-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
-- Date        : Mon May 22 11:38:26 2017
-- Host        : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_sim_netlist.vhdl
-- Design      : BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[2][2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \next_switch_matrix_reg[6][2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \pres_switch_matrix_reg[0][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pres_switch_matrix_reg[2][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Outport[1]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[2][1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][1]_i_1\ : label is "soft_lutpair0";
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\mem[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_0\(0),
      I2 => \G0.mem_reg[64]_1\(0),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(0)
    );
\mem[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_0\(0),
      I2 => \G0.mem_reg[64]_1\(0),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(0)
    );
\mem[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_0\(10),
      I2 => \G0.mem_reg[64]_1\(10),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(10)
    );
\mem[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_0\(10),
      I2 => \G0.mem_reg[64]_1\(10),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(10)
    );
\mem[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_0\(11),
      I2 => \G0.mem_reg[64]_1\(11),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(11)
    );
\mem[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_0\(11),
      I2 => \G0.mem_reg[64]_1\(11),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(11)
    );
\mem[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_0\(12),
      I2 => \G0.mem_reg[64]_1\(12),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(12)
    );
\mem[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_0\(12),
      I2 => \G0.mem_reg[64]_1\(12),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(12)
    );
\mem[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_0\(13),
      I2 => \G0.mem_reg[64]_1\(13),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(13)
    );
\mem[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_0\(13),
      I2 => \G0.mem_reg[64]_1\(13),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(13)
    );
\mem[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_0\(14),
      I2 => \G0.mem_reg[64]_1\(14),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(14)
    );
\mem[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_0\(14),
      I2 => \G0.mem_reg[64]_1\(14),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(14)
    );
\mem[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_0\(15),
      I2 => \G0.mem_reg[64]_1\(15),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(15)
    );
\mem[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_0\(15),
      I2 => \G0.mem_reg[64]_1\(15),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(15)
    );
\mem[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_0\(16),
      I2 => \G0.mem_reg[64]_1\(16),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(16)
    );
\mem[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_0\(16),
      I2 => \G0.mem_reg[64]_1\(16),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(16)
    );
\mem[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_0\(17),
      I2 => \G0.mem_reg[64]_1\(17),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(17)
    );
\mem[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_0\(17),
      I2 => \G0.mem_reg[64]_1\(17),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(17)
    );
\mem[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_0\(18),
      I2 => \G0.mem_reg[64]_1\(18),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(18)
    );
\mem[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_0\(18),
      I2 => \G0.mem_reg[64]_1\(18),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(18)
    );
\mem[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_0\(19),
      I2 => \G0.mem_reg[64]_1\(19),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(19)
    );
\mem[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_0\(19),
      I2 => \G0.mem_reg[64]_1\(19),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(19)
    );
\mem[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_0\(1),
      I2 => \G0.mem_reg[64]_1\(1),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(1)
    );
\mem[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_0\(1),
      I2 => \G0.mem_reg[64]_1\(1),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(1)
    );
\mem[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_0\(20),
      I2 => \G0.mem_reg[64]_1\(20),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(20)
    );
\mem[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_0\(20),
      I2 => \G0.mem_reg[64]_1\(20),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(20)
    );
\mem[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_0\(21),
      I2 => \G0.mem_reg[64]_1\(21),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(21)
    );
\mem[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_0\(21),
      I2 => \G0.mem_reg[64]_1\(21),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(21)
    );
\mem[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_0\(22),
      I2 => \G0.mem_reg[64]_1\(22),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(22)
    );
\mem[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_0\(22),
      I2 => \G0.mem_reg[64]_1\(22),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(22)
    );
\mem[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_0\(23),
      I2 => \G0.mem_reg[64]_1\(23),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(23)
    );
\mem[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_0\(23),
      I2 => \G0.mem_reg[64]_1\(23),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(23)
    );
\mem[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_0\(24),
      I2 => \G0.mem_reg[64]_1\(24),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(24)
    );
\mem[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_0\(24),
      I2 => \G0.mem_reg[64]_1\(24),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(24)
    );
\mem[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_0\(25),
      I2 => \G0.mem_reg[64]_1\(25),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(25)
    );
\mem[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_0\(25),
      I2 => \G0.mem_reg[64]_1\(25),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(25)
    );
\mem[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_0\(26),
      I2 => \G0.mem_reg[64]_1\(26),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(26)
    );
\mem[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_0\(26),
      I2 => \G0.mem_reg[64]_1\(26),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(26)
    );
\mem[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_0\(27),
      I2 => \G0.mem_reg[64]_1\(27),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(27)
    );
\mem[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_0\(27),
      I2 => \G0.mem_reg[64]_1\(27),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(27)
    );
\mem[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_0\(28),
      I2 => \G0.mem_reg[64]_1\(28),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(28)
    );
\mem[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_0\(28),
      I2 => \G0.mem_reg[64]_1\(28),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(28)
    );
\mem[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_0\(29),
      I2 => \G0.mem_reg[64]_1\(29),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(29)
    );
\mem[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_0\(29),
      I2 => \G0.mem_reg[64]_1\(29),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(29)
    );
\mem[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_0\(2),
      I2 => \G0.mem_reg[64]_1\(2),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(2)
    );
\mem[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_0\(2),
      I2 => \G0.mem_reg[64]_1\(2),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(2)
    );
\mem[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_0\(30),
      I2 => \G0.mem_reg[64]_1\(30),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(30)
    );
\mem[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_0\(30),
      I2 => \G0.mem_reg[64]_1\(30),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(30)
    );
\mem[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_0\(31),
      I2 => \G0.mem_reg[64]_1\(31),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(31)
    );
\mem[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_0\(31),
      I2 => \G0.mem_reg[64]_1\(31),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(31)
    );
\mem[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_0\(32),
      I2 => \G0.mem_reg[64]_1\(32),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(32)
    );
\mem[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_0\(32),
      I2 => \G0.mem_reg[64]_1\(32),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(32)
    );
\mem[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(33),
      I1 => \G0.mem_reg[64]_0\(33),
      I2 => \G0.mem_reg[64]_1\(33),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(33)
    );
\mem[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(33),
      I1 => \G0.mem_reg[64]_0\(33),
      I2 => \G0.mem_reg[64]_1\(33),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(33)
    );
\mem[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_0\(3),
      I2 => \G0.mem_reg[64]_1\(3),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(3)
    );
\mem[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_0\(3),
      I2 => \G0.mem_reg[64]_1\(3),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(3)
    );
\mem[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_0\(34),
      I2 => \G0.mem_reg[64]_1\(34),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(34)
    );
\mem[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_0\(34),
      I2 => \G0.mem_reg[64]_1\(34),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(34)
    );
\mem[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_0\(35),
      I2 => \G0.mem_reg[64]_1\(35),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(35)
    );
\mem[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_0\(35),
      I2 => \G0.mem_reg[64]_1\(35),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(35)
    );
\mem[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_0\(36),
      I2 => \G0.mem_reg[64]_1\(36),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(36)
    );
\mem[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_0\(36),
      I2 => \G0.mem_reg[64]_1\(36),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(36)
    );
\mem[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_0\(37),
      I2 => \G0.mem_reg[64]_1\(37),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(37)
    );
\mem[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_0\(37),
      I2 => \G0.mem_reg[64]_1\(37),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(37)
    );
\mem[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_0\(38),
      I2 => \G0.mem_reg[64]_1\(38),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(38)
    );
\mem[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_0\(38),
      I2 => \G0.mem_reg[64]_1\(38),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(38)
    );
\mem[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_0\(39),
      I2 => \G0.mem_reg[64]_1\(39),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(39)
    );
\mem[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_0\(39),
      I2 => \G0.mem_reg[64]_1\(39),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(39)
    );
\mem[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_0\(40),
      I2 => \G0.mem_reg[64]_1\(40),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(40)
    );
\mem[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_0\(40),
      I2 => \G0.mem_reg[64]_1\(40),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(40)
    );
\mem[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_0\(41),
      I2 => \G0.mem_reg[64]_1\(41),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(41)
    );
\mem[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_0\(41),
      I2 => \G0.mem_reg[64]_1\(41),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(41)
    );
\mem[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_0\(42),
      I2 => \G0.mem_reg[64]_1\(42),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(42)
    );
\mem[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_0\(42),
      I2 => \G0.mem_reg[64]_1\(42),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(42)
    );
\mem[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_0\(43),
      I2 => \G0.mem_reg[64]_1\(43),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(43)
    );
\mem[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_0\(43),
      I2 => \G0.mem_reg[64]_1\(43),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(43)
    );
\mem[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_0\(4),
      I2 => \G0.mem_reg[64]_1\(4),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(4)
    );
\mem[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_0\(4),
      I2 => \G0.mem_reg[64]_1\(4),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(4)
    );
\mem[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_0\(44),
      I2 => \G0.mem_reg[64]_1\(44),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(44)
    );
\mem[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_0\(44),
      I2 => \G0.mem_reg[64]_1\(44),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(44)
    );
\mem[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_0\(45),
      I2 => \G0.mem_reg[64]_1\(45),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(45)
    );
\mem[51]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_0\(45),
      I2 => \G0.mem_reg[64]_1\(45),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(45)
    );
\mem[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_0\(46),
      I2 => \G0.mem_reg[64]_1\(46),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(46)
    );
\mem[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_0\(46),
      I2 => \G0.mem_reg[64]_1\(46),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(46)
    );
\mem[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_0\(47),
      I2 => \G0.mem_reg[64]_1\(47),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(47)
    );
\mem[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_0\(47),
      I2 => \G0.mem_reg[64]_1\(47),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(47)
    );
\mem[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_0\(48),
      I2 => \G0.mem_reg[64]_1\(48),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(48)
    );
\mem[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_0\(48),
      I2 => \G0.mem_reg[64]_1\(48),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(48)
    );
\mem[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_0\(49),
      I2 => \G0.mem_reg[64]_1\(49),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(49)
    );
\mem[55]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_0\(49),
      I2 => \G0.mem_reg[64]_1\(49),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(49)
    );
\mem[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_0\(50),
      I2 => \G0.mem_reg[64]_1\(50),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(50)
    );
\mem[56]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_0\(50),
      I2 => \G0.mem_reg[64]_1\(50),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(50)
    );
\mem[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_0\(51),
      I2 => \G0.mem_reg[64]_1\(51),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(51)
    );
\mem[57]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_0\(51),
      I2 => \G0.mem_reg[64]_1\(51),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(51)
    );
\mem[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_0\(52),
      I2 => \G0.mem_reg[64]_1\(52),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(52)
    );
\mem[58]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_0\(52),
      I2 => \G0.mem_reg[64]_1\(52),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(52)
    );
\mem[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_0\(53),
      I2 => \G0.mem_reg[64]_1\(53),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(53)
    );
\mem[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_0\(53),
      I2 => \G0.mem_reg[64]_1\(53),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(53)
    );
\mem[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_0\(5),
      I2 => \G0.mem_reg[64]_1\(5),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(5)
    );
\mem[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_0\(5),
      I2 => \G0.mem_reg[64]_1\(5),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(5)
    );
\mem[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_0\(54),
      I2 => \G0.mem_reg[64]_1\(54),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(54)
    );
\mem[60]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_0\(54),
      I2 => \G0.mem_reg[64]_1\(54),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(54)
    );
\mem[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_0\(55),
      I2 => \G0.mem_reg[64]_1\(55),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(55)
    );
\mem[61]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_0\(55),
      I2 => \G0.mem_reg[64]_1\(55),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(55)
    );
\mem[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_0\(56),
      I2 => \G0.mem_reg[64]_1\(56),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(56)
    );
\mem[62]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_0\(56),
      I2 => \G0.mem_reg[64]_1\(56),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(56)
    );
\mem[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_0\(57),
      I2 => \G0.mem_reg[64]_1\(57),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(57)
    );
\mem[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_0\(57),
      I2 => \G0.mem_reg[64]_1\(57),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(57)
    );
\mem[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_0\(58),
      I2 => \G0.mem_reg[64]_1\(58),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(58)
    );
\mem[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_0\(58),
      I2 => \G0.mem_reg[64]_1\(58),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(58)
    );
\mem[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_0\(6),
      I2 => \G0.mem_reg[64]_1\(6),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(6)
    );
\mem[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_0\(6),
      I2 => \G0.mem_reg[64]_1\(6),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(6)
    );
\mem[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_0\(7),
      I2 => \G0.mem_reg[64]_1\(7),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(7)
    );
\mem[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_0\(7),
      I2 => \G0.mem_reg[64]_1\(7),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(7)
    );
\mem[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_0\(8),
      I2 => \G0.mem_reg[64]_1\(8),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(8)
    );
\mem[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_0\(8),
      I2 => \G0.mem_reg[64]_1\(8),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(8)
    );
\mem[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_0\(9),
      I2 => \G0.mem_reg[64]_1\(9),
      I3 => \pres_switch_matrix_reg[0][2]\(0),
      I4 => \pres_switch_matrix_reg[0][2]\(1),
      I5 => \pres_switch_matrix_reg[0][2]\(2),
      O => \mem_reg[64]\(9)
    );
\mem[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_0\(9),
      I2 => \G0.mem_reg[64]_1\(9),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(9)
    );
\next_switch_matrix[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      O => D(0)
    );
\next_switch_matrix[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000777757757777"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[64]_0\(32),
      I4 => \G0.mem_reg[64]_0\(58),
      I5 => \G0.mem_reg[64]_0\(33),
      O => D(1)
    );
\next_switch_matrix[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(33),
      I2 => \^q\(58),
      O => \next_switch_matrix_reg[2][2]\(0)
    );
\next_switch_matrix[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757DFDF00DFDFDF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[64]_0\(32),
      I4 => \G0.mem_reg[64]_0\(58),
      I5 => \G0.mem_reg[64]_0\(33),
      O => \next_switch_matrix_reg[2][2]\(1)
    );
\next_switch_matrix[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      O => \next_switch_matrix_reg[6][2]\(0)
    );
\next_switch_matrix[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEF00EFEF"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\(33),
      I4 => \G0.mem_reg[64]_0\(58),
      I5 => \G0.mem_reg[64]_0\(32),
      O => \next_switch_matrix_reg[6][2]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14 is
  port (
    \next_switch_matrix_reg[6][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[0][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[2][0]\ : out STD_LOGIC;
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14 : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\next_switch_matrix[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC88C88888888"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[64]_0\(0),
      I4 => \G0.mem_reg[64]_0\(1),
      I5 => \G0.mem_reg[64]_0\(2),
      O => \next_switch_matrix_reg[0][0]\
    );
\next_switch_matrix[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8FF4040404040"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[64]_0\(0),
      I4 => \G0.mem_reg[64]_0\(1),
      I5 => \G0.mem_reg[64]_0\(2),
      O => \next_switch_matrix_reg[2][0]\
    );
\next_switch_matrix[6][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_0\(2),
      I4 => \G0.mem_reg[64]_0\(1),
      I5 => \G0.mem_reg[64]_0\(0),
      O => \next_switch_matrix_reg[6][0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \G0.mem_reg[32]_0\ : in STD_LOGIC;
    \G0.mem_reg[33]_0\ : in STD_LOGIC;
    \G0.mem_reg[33]_1\ : in STD_LOGIC;
    \ctrl_cycle_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \pres_switch_matrix_reg[6][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15 : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \next_switch_matrix[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_6_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[2][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \port_wants_to[6][1]_7\ : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[0][0]_i_7\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_2__0\ : label is "soft_lutpair1";
begin
  E(0) <= \^e\(0);
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ctrl_cycle_reg[1]\(0),
      I1 => \ctrl_cycle_reg[1]\(1),
      O => \^e\(0)
    );
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\mem[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_0\(0),
      I2 => \G0.mem_reg[64]_1\(0),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(0)
    );
\mem[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_0\(10),
      I2 => \G0.mem_reg[64]_1\(10),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(10)
    );
\mem[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_0\(11),
      I2 => \G0.mem_reg[64]_1\(11),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(11)
    );
\mem[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_0\(12),
      I2 => \G0.mem_reg[64]_1\(12),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(12)
    );
\mem[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_0\(13),
      I2 => \G0.mem_reg[64]_1\(13),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(13)
    );
\mem[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_0\(14),
      I2 => \G0.mem_reg[64]_1\(14),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(14)
    );
\mem[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_0\(15),
      I2 => \G0.mem_reg[64]_1\(15),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(15)
    );
\mem[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_0\(16),
      I2 => \G0.mem_reg[64]_1\(16),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(16)
    );
\mem[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_0\(17),
      I2 => \G0.mem_reg[64]_1\(17),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(17)
    );
\mem[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_0\(18),
      I2 => \G0.mem_reg[64]_1\(18),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(18)
    );
\mem[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_0\(19),
      I2 => \G0.mem_reg[64]_1\(19),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(19)
    );
\mem[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_0\(1),
      I2 => \G0.mem_reg[64]_1\(1),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(1)
    );
\mem[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_0\(20),
      I2 => \G0.mem_reg[64]_1\(20),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(20)
    );
\mem[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_0\(21),
      I2 => \G0.mem_reg[64]_1\(21),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(21)
    );
\mem[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_0\(22),
      I2 => \G0.mem_reg[64]_1\(22),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(22)
    );
\mem[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_0\(23),
      I2 => \G0.mem_reg[64]_1\(23),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(23)
    );
\mem[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_0\(24),
      I2 => \G0.mem_reg[64]_1\(24),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(24)
    );
\mem[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_0\(25),
      I2 => \G0.mem_reg[64]_1\(25),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(25)
    );
\mem[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_0\(26),
      I2 => \G0.mem_reg[64]_1\(26),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(26)
    );
\mem[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_0\(27),
      I2 => \G0.mem_reg[64]_1\(27),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(27)
    );
\mem[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_0\(28),
      I2 => \G0.mem_reg[64]_1\(28),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(28)
    );
\mem[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_0\(29),
      I2 => \G0.mem_reg[64]_1\(29),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(29)
    );
\mem[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_0\(2),
      I2 => \G0.mem_reg[64]_1\(2),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(2)
    );
\mem[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_0\(30),
      I2 => \G0.mem_reg[64]_1\(30),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(30)
    );
\mem[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_0\(31),
      I2 => \G0.mem_reg[64]_1\(31),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(31)
    );
\mem[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_0\(3),
      I2 => \G0.mem_reg[64]_1\(3),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(3)
    );
\mem[40]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_0\(33),
      I2 => \G0.mem_reg[64]_1\(32),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(32)
    );
\mem[41]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_0\(34),
      I2 => \G0.mem_reg[64]_1\(33),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(33)
    );
\mem[42]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_0\(35),
      I2 => \G0.mem_reg[64]_1\(34),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(34)
    );
\mem[43]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_0\(36),
      I2 => \G0.mem_reg[64]_1\(35),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(35)
    );
\mem[44]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_0\(37),
      I2 => \G0.mem_reg[64]_1\(36),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(36)
    );
\mem[45]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_0\(38),
      I2 => \G0.mem_reg[64]_1\(37),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(37)
    );
\mem[46]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_0\(39),
      I2 => \G0.mem_reg[64]_1\(38),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(38)
    );
\mem[47]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_0\(40),
      I2 => \G0.mem_reg[64]_1\(39),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(39)
    );
\mem[48]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_0\(41),
      I2 => \G0.mem_reg[64]_1\(40),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(40)
    );
\mem[49]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_0\(42),
      I2 => \G0.mem_reg[64]_1\(41),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(41)
    );
\mem[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_0\(4),
      I2 => \G0.mem_reg[64]_1\(4),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(4)
    );
\mem[50]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_0\(43),
      I2 => \G0.mem_reg[64]_1\(42),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(42)
    );
\mem[51]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_0\(44),
      I2 => \G0.mem_reg[64]_1\(43),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(43)
    );
\mem[52]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_0\(45),
      I2 => \G0.mem_reg[64]_1\(44),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(44)
    );
\mem[53]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_0\(46),
      I2 => \G0.mem_reg[64]_1\(45),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(45)
    );
\mem[54]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_0\(47),
      I2 => \G0.mem_reg[64]_1\(46),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(46)
    );
\mem[55]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_0\(48),
      I2 => \G0.mem_reg[64]_1\(47),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(47)
    );
\mem[56]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_0\(49),
      I2 => \G0.mem_reg[64]_1\(48),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(48)
    );
\mem[57]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_0\(50),
      I2 => \G0.mem_reg[64]_1\(49),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(49)
    );
\mem[58]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_0\(51),
      I2 => \G0.mem_reg[64]_1\(50),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(50)
    );
\mem[59]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_0\(52),
      I2 => \G0.mem_reg[64]_1\(51),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(51)
    );
\mem[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_0\(5),
      I2 => \G0.mem_reg[64]_1\(5),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(5)
    );
\mem[60]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_0\(53),
      I2 => \G0.mem_reg[64]_1\(52),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(52)
    );
\mem[61]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_0\(54),
      I2 => \G0.mem_reg[64]_1\(53),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(53)
    );
\mem[62]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_0\(55),
      I2 => \G0.mem_reg[64]_1\(54),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(54)
    );
\mem[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_0\(56),
      I2 => \G0.mem_reg[64]_1\(55),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(55)
    );
\mem[64]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_0\(57),
      I2 => \G0.mem_reg[64]_1\(56),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(56)
    );
\mem[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_0\(6),
      I2 => \G0.mem_reg[64]_1\(6),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(6)
    );
\mem[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_0\(7),
      I2 => \G0.mem_reg[64]_1\(7),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(7)
    );
\mem[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_0\(8),
      I2 => \G0.mem_reg[64]_1\(8),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(8)
    );
\mem[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F000CC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_0\(9),
      I2 => \G0.mem_reg[64]_1\(9),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(9)
    );
\next_switch_matrix[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF008F"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2_n_0\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[33]_0\,
      I4 => \next_switch_matrix[0][0]_i_4__0_n_0\,
      O => \next_switch_matrix_reg[0][0]\(0)
    );
\next_switch_matrix[0][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880FFFF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \G0.mem_reg[33]_0\,
      I3 => \next_switch_matrix[0][0]_i_5_n_0\,
      I4 => \next_switch_matrix[0][0]_i_6_n_0\,
      O => \next_switch_matrix[0][0]_i_2_n_0\
    );
\next_switch_matrix[0][0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0C4C0CFF0CFF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \next_switch_matrix[0][0]_i_2_n_0\,
      I3 => \next_switch_matrix[2][0]_i_2_n_0\,
      I4 => \next_switch_matrix[6][0]_i_2__0_n_0\,
      I5 => \port_wants_to[6][1]_7\(2),
      O => \next_switch_matrix[0][0]_i_4__0_n_0\
    );
\next_switch_matrix[0][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F1F1F"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\(32),
      I4 => \G0.mem_reg[64]_0\(57),
      O => \next_switch_matrix[0][0]_i_5_n_0\
    );
\next_switch_matrix[0][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1D5DDD5"
    )
        port map (
      I0 => \G0.mem_reg[32]_0\,
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \^q\(32),
      I4 => \G0.mem_reg[33]_1\,
      O => \next_switch_matrix[0][0]_i_6_n_0\
    );
\next_switch_matrix[0][0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      O => \port_wants_to[6][1]_7\(2)
    );
\next_switch_matrix[2][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2_n_0\,
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \next_switch_matrix[2][0]_i_2_n_0\,
      I4 => \next_switch_matrix[2][0]_i_3__0_n_0\,
      O => D(0)
    );
\next_switch_matrix[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0500C500"
    )
        port map (
      I0 => \G0.mem_reg[33]_0\,
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \^q\(58),
      I4 => \G0.mem_reg[33]_1\,
      O => \next_switch_matrix[2][0]_i_2_n_0\
    );
\next_switch_matrix[2][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFF00002FFF"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2_n_0\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \^q\(32),
      I4 => \G0.mem_reg[33]_1\,
      I5 => \next_switch_matrix[0][0]_i_4__0_n_0\,
      O => \next_switch_matrix[2][0]_i_3__0_n_0\
    );
\next_switch_matrix[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \next_switch_matrix[6][0]_i_2__0_n_0\,
      O => \next_switch_matrix_reg[6][0]\(0)
    );
\next_switch_matrix[6][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0F4"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2_n_0\,
      I1 => \^q\(58),
      I2 => \G0.mem_reg[32]_0\,
      I3 => \^q\(32),
      I4 => \^q\(33),
      O => \next_switch_matrix[6][0]_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11\ is
  port (
    \next_switch_matrix_reg[1][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[6][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Outport[3]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[3]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\next_switch_matrix[1][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFAFFFAFAFAFAF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\(1),
      I4 => \G0.mem_reg[64]_0\(0),
      I5 => \G0.mem_reg[64]_0\(2),
      O => \next_switch_matrix_reg[1][0]\
    );
\next_switch_matrix[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00AF00AFAFAFAF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\(1),
      I4 => \G0.mem_reg[64]_0\(0),
      I5 => \G0.mem_reg[64]_0\(2),
      O => D(0)
    );
\next_switch_matrix[6][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BFBFBFBFBF"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_0\(1),
      I4 => \G0.mem_reg[64]_0\(0),
      I5 => \G0.mem_reg[64]_0\(2),
      O => \next_switch_matrix_reg[6][2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[3][0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC;
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_2\ : in STD_LOGIC;
    \G0.mem_reg[33]_0\ : in STD_LOGIC;
    \G0.mem_reg[64]_3\ : in STD_LOGIC;
    \G0.mem_reg[64]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[33]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ctrl_cycle_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G0.mem_reg[64]_5\ : in STD_LOGIC;
    \G0.mem_reg[64]_6\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \pres_switch_matrix_reg[6][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \next_switch_matrix[1][0]_i_10__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_11__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_12_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_13_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_14_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_15_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_16_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_17_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_18_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_20_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_21_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_22_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_23_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_24_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_25_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_5__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_8_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_9__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[2][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[2][0]_i_7_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[3][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_4_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_5_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_6_n_0\ : STD_LOGIC;
  signal \port_wants_to[6][1]_15\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_10__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_11__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_12\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_13\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_16\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_17\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_20\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_22\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_23\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_24\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_25\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \next_switch_matrix[2][0]_i_2__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \next_switch_matrix[2][0]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \next_switch_matrix[2][0]_i_4__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \next_switch_matrix[2][0]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \next_switch_matrix[2][0]_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \next_switch_matrix[3][0]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \next_switch_matrix[3][0]_i_2__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_7\ : label is "soft_lutpair30";
begin
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem[64]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ctrl_cycle_reg[1]\(0),
      I1 => \ctrl_cycle_reg[1]\(1),
      O => \^e\(0)
    );
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\mem[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_1\(0),
      I2 => \G0.mem_reg[64]_6\(0),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(0)
    );
\mem[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_1\(10),
      I2 => \G0.mem_reg[64]_6\(10),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(10)
    );
\mem[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_1\(11),
      I2 => \G0.mem_reg[64]_6\(11),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(11)
    );
\mem[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_1\(12),
      I2 => \G0.mem_reg[64]_6\(12),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(12)
    );
\mem[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_1\(13),
      I2 => \G0.mem_reg[64]_6\(13),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(13)
    );
\mem[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_1\(14),
      I2 => \G0.mem_reg[64]_6\(14),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(14)
    );
\mem[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_1\(15),
      I2 => \G0.mem_reg[64]_6\(15),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(15)
    );
\mem[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_1\(16),
      I2 => \G0.mem_reg[64]_6\(16),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(16)
    );
\mem[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_1\(17),
      I2 => \G0.mem_reg[64]_6\(17),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(17)
    );
\mem[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_1\(18),
      I2 => \G0.mem_reg[64]_6\(18),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(18)
    );
\mem[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_1\(19),
      I2 => \G0.mem_reg[64]_6\(19),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(19)
    );
\mem[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_1\(1),
      I2 => \G0.mem_reg[64]_6\(1),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(1)
    );
\mem[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_1\(20),
      I2 => \G0.mem_reg[64]_6\(20),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(20)
    );
\mem[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_1\(21),
      I2 => \G0.mem_reg[64]_6\(21),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(21)
    );
\mem[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_1\(22),
      I2 => \G0.mem_reg[64]_6\(22),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(22)
    );
\mem[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_1\(23),
      I2 => \G0.mem_reg[64]_6\(23),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(23)
    );
\mem[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_1\(24),
      I2 => \G0.mem_reg[64]_6\(24),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(24)
    );
\mem[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_1\(25),
      I2 => \G0.mem_reg[64]_6\(25),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(25)
    );
\mem[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_1\(26),
      I2 => \G0.mem_reg[64]_6\(26),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(26)
    );
\mem[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_1\(27),
      I2 => \G0.mem_reg[64]_6\(27),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(27)
    );
\mem[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_1\(28),
      I2 => \G0.mem_reg[64]_6\(28),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(28)
    );
\mem[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_1\(29),
      I2 => \G0.mem_reg[64]_6\(29),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(29)
    );
\mem[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_1\(2),
      I2 => \G0.mem_reg[64]_6\(2),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(2)
    );
\mem[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_1\(30),
      I2 => \G0.mem_reg[64]_6\(30),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(30)
    );
\mem[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_1\(31),
      I2 => \G0.mem_reg[64]_6\(31),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(31)
    );
\mem[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_1\(3),
      I2 => \G0.mem_reg[64]_6\(3),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(3)
    );
\mem[40]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_1\(34),
      I2 => \G0.mem_reg[64]_6\(32),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(32)
    );
\mem[41]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_1\(35),
      I2 => \G0.mem_reg[64]_6\(33),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(33)
    );
\mem[42]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_1\(36),
      I2 => \G0.mem_reg[64]_6\(34),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(34)
    );
\mem[43]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_1\(37),
      I2 => \G0.mem_reg[64]_6\(35),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(35)
    );
\mem[44]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_1\(38),
      I2 => \G0.mem_reg[64]_6\(36),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(36)
    );
\mem[45]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_1\(39),
      I2 => \G0.mem_reg[64]_6\(37),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(37)
    );
\mem[46]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_1\(40),
      I2 => \G0.mem_reg[64]_6\(38),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(38)
    );
\mem[47]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_1\(41),
      I2 => \G0.mem_reg[64]_6\(39),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(39)
    );
\mem[48]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_1\(42),
      I2 => \G0.mem_reg[64]_6\(40),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(40)
    );
\mem[49]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_1\(43),
      I2 => \G0.mem_reg[64]_6\(41),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(41)
    );
\mem[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_1\(4),
      I2 => \G0.mem_reg[64]_6\(4),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(4)
    );
\mem[50]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_1\(44),
      I2 => \G0.mem_reg[64]_6\(42),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(42)
    );
\mem[51]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_1\(45),
      I2 => \G0.mem_reg[64]_6\(43),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(43)
    );
\mem[52]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_1\(46),
      I2 => \G0.mem_reg[64]_6\(44),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(44)
    );
\mem[53]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_1\(47),
      I2 => \G0.mem_reg[64]_6\(45),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(45)
    );
\mem[54]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_1\(48),
      I2 => \G0.mem_reg[64]_6\(46),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(46)
    );
\mem[55]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_1\(49),
      I2 => \G0.mem_reg[64]_6\(47),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(47)
    );
\mem[56]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_1\(50),
      I2 => \G0.mem_reg[64]_6\(48),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(48)
    );
\mem[57]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_1\(51),
      I2 => \G0.mem_reg[64]_6\(49),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(49)
    );
\mem[58]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_1\(52),
      I2 => \G0.mem_reg[64]_6\(50),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(50)
    );
\mem[59]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_1\(53),
      I2 => \G0.mem_reg[64]_6\(51),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(51)
    );
\mem[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_1\(5),
      I2 => \G0.mem_reg[64]_6\(5),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(5)
    );
\mem[60]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_1\(54),
      I2 => \G0.mem_reg[64]_6\(52),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(52)
    );
\mem[61]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_1\(55),
      I2 => \G0.mem_reg[64]_6\(53),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(53)
    );
\mem[62]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_1\(56),
      I2 => \G0.mem_reg[64]_6\(54),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(54)
    );
\mem[63]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_1\(57),
      I2 => \G0.mem_reg[64]_6\(55),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(55)
    );
\mem[64]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_1\(58),
      I2 => \G0.mem_reg[64]_6\(56),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(56)
    );
\mem[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_1\(6),
      I2 => \G0.mem_reg[64]_6\(6),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(6)
    );
\mem[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_1\(7),
      I2 => \G0.mem_reg[64]_6\(7),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(7)
    );
\mem[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_1\(8),
      I2 => \G0.mem_reg[64]_6\(8),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(8)
    );
\mem[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA000000F0CC00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_1\(9),
      I2 => \G0.mem_reg[64]_6\(9),
      I3 => \pres_switch_matrix_reg[6][2]\(0),
      I4 => \pres_switch_matrix_reg[6][2]\(1),
      I5 => \pres_switch_matrix_reg[6][2]\(2),
      O => \mem_reg[64]\(9)
    );
\next_switch_matrix[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00A2AAAA"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_2_n_0\,
      I1 => \next_switch_matrix[1][0]_i_3_n_0\,
      I2 => \G0.mem_reg[64]_0\,
      I3 => \G0.mem_reg[33]_1\(1),
      I4 => \G0.mem_reg[33]_1\(0),
      I5 => \next_switch_matrix[1][0]_i_5__0_n_0\,
      O => \next_switch_matrix_reg[1][0]\(0)
    );
\next_switch_matrix[1][0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      O => \next_switch_matrix[1][0]_i_10__0_n_0\
    );
\next_switch_matrix[1][0]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[33]_1\(1),
      I4 => \G0.mem_reg[33]_1\(0),
      O => \next_switch_matrix[1][0]_i_11__0_n_0\
    );
\next_switch_matrix[1][0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      O => \next_switch_matrix[1][0]_i_12_n_0\
    );
\next_switch_matrix[1][0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \G0.mem_reg[64]_0\,
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \^q\(58),
      O => \next_switch_matrix[1][0]_i_13_n_0\
    );
\next_switch_matrix[1][0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDDDFDFDFDD"
    )
        port map (
      I0 => \next_switch_matrix[6][0]_i_4_n_0\,
      I1 => \next_switch_matrix[2][0]_i_3_n_0\,
      I2 => \next_switch_matrix[1][0]_i_20_n_0\,
      I3 => \next_switch_matrix[1][0]_i_21_n_0\,
      I4 => \next_switch_matrix[1][0]_i_18_n_0\,
      I5 => \G0.mem_reg[64]_2\,
      O => \next_switch_matrix[1][0]_i_14_n_0\
    );
\next_switch_matrix[1][0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F807FFFFFFFFF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_1\(33),
      I4 => \G0.mem_reg[64]_1\(32),
      I5 => \G0.mem_reg[64]_1\(58),
      O => \next_switch_matrix[1][0]_i_15_n_0\
    );
\next_switch_matrix[1][0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \G0.mem_reg[33]_0\,
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \^q\(32),
      O => \next_switch_matrix[1][0]_i_16_n_0\
    );
\next_switch_matrix[1][0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \^q\(33),
      O => \next_switch_matrix[1][0]_i_17_n_0\
    );
\next_switch_matrix[1][0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880808880"
    )
        port map (
      I0 => \next_switch_matrix[2][0]_i_6_n_0\,
      I1 => \G0.mem_reg[64]_3\,
      I2 => \next_switch_matrix[1][0]_i_22_n_0\,
      I3 => \next_switch_matrix[6][0]_i_4_n_0\,
      I4 => \next_switch_matrix[1][0]_i_23_n_0\,
      I5 => \port_wants_to[6][1]_15\(0),
      O => \next_switch_matrix[1][0]_i_18_n_0\
    );
\next_switch_matrix[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA222AA2AAA2AA"
    )
        port map (
      I0 => \G0.mem_reg[33]_0\,
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \next_switch_matrix[1][0]_i_7_n_0\,
      I4 => \next_switch_matrix[1][0]_i_8_n_0\,
      I5 => \^q\(32),
      O => \next_switch_matrix[1][0]_i_2_n_0\
    );
\next_switch_matrix[1][0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      O => \next_switch_matrix[1][0]_i_20_n_0\
    );
\next_switch_matrix[1][0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBA0000"
    )
        port map (
      I0 => \port_wants_to[6][1]_15\(0),
      I1 => \next_switch_matrix[1][0]_i_23_n_0\,
      I2 => \next_switch_matrix[6][0]_i_4_n_0\,
      I3 => \next_switch_matrix[6][0]_i_3_n_0\,
      I4 => \next_switch_matrix[1][0]_i_24_n_0\,
      I5 => \next_switch_matrix[1][0]_i_25_n_0\,
      O => \next_switch_matrix[1][0]_i_21_n_0\
    );
\next_switch_matrix[1][0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      I3 => \next_switch_matrix[1][0]_i_7_n_0\,
      O => \next_switch_matrix[1][0]_i_22_n_0\
    );
\next_switch_matrix[1][0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45155515"
    )
        port map (
      I0 => \G0.mem_reg[64]_0\,
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \^q\(33),
      I4 => \next_switch_matrix[1][0]_i_7_n_0\,
      O => \next_switch_matrix[1][0]_i_23_n_0\
    );
\next_switch_matrix[1][0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
        port map (
      I0 => \G0.mem_reg[64]_5\,
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \^q\(33),
      I4 => \next_switch_matrix[1][0]_i_7_n_0\,
      O => \next_switch_matrix[1][0]_i_24_n_0\
    );
\next_switch_matrix[1][0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \G0.mem_reg[64]_0\,
      I1 => \^q\(58),
      I2 => \^q\(32),
      O => \next_switch_matrix[1][0]_i_25_n_0\
    );
\next_switch_matrix[1][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      O => \next_switch_matrix[1][0]_i_3_n_0\
    );
\next_switch_matrix[1][0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \next_switch_matrix[6][0]_i_4_n_0\,
      I1 => \next_switch_matrix[2][0]_i_3_n_0\,
      I2 => \^q\(33),
      I3 => \^q\(32),
      I4 => \^q\(58),
      I5 => \next_switch_matrix[1][0]_i_9__0_n_0\,
      O => \next_switch_matrix[1][0]_i_5__0_n_0\
    );
\next_switch_matrix[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0DFF0D0D0DFF"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_10__0_n_0\,
      I1 => \next_switch_matrix[1][0]_i_11__0_n_0\,
      I2 => \next_switch_matrix[1][0]_i_12_n_0\,
      I3 => \next_switch_matrix[3][0]_i_3_n_0\,
      I4 => \next_switch_matrix[1][0]_i_13_n_0\,
      I5 => \next_switch_matrix[3][0]_i_2__0_n_0\,
      O => \next_switch_matrix[1][0]_i_7_n_0\
    );
\next_switch_matrix[1][0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_14_n_0\,
      I1 => \next_switch_matrix[1][0]_i_15_n_0\,
      I2 => \next_switch_matrix[1][0]_i_16_n_0\,
      I3 => \next_switch_matrix[1][0]_i_17_n_0\,
      O => \next_switch_matrix[1][0]_i_8_n_0\
    );
\next_switch_matrix[1][0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000B00FFFF0B00"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \G0.mem_reg[64]_0\,
      I3 => \^d\(0),
      I4 => \next_switch_matrix[1][0]_i_18_n_0\,
      I5 => \G0.mem_reg[64]_2\,
      O => \next_switch_matrix[1][0]_i_9__0_n_0\
    );
\next_switch_matrix[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD000000"
    )
        port map (
      I0 => \next_switch_matrix[2][0]_i_2__0_n_0\,
      I1 => \next_switch_matrix[2][0]_i_3_n_0\,
      I2 => \port_wants_to[6][1]_15\(2),
      I3 => \G0.mem_reg[64]_3\,
      I4 => \next_switch_matrix[2][0]_i_6_n_0\,
      I5 => \next_switch_matrix[2][0]_i_7_n_0\,
      O => \next_switch_matrix_reg[2][0]\(0)
    );
\next_switch_matrix[2][0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \next_switch_matrix[6][0]_i_4_n_0\,
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \^q\(33),
      O => \next_switch_matrix[2][0]_i_2__0_n_0\
    );
\next_switch_matrix[2][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_7_n_0\,
      I1 => \^q\(58),
      O => \next_switch_matrix[2][0]_i_3_n_0\
    );
\next_switch_matrix[2][0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      O => \port_wants_to[6][1]_15\(2)
    );
\next_switch_matrix[2][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \next_switch_matrix[3][0]_i_2__0_n_0\,
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \^q\(58),
      I4 => \next_switch_matrix[3][0]_i_3_n_0\,
      O => \next_switch_matrix[2][0]_i_6_n_0\
    );
\next_switch_matrix[2][0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \next_switch_matrix[6][0]_i_4_n_0\,
      I1 => \next_switch_matrix[2][0]_i_3_n_0\,
      I2 => \^q\(58),
      I3 => \^q\(32),
      I4 => \next_switch_matrix[1][0]_i_9__0_n_0\,
      O => \next_switch_matrix[2][0]_i_7_n_0\
    );
\next_switch_matrix[3][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \next_switch_matrix[3][0]_i_2__0_n_0\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \next_switch_matrix[3][0]_i_3_n_0\,
      O => \next_switch_matrix_reg[3][0]\
    );
\next_switch_matrix[3][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[64]_3\,
      I4 => \G0.mem_reg[64]_4\(0),
      O => \next_switch_matrix[3][0]_i_2__0_n_0\
    );
\next_switch_matrix[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84000C00FFFF0C00"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_1\(58),
      I2 => \G0.mem_reg[64]_1\(32),
      I3 => \G0.mem_reg[64]_1\(33),
      I4 => \^q\(58),
      I5 => \^q\(33),
      O => \next_switch_matrix[3][0]_i_3_n_0\
    );
\next_switch_matrix[6][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000555500004454"
    )
        port map (
      I0 => \G0.mem_reg[64]_5\,
      I1 => \next_switch_matrix[6][0]_i_3_n_0\,
      I2 => \next_switch_matrix[6][0]_i_4_n_0\,
      I3 => \next_switch_matrix[6][0]_i_5_n_0\,
      I4 => \next_switch_matrix[6][0]_i_6_n_0\,
      I5 => \port_wants_to[6][1]_15\(0),
      O => \^d\(0)
    );
\next_switch_matrix[6][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_7_n_0\,
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \^q\(58),
      O => \next_switch_matrix[6][0]_i_3_n_0\
    );
\next_switch_matrix[6][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \G0.mem_reg[64]_4\(0),
      I1 => \^q\(33),
      I2 => \^q\(32),
      I3 => \^q\(58),
      O => \next_switch_matrix[6][0]_i_4_n_0\
    );
\next_switch_matrix[6][0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\,
      O => \next_switch_matrix[6][0]_i_5_n_0\
    );
\next_switch_matrix[6][0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_7_n_0\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \^q\(32),
      O => \next_switch_matrix[6][0]_i_6_n_0\
    );
\next_switch_matrix[6][0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      O => \port_wants_to[6][1]_15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Outport[1]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \Outport[1]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\next_switch_matrix[6][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27\ is
begin
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => Q(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => Q(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => Q(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => Q(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => Q(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => Q(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => Q(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => Q(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => Q(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => Q(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => Q(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => Q(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => Q(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => Q(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => Q(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => Q(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => Q(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => Q(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => Q(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => Q(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => Q(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => Q(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => Q(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => Q(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => Q(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => Q(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => Q(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[6][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[33]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G0.mem_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[33]_1\ : in STD_LOGIC;
    S_AXI_0_ARESETN : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix[0][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_7__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_8_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[0][0]_i_9_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[3][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \^next_switch_matrix_reg[6][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[0][0]_i_7__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \next_switch_matrix[0][0]_i_8\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \next_switch_matrix[0][0]_i_9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \next_switch_matrix[3][0]_i_2\ : label is "soft_lutpair48";
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
  SR(0) <= \^sr\(0);
  \next_switch_matrix_reg[6][0]\ <= \^next_switch_matrix_reg[6][0]\;
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(32),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(33),
      Q => \^q\(33),
      R => \^sr\(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(34),
      Q => \^q\(34),
      R => \^sr\(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(35),
      Q => \^q\(35),
      R => \^sr\(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(36),
      Q => \^q\(36),
      R => \^sr\(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(37),
      Q => \^q\(37),
      R => \^sr\(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(38),
      Q => \^q\(38),
      R => \^sr\(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(39),
      Q => \^q\(39),
      R => \^sr\(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(40),
      Q => \^q\(40),
      R => \^sr\(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(41),
      Q => \^q\(41),
      R => \^sr\(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(42),
      Q => \^q\(42),
      R => \^sr\(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(43),
      Q => \^q\(43),
      R => \^sr\(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(44),
      Q => \^q\(44),
      R => \^sr\(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(45),
      Q => \^q\(45),
      R => \^sr\(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(46),
      Q => \^q\(46),
      R => \^sr\(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(47),
      Q => \^q\(47),
      R => \^sr\(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(48),
      Q => \^q\(48),
      R => \^sr\(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(49),
      Q => \^q\(49),
      R => \^sr\(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(50),
      Q => \^q\(50),
      R => \^sr\(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(51),
      Q => \^q\(51),
      R => \^sr\(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(52),
      Q => \^q\(52),
      R => \^sr\(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(53),
      Q => \^q\(53),
      R => \^sr\(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(54),
      Q => \^q\(54),
      R => \^sr\(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(55),
      Q => \^q\(55),
      R => \^sr\(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(56),
      Q => \^q\(56),
      R => \^sr\(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(57),
      Q => \^q\(57),
      R => \^sr\(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(58),
      Q => \^q\(58),
      R => \^sr\(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \outport_reg[64]\(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_0_ARESETN,
      O => \^sr\(0)
    );
\next_switch_matrix[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2__0_n_0\,
      I1 => \^q\(58),
      I2 => \next_switch_matrix[0][0]_i_3__0_n_0\,
      I3 => \^q\(33),
      I4 => \next_switch_matrix[0][0]_i_4_n_0\,
      O => \next_switch_matrix_reg[0][0]\(0)
    );
\next_switch_matrix[0][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C880400FFFB7773"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => D(1),
      I4 => \G0.mem_reg[64]_1\(0),
      I5 => \G0.mem_reg[33]_1\,
      O => \next_switch_matrix[0][0]_i_2__0_n_0\
    );
\next_switch_matrix[0][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFD5D5555FD5D"
    )
        port map (
      I0 => \G0.mem_reg[33]_0\,
      I1 => \next_switch_matrix[0][0]_i_4_n_0\,
      I2 => \next_switch_matrix[0][0]_i_7__0_n_0\,
      I3 => \next_switch_matrix[0][0]_i_8_n_0\,
      I4 => \next_switch_matrix[0][0]_i_9_n_0\,
      I5 => \^next_switch_matrix_reg[6][0]\,
      O => \next_switch_matrix[0][0]_i_3__0_n_0\
    );
\next_switch_matrix[0][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \G0.mem_reg[64]_0\(0),
      I1 => \G0.mem_reg[64]_0\(1),
      I2 => \^q\(33),
      I3 => \^q\(58),
      I4 => \next_switch_matrix[0][0]_i_2__0_n_0\,
      O => \next_switch_matrix[0][0]_i_4_n_0\
    );
\next_switch_matrix[0][0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      O => \next_switch_matrix[0][0]_i_7__0_n_0\
    );
\next_switch_matrix[0][0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2__0_n_0\,
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \^q\(33),
      I4 => D(0),
      O => \next_switch_matrix[0][0]_i_8_n_0\
    );
\next_switch_matrix[0][0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(33),
      I2 => \^q\(58),
      O => \next_switch_matrix[0][0]_i_9_n_0\
    );
\next_switch_matrix[3][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \next_switch_matrix[3][0]_i_2_n_0\,
      I3 => D(1),
      I4 => \next_switch_matrix[3][0]_i_3__0_n_0\,
      O => \next_switch_matrix_reg[3][0]\(0)
    );
\next_switch_matrix[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77737373"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2__0_n_0\,
      I1 => \^q\(58),
      I2 => \next_switch_matrix[0][0]_i_3__0_n_0\,
      I3 => \^q\(33),
      I4 => \^q\(32),
      O => \next_switch_matrix[3][0]_i_2_n_0\
    );
\next_switch_matrix[3][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F4F8F0F8F"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2__0_n_0\,
      I1 => \^q\(58),
      I2 => D(0),
      I3 => \^q\(33),
      I4 => D(1),
      I5 => \^q\(32),
      O => \next_switch_matrix[3][0]_i_3__0_n_0\
    );
\next_switch_matrix[6][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0800FFFF"
    )
        port map (
      I0 => \next_switch_matrix[0][0]_i_2__0_n_0\,
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \^q\(32),
      I4 => \G0.mem_reg[32]_0\(0),
      O => \^next_switch_matrix_reg[6][0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[1][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[1][0]_0\ : out STD_LOGIC;
    \next_switch_matrix_reg[3][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[3][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[6][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[1][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[3][0]_0\ : out STD_LOGIC;
    \mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \port_wants_to[6][3]_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pres_switch_matrix_reg[1][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pres_switch_matrix_reg[3][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \^next_switch_matrix_reg[1][0]_0\ : STD_LOGIC;
  signal \^next_switch_matrix_reg[3][0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[1][1]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \next_switch_matrix[3][1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_4__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][1]_i_1__1\ : label is "soft_lutpair66";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(58 downto 0) <= \^q\(58 downto 0);
  \next_switch_matrix_reg[1][0]_0\ <= \^next_switch_matrix_reg[1][0]_0\;
  \next_switch_matrix_reg[3][0]\ <= \^next_switch_matrix_reg[3][0]\;
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\mem[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_0\(0),
      I2 => \G0.mem_reg[64]_1\(0),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(0)
    );
\mem[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_0\(0),
      I2 => \G0.mem_reg[64]_1\(0),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(0)
    );
\mem[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_0\(10),
      I2 => \G0.mem_reg[64]_1\(10),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(10)
    );
\mem[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_0\(10),
      I2 => \G0.mem_reg[64]_1\(10),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(10)
    );
\mem[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_0\(11),
      I2 => \G0.mem_reg[64]_1\(11),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(11)
    );
\mem[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_0\(11),
      I2 => \G0.mem_reg[64]_1\(11),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(11)
    );
\mem[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_0\(12),
      I2 => \G0.mem_reg[64]_1\(12),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(12)
    );
\mem[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_0\(12),
      I2 => \G0.mem_reg[64]_1\(12),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(12)
    );
\mem[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_0\(13),
      I2 => \G0.mem_reg[64]_1\(13),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(13)
    );
\mem[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_0\(13),
      I2 => \G0.mem_reg[64]_1\(13),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(13)
    );
\mem[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_0\(14),
      I2 => \G0.mem_reg[64]_1\(14),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(14)
    );
\mem[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_0\(14),
      I2 => \G0.mem_reg[64]_1\(14),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(14)
    );
\mem[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_0\(15),
      I2 => \G0.mem_reg[64]_1\(15),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(15)
    );
\mem[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_0\(15),
      I2 => \G0.mem_reg[64]_1\(15),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(15)
    );
\mem[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_0\(16),
      I2 => \G0.mem_reg[64]_1\(16),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(16)
    );
\mem[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_0\(16),
      I2 => \G0.mem_reg[64]_1\(16),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(16)
    );
\mem[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_0\(17),
      I2 => \G0.mem_reg[64]_1\(17),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(17)
    );
\mem[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_0\(17),
      I2 => \G0.mem_reg[64]_1\(17),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(17)
    );
\mem[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_0\(18),
      I2 => \G0.mem_reg[64]_1\(18),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(18)
    );
\mem[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_0\(18),
      I2 => \G0.mem_reg[64]_1\(18),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(18)
    );
\mem[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_0\(19),
      I2 => \G0.mem_reg[64]_1\(19),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(19)
    );
\mem[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_0\(19),
      I2 => \G0.mem_reg[64]_1\(19),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(19)
    );
\mem[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_0\(1),
      I2 => \G0.mem_reg[64]_1\(1),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(1)
    );
\mem[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_0\(1),
      I2 => \G0.mem_reg[64]_1\(1),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(1)
    );
\mem[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_0\(20),
      I2 => \G0.mem_reg[64]_1\(20),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(20)
    );
\mem[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_0\(20),
      I2 => \G0.mem_reg[64]_1\(20),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(20)
    );
\mem[21]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_0\(21),
      I2 => \G0.mem_reg[64]_1\(21),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(21)
    );
\mem[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_0\(21),
      I2 => \G0.mem_reg[64]_1\(21),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(21)
    );
\mem[22]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_0\(22),
      I2 => \G0.mem_reg[64]_1\(22),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(22)
    );
\mem[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_0\(22),
      I2 => \G0.mem_reg[64]_1\(22),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(22)
    );
\mem[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_0\(23),
      I2 => \G0.mem_reg[64]_1\(23),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(23)
    );
\mem[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_0\(23),
      I2 => \G0.mem_reg[64]_1\(23),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(23)
    );
\mem[24]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_0\(24),
      I2 => \G0.mem_reg[64]_1\(24),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(24)
    );
\mem[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_0\(24),
      I2 => \G0.mem_reg[64]_1\(24),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(24)
    );
\mem[25]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_0\(25),
      I2 => \G0.mem_reg[64]_1\(25),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(25)
    );
\mem[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_0\(25),
      I2 => \G0.mem_reg[64]_1\(25),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(25)
    );
\mem[26]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_0\(26),
      I2 => \G0.mem_reg[64]_1\(26),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(26)
    );
\mem[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_0\(26),
      I2 => \G0.mem_reg[64]_1\(26),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(26)
    );
\mem[27]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_0\(27),
      I2 => \G0.mem_reg[64]_1\(27),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(27)
    );
\mem[27]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_0\(27),
      I2 => \G0.mem_reg[64]_1\(27),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(27)
    );
\mem[28]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_0\(28),
      I2 => \G0.mem_reg[64]_1\(28),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(28)
    );
\mem[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_0\(28),
      I2 => \G0.mem_reg[64]_1\(28),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(28)
    );
\mem[29]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_0\(29),
      I2 => \G0.mem_reg[64]_1\(29),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(29)
    );
\mem[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_0\(29),
      I2 => \G0.mem_reg[64]_1\(29),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(29)
    );
\mem[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_0\(2),
      I2 => \G0.mem_reg[64]_1\(2),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(2)
    );
\mem[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_0\(2),
      I2 => \G0.mem_reg[64]_1\(2),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(2)
    );
\mem[30]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_0\(30),
      I2 => \G0.mem_reg[64]_1\(30),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(30)
    );
\mem[30]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_0\(30),
      I2 => \G0.mem_reg[64]_1\(30),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(30)
    );
\mem[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_0\(31),
      I2 => \G0.mem_reg[64]_1\(31),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(31)
    );
\mem[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_0\(31),
      I2 => \G0.mem_reg[64]_1\(31),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(31)
    );
\mem[32]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_0\(32),
      I2 => \G0.mem_reg[64]_1\(32),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(32)
    );
\mem[32]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_0\(32),
      I2 => \G0.mem_reg[64]_1\(32),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(32)
    );
\mem[33]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(33),
      I1 => \G0.mem_reg[64]_0\(33),
      I2 => \G0.mem_reg[64]_1\(33),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(33)
    );
\mem[33]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(33),
      I1 => \G0.mem_reg[64]_0\(33),
      I2 => \G0.mem_reg[64]_1\(33),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(33)
    );
\mem[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_0\(3),
      I2 => \G0.mem_reg[64]_1\(3),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(3)
    );
\mem[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_0\(3),
      I2 => \G0.mem_reg[64]_1\(3),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(3)
    );
\mem[40]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_0\(34),
      I2 => \G0.mem_reg[64]_1\(34),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(34)
    );
\mem[40]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_0\(34),
      I2 => \G0.mem_reg[64]_1\(34),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(34)
    );
\mem[41]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_0\(35),
      I2 => \G0.mem_reg[64]_1\(35),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(35)
    );
\mem[41]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_0\(35),
      I2 => \G0.mem_reg[64]_1\(35),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(35)
    );
\mem[42]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_0\(36),
      I2 => \G0.mem_reg[64]_1\(36),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(36)
    );
\mem[42]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_0\(36),
      I2 => \G0.mem_reg[64]_1\(36),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(36)
    );
\mem[43]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_0\(37),
      I2 => \G0.mem_reg[64]_1\(37),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(37)
    );
\mem[43]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_0\(37),
      I2 => \G0.mem_reg[64]_1\(37),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(37)
    );
\mem[44]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_0\(38),
      I2 => \G0.mem_reg[64]_1\(38),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(38)
    );
\mem[44]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_0\(38),
      I2 => \G0.mem_reg[64]_1\(38),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(38)
    );
\mem[45]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_0\(39),
      I2 => \G0.mem_reg[64]_1\(39),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(39)
    );
\mem[45]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_0\(39),
      I2 => \G0.mem_reg[64]_1\(39),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(39)
    );
\mem[46]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_0\(40),
      I2 => \G0.mem_reg[64]_1\(40),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(40)
    );
\mem[46]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_0\(40),
      I2 => \G0.mem_reg[64]_1\(40),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(40)
    );
\mem[47]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_0\(41),
      I2 => \G0.mem_reg[64]_1\(41),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(41)
    );
\mem[47]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_0\(41),
      I2 => \G0.mem_reg[64]_1\(41),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(41)
    );
\mem[48]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_0\(42),
      I2 => \G0.mem_reg[64]_1\(42),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(42)
    );
\mem[48]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_0\(42),
      I2 => \G0.mem_reg[64]_1\(42),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(42)
    );
\mem[49]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_0\(43),
      I2 => \G0.mem_reg[64]_1\(43),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(43)
    );
\mem[49]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_0\(43),
      I2 => \G0.mem_reg[64]_1\(43),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(43)
    );
\mem[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_0\(4),
      I2 => \G0.mem_reg[64]_1\(4),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(4)
    );
\mem[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_0\(4),
      I2 => \G0.mem_reg[64]_1\(4),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(4)
    );
\mem[50]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_0\(44),
      I2 => \G0.mem_reg[64]_1\(44),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(44)
    );
\mem[50]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_0\(44),
      I2 => \G0.mem_reg[64]_1\(44),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(44)
    );
\mem[51]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_0\(45),
      I2 => \G0.mem_reg[64]_1\(45),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(45)
    );
\mem[51]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_0\(45),
      I2 => \G0.mem_reg[64]_1\(45),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(45)
    );
\mem[52]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_0\(46),
      I2 => \G0.mem_reg[64]_1\(46),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(46)
    );
\mem[52]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_0\(46),
      I2 => \G0.mem_reg[64]_1\(46),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(46)
    );
\mem[53]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_0\(47),
      I2 => \G0.mem_reg[64]_1\(47),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(47)
    );
\mem[53]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_0\(47),
      I2 => \G0.mem_reg[64]_1\(47),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(47)
    );
\mem[54]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_0\(48),
      I2 => \G0.mem_reg[64]_1\(48),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(48)
    );
\mem[54]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_0\(48),
      I2 => \G0.mem_reg[64]_1\(48),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(48)
    );
\mem[55]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_0\(49),
      I2 => \G0.mem_reg[64]_1\(49),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(49)
    );
\mem[55]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_0\(49),
      I2 => \G0.mem_reg[64]_1\(49),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(49)
    );
\mem[56]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_0\(50),
      I2 => \G0.mem_reg[64]_1\(50),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(50)
    );
\mem[56]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_0\(50),
      I2 => \G0.mem_reg[64]_1\(50),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(50)
    );
\mem[57]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_0\(51),
      I2 => \G0.mem_reg[64]_1\(51),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(51)
    );
\mem[57]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_0\(51),
      I2 => \G0.mem_reg[64]_1\(51),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(51)
    );
\mem[58]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_0\(52),
      I2 => \G0.mem_reg[64]_1\(52),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(52)
    );
\mem[58]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_0\(52),
      I2 => \G0.mem_reg[64]_1\(52),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(52)
    );
\mem[59]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_0\(53),
      I2 => \G0.mem_reg[64]_1\(53),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(53)
    );
\mem[59]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_0\(53),
      I2 => \G0.mem_reg[64]_1\(53),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(53)
    );
\mem[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_0\(5),
      I2 => \G0.mem_reg[64]_1\(5),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(5)
    );
\mem[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_0\(5),
      I2 => \G0.mem_reg[64]_1\(5),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(5)
    );
\mem[60]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_0\(54),
      I2 => \G0.mem_reg[64]_1\(54),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(54)
    );
\mem[60]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_0\(54),
      I2 => \G0.mem_reg[64]_1\(54),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(54)
    );
\mem[61]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_0\(55),
      I2 => \G0.mem_reg[64]_1\(55),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(55)
    );
\mem[61]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_0\(55),
      I2 => \G0.mem_reg[64]_1\(55),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(55)
    );
\mem[62]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_0\(56),
      I2 => \G0.mem_reg[64]_1\(56),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(56)
    );
\mem[62]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_0\(56),
      I2 => \G0.mem_reg[64]_1\(56),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(56)
    );
\mem[63]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_0\(57),
      I2 => \G0.mem_reg[64]_1\(57),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(57)
    );
\mem[63]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_0\(57),
      I2 => \G0.mem_reg[64]_1\(57),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(57)
    );
\mem[64]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_0\(58),
      I2 => \G0.mem_reg[64]_1\(58),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(58)
    );
\mem[64]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_0\(58),
      I2 => \G0.mem_reg[64]_1\(58),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(58)
    );
\mem[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_0\(6),
      I2 => \G0.mem_reg[64]_1\(6),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(6)
    );
\mem[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_0\(6),
      I2 => \G0.mem_reg[64]_1\(6),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(6)
    );
\mem[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_0\(7),
      I2 => \G0.mem_reg[64]_1\(7),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(7)
    );
\mem[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_0\(7),
      I2 => \G0.mem_reg[64]_1\(7),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(7)
    );
\mem[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_0\(8),
      I2 => \G0.mem_reg[64]_1\(8),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(8)
    );
\mem[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_0\(8),
      I2 => \G0.mem_reg[64]_1\(8),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(8)
    );
\mem[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_0\(9),
      I2 => \G0.mem_reg[64]_1\(9),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(9)
    );
\mem[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC00AA00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_0\(9),
      I2 => \G0.mem_reg[64]_1\(9),
      I3 => \pres_switch_matrix_reg[3][2]\(0),
      I4 => \pres_switch_matrix_reg[3][2]\(1),
      I5 => \pres_switch_matrix_reg[3][2]\(2),
      O => \mem_reg[64]_0\(9)
    );
\next_switch_matrix[1][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444C44FF44FF44"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[64]_0\(58),
      I4 => \G0.mem_reg[64]_0\(32),
      I5 => \G0.mem_reg[64]_0\(33),
      O => \^next_switch_matrix_reg[1][0]_0\
    );
\next_switch_matrix[1][0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5410DC98"
    )
        port map (
      I0 => \port_wants_to[6][3]_23\(1),
      I1 => \port_wants_to[6][3]_23\(0),
      I2 => \^next_switch_matrix_reg[1][0]_0\,
      I3 => \^next_switch_matrix_reg[3][0]\,
      I4 => \^d\(1),
      O => \next_switch_matrix_reg[3][0]_0\
    );
\next_switch_matrix[1][0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FF44FF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \G0.mem_reg[64]_1\(33),
      I3 => \G0.mem_reg[64]_1\(58),
      I4 => \G0.mem_reg[64]_1\(32),
      I5 => \^next_switch_matrix_reg[1][0]_0\,
      O => \next_switch_matrix_reg[1][0]\
    );
\next_switch_matrix[1][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C040FF404C404C40"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_0\(58),
      I4 => \G0.mem_reg[64]_0\(32),
      I5 => \G0.mem_reg[64]_0\(33),
      O => \^next_switch_matrix_reg[3][0]\
    );
\next_switch_matrix[1][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      O => \next_switch_matrix_reg[1][1]\(0)
    );
\next_switch_matrix[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      O => \next_switch_matrix_reg[3][1]\(0)
    );
\next_switch_matrix[6][0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      O => \next_switch_matrix_reg[6][0]\
    );
\next_switch_matrix[6][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      O => \^d\(0)
    );
\next_switch_matrix[6][2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_0\(58),
      I4 => \G0.mem_reg[64]_0\(32),
      I5 => \G0.mem_reg[64]_0\(33),
      O => \^d\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[1][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\next_switch_matrix[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8FAFAF0000AFAF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\(0),
      I4 => \G0.mem_reg[64]_0\(2),
      I5 => \G0.mem_reg[64]_0\(1),
      O => \next_switch_matrix_reg[1][2]\(0)
    );
\next_switch_matrix[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F8FDFDF008FDFDF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[64]_0\(1),
      I4 => \G0.mem_reg[64]_0\(2),
      I5 => \G0.mem_reg[64]_0\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \port_wants_to[6][3]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \next_switch_matrix_reg[6][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[3][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]\ : out STD_LOGIC_VECTOR ( 56 downto 0 );
    \G0.mem_reg[32]_0\ : in STD_LOGIC;
    \G0.mem_reg[33]_0\ : in STD_LOGIC;
    \G0.mem_reg[33]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC;
    \ctrl_cycle_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G0.mem_reg[33]_2\ : in STD_LOGIC;
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \G0.mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    \pres_switch_matrix_reg[6][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \next_switch_matrix[1][0]_i_12__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[1][0]_i_7__0_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[3][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \next_switch_matrix[6][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \^port_wants_to[6][3]_23\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_12__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_3__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_4__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_6__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \next_switch_matrix[1][0]_i_7__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \next_switch_matrix[3][0]_i_2__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][0]_i_3__1\ : label is "soft_lutpair69";
begin
  E(0) <= \^e\(0);
  Q(58 downto 0) <= \^q\(58 downto 0);
  \port_wants_to[6][3]_23\(1 downto 0) <= \^port_wants_to[6][3]_23\(1 downto 0);
\G0.mem[64]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ctrl_cycle_reg[1]\(0),
      I1 => \ctrl_cycle_reg[1]\(1),
      O => \^e\(0)
    );
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \^e\(0),
      D => \outport_reg[64]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\mem[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_1\(0),
      I2 => \G0.mem_reg[64]_2\(0),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(0)
    );
\mem[10]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_1\(10),
      I2 => \G0.mem_reg[64]_2\(10),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(10)
    );
\mem[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_1\(11),
      I2 => \G0.mem_reg[64]_2\(11),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(11)
    );
\mem[12]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_1\(12),
      I2 => \G0.mem_reg[64]_2\(12),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(12)
    );
\mem[13]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_1\(13),
      I2 => \G0.mem_reg[64]_2\(13),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(13)
    );
\mem[14]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_1\(14),
      I2 => \G0.mem_reg[64]_2\(14),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(14)
    );
\mem[15]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_1\(15),
      I2 => \G0.mem_reg[64]_2\(15),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(15)
    );
\mem[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_1\(16),
      I2 => \G0.mem_reg[64]_2\(16),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(16)
    );
\mem[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_1\(17),
      I2 => \G0.mem_reg[64]_2\(17),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(17)
    );
\mem[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_1\(18),
      I2 => \G0.mem_reg[64]_2\(18),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(18)
    );
\mem[19]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_1\(19),
      I2 => \G0.mem_reg[64]_2\(19),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(19)
    );
\mem[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_1\(1),
      I2 => \G0.mem_reg[64]_2\(1),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(1)
    );
\mem[20]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_1\(20),
      I2 => \G0.mem_reg[64]_2\(20),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(20)
    );
\mem[21]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_1\(21),
      I2 => \G0.mem_reg[64]_2\(21),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(21)
    );
\mem[22]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_1\(22),
      I2 => \G0.mem_reg[64]_2\(22),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(22)
    );
\mem[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_1\(23),
      I2 => \G0.mem_reg[64]_2\(23),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(23)
    );
\mem[24]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_1\(24),
      I2 => \G0.mem_reg[64]_2\(24),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(24)
    );
\mem[25]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_1\(25),
      I2 => \G0.mem_reg[64]_2\(25),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(25)
    );
\mem[26]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_1\(26),
      I2 => \G0.mem_reg[64]_2\(26),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(26)
    );
\mem[27]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_1\(27),
      I2 => \G0.mem_reg[64]_2\(27),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(27)
    );
\mem[28]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_1\(28),
      I2 => \G0.mem_reg[64]_2\(28),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(28)
    );
\mem[29]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_1\(29),
      I2 => \G0.mem_reg[64]_2\(29),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(29)
    );
\mem[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_1\(2),
      I2 => \G0.mem_reg[64]_2\(2),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(2)
    );
\mem[30]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_1\(30),
      I2 => \G0.mem_reg[64]_2\(30),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(30)
    );
\mem[31]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_1\(31),
      I2 => \G0.mem_reg[64]_2\(31),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(31)
    );
\mem[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_1\(3),
      I2 => \G0.mem_reg[64]_2\(3),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(3)
    );
\mem[40]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_1\(32),
      I2 => \G0.mem_reg[64]_2\(32),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(32)
    );
\mem[41]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_1\(33),
      I2 => \G0.mem_reg[64]_2\(33),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(33)
    );
\mem[42]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_1\(34),
      I2 => \G0.mem_reg[64]_2\(34),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(34)
    );
\mem[43]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_1\(35),
      I2 => \G0.mem_reg[64]_2\(35),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(35)
    );
\mem[44]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_1\(36),
      I2 => \G0.mem_reg[64]_2\(36),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(36)
    );
\mem[45]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_1\(37),
      I2 => \G0.mem_reg[64]_2\(37),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(37)
    );
\mem[46]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_1\(38),
      I2 => \G0.mem_reg[64]_2\(38),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(38)
    );
\mem[47]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_1\(39),
      I2 => \G0.mem_reg[64]_2\(39),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(39)
    );
\mem[48]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_1\(40),
      I2 => \G0.mem_reg[64]_2\(40),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(40)
    );
\mem[49]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_1\(41),
      I2 => \G0.mem_reg[64]_2\(41),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(41)
    );
\mem[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_1\(4),
      I2 => \G0.mem_reg[64]_2\(4),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(4)
    );
\mem[50]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_1\(42),
      I2 => \G0.mem_reg[64]_2\(42),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(42)
    );
\mem[51]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_1\(43),
      I2 => \G0.mem_reg[64]_2\(43),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(43)
    );
\mem[52]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_1\(44),
      I2 => \G0.mem_reg[64]_2\(44),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(44)
    );
\mem[53]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_1\(45),
      I2 => \G0.mem_reg[64]_2\(45),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(45)
    );
\mem[54]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_1\(46),
      I2 => \G0.mem_reg[64]_2\(46),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(46)
    );
\mem[55]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_1\(47),
      I2 => \G0.mem_reg[64]_2\(47),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(47)
    );
\mem[56]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_1\(48),
      I2 => \G0.mem_reg[64]_2\(48),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(48)
    );
\mem[57]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_1\(49),
      I2 => \G0.mem_reg[64]_2\(49),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(49)
    );
\mem[58]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_1\(50),
      I2 => \G0.mem_reg[64]_2\(50),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(50)
    );
\mem[59]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_1\(51),
      I2 => \G0.mem_reg[64]_2\(51),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(51)
    );
\mem[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_1\(5),
      I2 => \G0.mem_reg[64]_2\(5),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(5)
    );
\mem[60]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_1\(52),
      I2 => \G0.mem_reg[64]_2\(52),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(52)
    );
\mem[61]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_1\(53),
      I2 => \G0.mem_reg[64]_2\(53),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(53)
    );
\mem[62]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_1\(54),
      I2 => \G0.mem_reg[64]_2\(54),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(54)
    );
\mem[63]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_1\(55),
      I2 => \G0.mem_reg[64]_2\(55),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(55)
    );
\mem[64]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_1\(56),
      I2 => \G0.mem_reg[64]_2\(56),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(56)
    );
\mem[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_1\(6),
      I2 => \G0.mem_reg[64]_2\(6),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(6)
    );
\mem[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_1\(7),
      I2 => \G0.mem_reg[64]_2\(7),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(7)
    );
\mem[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_1\(8),
      I2 => \G0.mem_reg[64]_2\(8),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(8)
    );
\mem[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0AA0000CC0000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_1\(9),
      I2 => \G0.mem_reg[64]_2\(9),
      I3 => \pres_switch_matrix_reg[6][2]\(2),
      I4 => \pres_switch_matrix_reg[6][2]\(0),
      I5 => \pres_switch_matrix_reg[6][2]\(1),
      O => \mem_reg[64]\(9)
    );
\next_switch_matrix[1][0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => \G0.mem_reg[33]_1\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \^port_wants_to[6][3]_23\(0),
      O => \next_switch_matrix[1][0]_i_12__0_n_0\
    );
\next_switch_matrix[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454555544"
    )
        port map (
      I0 => \next_switch_matrix[1][0]_i_2__0_n_0\,
      I1 => \next_switch_matrix[1][0]_i_3__0_n_0\,
      I2 => \next_switch_matrix[1][0]_i_4__0_n_0\,
      I3 => \^port_wants_to[6][3]_23\(0),
      I4 => \^port_wants_to[6][3]_23\(1),
      I5 => \next_switch_matrix[1][0]_i_7__0_n_0\,
      O => \next_switch_matrix_reg[1][0]\(0)
    );
\next_switch_matrix[1][0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \G0.mem_reg[33]_1\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      O => \next_switch_matrix[1][0]_i_2__0_n_0\
    );
\next_switch_matrix[1][0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010F0F0"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[32]_0\,
      I4 => \next_switch_matrix[6][0]_i_2__1_n_0\,
      O => \next_switch_matrix[1][0]_i_3__0_n_0\
    );
\next_switch_matrix[1][0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[33]_2\,
      O => \next_switch_matrix[1][0]_i_4__0_n_0\
    );
\next_switch_matrix[1][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      O => \^port_wants_to[6][3]_23\(0)
    );
\next_switch_matrix[1][0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      I2 => \^q\(32),
      O => \^port_wants_to[6][3]_23\(1)
    );
\next_switch_matrix[1][0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF40"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_0\,
      I4 => \next_switch_matrix[1][0]_i_12__0_n_0\,
      O => \next_switch_matrix[1][0]_i_7__0_n_0\
    );
\next_switch_matrix[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
        port map (
      I0 => \^q\(32),
      I1 => \^q\(58),
      I2 => \next_switch_matrix[1][0]_i_7__0_n_0\,
      I3 => \next_switch_matrix[1][0]_i_3__0_n_0\,
      I4 => \next_switch_matrix[3][0]_i_2__1_n_0\,
      O => \next_switch_matrix_reg[3][0]\(0)
    );
\next_switch_matrix[3][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00102020"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \G0.mem_reg[32]_0\,
      I4 => \next_switch_matrix[6][0]_i_2__1_n_0\,
      O => \next_switch_matrix[3][0]_i_2__1_n_0\
    );
\next_switch_matrix[6][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \next_switch_matrix[6][0]_i_2__1_n_0\,
      I1 => \^q\(32),
      I2 => \^q\(58),
      I3 => \^q\(33),
      O => \next_switch_matrix_reg[6][0]\(0)
    );
\next_switch_matrix[6][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20E0EFEF20202020"
    )
        port map (
      I0 => \G0.mem_reg[33]_1\,
      I1 => \^q\(33),
      I2 => \^q\(58),
      I3 => \^q\(32),
      I4 => D(0),
      I5 => \next_switch_matrix[6][0]_i_3__1_n_0\,
      O => \next_switch_matrix[6][0]_i_2__1_n_0\
    );
\next_switch_matrix[6][0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFB3"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(58),
      I2 => \^q\(32),
      I3 => \G0.mem_reg[32]_0\,
      I4 => \G0.mem_reg[33]_0\,
      O => \next_switch_matrix[6][0]_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9\ is
  port (
    \next_switch_matrix_reg[1][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \next_switch_matrix_reg[2][2]\ : out STD_LOGIC;
    \next_switch_matrix_reg[2][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[6][0]\ : out STD_LOGIC;
    \next_switch_matrix_reg[1][0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[6][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \next_switch_matrix_reg[1][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \pres_switch_matrix_reg[1][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pres_switch_matrix_reg[2][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9\ : entity is "NoC_Mesh_3D_Nostrum_Switch_recv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \^next_switch_matrix_reg[2][2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \next_switch_matrix[2][1]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \next_switch_matrix[6][1]_i_1__0\ : label is "soft_lutpair20";
begin
  Q(58 downto 0) <= \^q\(58 downto 0);
  \next_switch_matrix_reg[2][2]\ <= \^next_switch_matrix_reg[2][2]\;
\G0.mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\G0.mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\G0.mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\G0.mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\G0.mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(13),
      Q => \^q\(13),
      R => SR(0)
    );
\G0.mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(14),
      Q => \^q\(14),
      R => SR(0)
    );
\G0.mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(15),
      Q => \^q\(15),
      R => SR(0)
    );
\G0.mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(16),
      Q => \^q\(16),
      R => SR(0)
    );
\G0.mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(17),
      Q => \^q\(17),
      R => SR(0)
    );
\G0.mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(18),
      Q => \^q\(18),
      R => SR(0)
    );
\G0.mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(19),
      Q => \^q\(19),
      R => SR(0)
    );
\G0.mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\G0.mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(20),
      Q => \^q\(20),
      R => SR(0)
    );
\G0.mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(21),
      Q => \^q\(21),
      R => SR(0)
    );
\G0.mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(22),
      Q => \^q\(22),
      R => SR(0)
    );
\G0.mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(23),
      Q => \^q\(23),
      R => SR(0)
    );
\G0.mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(24),
      Q => \^q\(24),
      R => SR(0)
    );
\G0.mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(25),
      Q => \^q\(25),
      R => SR(0)
    );
\G0.mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(26),
      Q => \^q\(26),
      R => SR(0)
    );
\G0.mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(27),
      Q => \^q\(27),
      R => SR(0)
    );
\G0.mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(28),
      Q => \^q\(28),
      R => SR(0)
    );
\G0.mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(29),
      Q => \^q\(29),
      R => SR(0)
    );
\G0.mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\G0.mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(30),
      Q => \^q\(30),
      R => SR(0)
    );
\G0.mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(31),
      Q => \^q\(31),
      R => SR(0)
    );
\G0.mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(32),
      Q => \^q\(32),
      R => SR(0)
    );
\G0.mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(33),
      Q => \^q\(33),
      R => SR(0)
    );
\G0.mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\G0.mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(34),
      Q => \^q\(34),
      R => SR(0)
    );
\G0.mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(35),
      Q => \^q\(35),
      R => SR(0)
    );
\G0.mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(36),
      Q => \^q\(36),
      R => SR(0)
    );
\G0.mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(37),
      Q => \^q\(37),
      R => SR(0)
    );
\G0.mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(38),
      Q => \^q\(38),
      R => SR(0)
    );
\G0.mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(39),
      Q => \^q\(39),
      R => SR(0)
    );
\G0.mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(40),
      Q => \^q\(40),
      R => SR(0)
    );
\G0.mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(41),
      Q => \^q\(41),
      R => SR(0)
    );
\G0.mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(42),
      Q => \^q\(42),
      R => SR(0)
    );
\G0.mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(43),
      Q => \^q\(43),
      R => SR(0)
    );
\G0.mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\G0.mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(44),
      Q => \^q\(44),
      R => SR(0)
    );
\G0.mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(45),
      Q => \^q\(45),
      R => SR(0)
    );
\G0.mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(46),
      Q => \^q\(46),
      R => SR(0)
    );
\G0.mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(47),
      Q => \^q\(47),
      R => SR(0)
    );
\G0.mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(48),
      Q => \^q\(48),
      R => SR(0)
    );
\G0.mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(49),
      Q => \^q\(49),
      R => SR(0)
    );
\G0.mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(50),
      Q => \^q\(50),
      R => SR(0)
    );
\G0.mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(51),
      Q => \^q\(51),
      R => SR(0)
    );
\G0.mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(52),
      Q => \^q\(52),
      R => SR(0)
    );
\G0.mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(53),
      Q => \^q\(53),
      R => SR(0)
    );
\G0.mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\G0.mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(54),
      Q => \^q\(54),
      R => SR(0)
    );
\G0.mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(55),
      Q => \^q\(55),
      R => SR(0)
    );
\G0.mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(56),
      Q => \^q\(56),
      R => SR(0)
    );
\G0.mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(57),
      Q => \^q\(57),
      R => SR(0)
    );
\G0.mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(58),
      Q => \^q\(58),
      R => SR(0)
    );
\G0.mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\G0.mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\G0.mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\G0.mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \mem_reg[64]_1\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\mem[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_1\(0),
      I2 => \G0.mem_reg[64]_0\(0),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(0)
    );
\mem[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \G0.mem_reg[64]_1\(0),
      I2 => \G0.mem_reg[64]_0\(0),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(0)
    );
\mem[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_1\(10),
      I2 => \G0.mem_reg[64]_0\(10),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(10)
    );
\mem[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \G0.mem_reg[64]_1\(10),
      I2 => \G0.mem_reg[64]_0\(10),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(10)
    );
\mem[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_1\(11),
      I2 => \G0.mem_reg[64]_0\(11),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(11)
    );
\mem[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \G0.mem_reg[64]_1\(11),
      I2 => \G0.mem_reg[64]_0\(11),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(11)
    );
\mem[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_1\(12),
      I2 => \G0.mem_reg[64]_0\(12),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(12)
    );
\mem[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \G0.mem_reg[64]_1\(12),
      I2 => \G0.mem_reg[64]_0\(12),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(12)
    );
\mem[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_1\(13),
      I2 => \G0.mem_reg[64]_0\(13),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(13)
    );
\mem[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \G0.mem_reg[64]_1\(13),
      I2 => \G0.mem_reg[64]_0\(13),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(13)
    );
\mem[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_1\(14),
      I2 => \G0.mem_reg[64]_0\(14),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(14)
    );
\mem[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \G0.mem_reg[64]_1\(14),
      I2 => \G0.mem_reg[64]_0\(14),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(14)
    );
\mem[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_1\(15),
      I2 => \G0.mem_reg[64]_0\(15),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(15)
    );
\mem[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G0.mem_reg[64]_1\(15),
      I2 => \G0.mem_reg[64]_0\(15),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(15)
    );
\mem[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_1\(16),
      I2 => \G0.mem_reg[64]_0\(16),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(16)
    );
\mem[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G0.mem_reg[64]_1\(16),
      I2 => \G0.mem_reg[64]_0\(16),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(16)
    );
\mem[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_1\(17),
      I2 => \G0.mem_reg[64]_0\(17),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(17)
    );
\mem[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G0.mem_reg[64]_1\(17),
      I2 => \G0.mem_reg[64]_0\(17),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(17)
    );
\mem[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_1\(18),
      I2 => \G0.mem_reg[64]_0\(18),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(18)
    );
\mem[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \G0.mem_reg[64]_1\(18),
      I2 => \G0.mem_reg[64]_0\(18),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(18)
    );
\mem[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_1\(19),
      I2 => \G0.mem_reg[64]_0\(19),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(19)
    );
\mem[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G0.mem_reg[64]_1\(19),
      I2 => \G0.mem_reg[64]_0\(19),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(19)
    );
\mem[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_1\(1),
      I2 => \G0.mem_reg[64]_0\(1),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(1)
    );
\mem[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \G0.mem_reg[64]_1\(1),
      I2 => \G0.mem_reg[64]_0\(1),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(1)
    );
\mem[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_1\(20),
      I2 => \G0.mem_reg[64]_0\(20),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(20)
    );
\mem[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G0.mem_reg[64]_1\(20),
      I2 => \G0.mem_reg[64]_0\(20),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(20)
    );
\mem[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_1\(21),
      I2 => \G0.mem_reg[64]_0\(21),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(21)
    );
\mem[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G0.mem_reg[64]_1\(21),
      I2 => \G0.mem_reg[64]_0\(21),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(21)
    );
\mem[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_1\(22),
      I2 => \G0.mem_reg[64]_0\(22),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(22)
    );
\mem[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G0.mem_reg[64]_1\(22),
      I2 => \G0.mem_reg[64]_0\(22),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(22)
    );
\mem[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_1\(23),
      I2 => \G0.mem_reg[64]_0\(23),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(23)
    );
\mem[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G0.mem_reg[64]_1\(23),
      I2 => \G0.mem_reg[64]_0\(23),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(23)
    );
\mem[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_1\(24),
      I2 => \G0.mem_reg[64]_0\(24),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(24)
    );
\mem[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G0.mem_reg[64]_1\(24),
      I2 => \G0.mem_reg[64]_0\(24),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(24)
    );
\mem[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_1\(25),
      I2 => \G0.mem_reg[64]_0\(25),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(25)
    );
\mem[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \G0.mem_reg[64]_1\(25),
      I2 => \G0.mem_reg[64]_0\(25),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(25)
    );
\mem[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_1\(26),
      I2 => \G0.mem_reg[64]_0\(26),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(26)
    );
\mem[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G0.mem_reg[64]_1\(26),
      I2 => \G0.mem_reg[64]_0\(26),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(26)
    );
\mem[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_1\(27),
      I2 => \G0.mem_reg[64]_0\(27),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(27)
    );
\mem[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G0.mem_reg[64]_1\(27),
      I2 => \G0.mem_reg[64]_0\(27),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(27)
    );
\mem[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_1\(28),
      I2 => \G0.mem_reg[64]_0\(28),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(28)
    );
\mem[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G0.mem_reg[64]_1\(28),
      I2 => \G0.mem_reg[64]_0\(28),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(28)
    );
\mem[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_1\(29),
      I2 => \G0.mem_reg[64]_0\(29),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(29)
    );
\mem[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G0.mem_reg[64]_1\(29),
      I2 => \G0.mem_reg[64]_0\(29),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(29)
    );
\mem[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_1\(2),
      I2 => \G0.mem_reg[64]_0\(2),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(2)
    );
\mem[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \G0.mem_reg[64]_1\(2),
      I2 => \G0.mem_reg[64]_0\(2),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(2)
    );
\mem[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_1\(30),
      I2 => \G0.mem_reg[64]_0\(30),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(30)
    );
\mem[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G0.mem_reg[64]_1\(30),
      I2 => \G0.mem_reg[64]_0\(30),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(30)
    );
\mem[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_1\(31),
      I2 => \G0.mem_reg[64]_0\(31),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(31)
    );
\mem[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(31),
      I1 => \G0.mem_reg[64]_1\(31),
      I2 => \G0.mem_reg[64]_0\(31),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(31)
    );
\mem[32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_1\(32),
      I2 => \G0.mem_reg[64]_0\(32),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(32)
    );
\mem[32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(32),
      I1 => \G0.mem_reg[64]_1\(32),
      I2 => \G0.mem_reg[64]_0\(32),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(32)
    );
\mem[33]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(33),
      I1 => \G0.mem_reg[64]_1\(33),
      I2 => \G0.mem_reg[64]_0\(33),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(33)
    );
\mem[33]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(33),
      I1 => \G0.mem_reg[64]_1\(33),
      I2 => \G0.mem_reg[64]_0\(33),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(33)
    );
\mem[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_1\(3),
      I2 => \G0.mem_reg[64]_0\(3),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(3)
    );
\mem[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \G0.mem_reg[64]_1\(3),
      I2 => \G0.mem_reg[64]_0\(3),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(3)
    );
\mem[40]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_1\(34),
      I2 => \G0.mem_reg[64]_0\(34),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(34)
    );
\mem[40]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(34),
      I1 => \G0.mem_reg[64]_1\(34),
      I2 => \G0.mem_reg[64]_0\(34),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(34)
    );
\mem[41]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_1\(35),
      I2 => \G0.mem_reg[64]_0\(35),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(35)
    );
\mem[41]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(35),
      I1 => \G0.mem_reg[64]_1\(35),
      I2 => \G0.mem_reg[64]_0\(35),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(35)
    );
\mem[42]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_1\(36),
      I2 => \G0.mem_reg[64]_0\(36),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(36)
    );
\mem[42]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(36),
      I1 => \G0.mem_reg[64]_1\(36),
      I2 => \G0.mem_reg[64]_0\(36),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(36)
    );
\mem[43]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_1\(37),
      I2 => \G0.mem_reg[64]_0\(37),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(37)
    );
\mem[43]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(37),
      I1 => \G0.mem_reg[64]_1\(37),
      I2 => \G0.mem_reg[64]_0\(37),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(37)
    );
\mem[44]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_1\(38),
      I2 => \G0.mem_reg[64]_0\(38),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(38)
    );
\mem[44]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(38),
      I1 => \G0.mem_reg[64]_1\(38),
      I2 => \G0.mem_reg[64]_0\(38),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(38)
    );
\mem[45]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_1\(39),
      I2 => \G0.mem_reg[64]_0\(39),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(39)
    );
\mem[45]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(39),
      I1 => \G0.mem_reg[64]_1\(39),
      I2 => \G0.mem_reg[64]_0\(39),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(39)
    );
\mem[46]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_1\(40),
      I2 => \G0.mem_reg[64]_0\(40),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(40)
    );
\mem[46]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(40),
      I1 => \G0.mem_reg[64]_1\(40),
      I2 => \G0.mem_reg[64]_0\(40),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(40)
    );
\mem[47]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_1\(41),
      I2 => \G0.mem_reg[64]_0\(41),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(41)
    );
\mem[47]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(41),
      I1 => \G0.mem_reg[64]_1\(41),
      I2 => \G0.mem_reg[64]_0\(41),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(41)
    );
\mem[48]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_1\(42),
      I2 => \G0.mem_reg[64]_0\(42),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(42)
    );
\mem[48]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(42),
      I1 => \G0.mem_reg[64]_1\(42),
      I2 => \G0.mem_reg[64]_0\(42),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(42)
    );
\mem[49]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_1\(43),
      I2 => \G0.mem_reg[64]_0\(43),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(43)
    );
\mem[49]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(43),
      I1 => \G0.mem_reg[64]_1\(43),
      I2 => \G0.mem_reg[64]_0\(43),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(43)
    );
\mem[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_1\(4),
      I2 => \G0.mem_reg[64]_0\(4),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(4)
    );
\mem[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \G0.mem_reg[64]_1\(4),
      I2 => \G0.mem_reg[64]_0\(4),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(4)
    );
\mem[50]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_1\(44),
      I2 => \G0.mem_reg[64]_0\(44),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(44)
    );
\mem[50]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(44),
      I1 => \G0.mem_reg[64]_1\(44),
      I2 => \G0.mem_reg[64]_0\(44),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(44)
    );
\mem[51]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_1\(45),
      I2 => \G0.mem_reg[64]_0\(45),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(45)
    );
\mem[51]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(45),
      I1 => \G0.mem_reg[64]_1\(45),
      I2 => \G0.mem_reg[64]_0\(45),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(45)
    );
\mem[52]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_1\(46),
      I2 => \G0.mem_reg[64]_0\(46),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(46)
    );
\mem[52]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(46),
      I1 => \G0.mem_reg[64]_1\(46),
      I2 => \G0.mem_reg[64]_0\(46),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(46)
    );
\mem[53]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_1\(47),
      I2 => \G0.mem_reg[64]_0\(47),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(47)
    );
\mem[53]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(47),
      I1 => \G0.mem_reg[64]_1\(47),
      I2 => \G0.mem_reg[64]_0\(47),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(47)
    );
\mem[54]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_1\(48),
      I2 => \G0.mem_reg[64]_0\(48),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(48)
    );
\mem[54]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(48),
      I1 => \G0.mem_reg[64]_1\(48),
      I2 => \G0.mem_reg[64]_0\(48),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(48)
    );
\mem[55]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_1\(49),
      I2 => \G0.mem_reg[64]_0\(49),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(49)
    );
\mem[55]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(49),
      I1 => \G0.mem_reg[64]_1\(49),
      I2 => \G0.mem_reg[64]_0\(49),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(49)
    );
\mem[56]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_1\(50),
      I2 => \G0.mem_reg[64]_0\(50),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(50)
    );
\mem[56]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(50),
      I1 => \G0.mem_reg[64]_1\(50),
      I2 => \G0.mem_reg[64]_0\(50),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(50)
    );
\mem[57]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_1\(51),
      I2 => \G0.mem_reg[64]_0\(51),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(51)
    );
\mem[57]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(51),
      I1 => \G0.mem_reg[64]_1\(51),
      I2 => \G0.mem_reg[64]_0\(51),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(51)
    );
\mem[58]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_1\(52),
      I2 => \G0.mem_reg[64]_0\(52),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(52)
    );
\mem[58]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(52),
      I1 => \G0.mem_reg[64]_1\(52),
      I2 => \G0.mem_reg[64]_0\(52),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(52)
    );
\mem[59]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_1\(53),
      I2 => \G0.mem_reg[64]_0\(53),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(53)
    );
\mem[59]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(53),
      I1 => \G0.mem_reg[64]_1\(53),
      I2 => \G0.mem_reg[64]_0\(53),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(53)
    );
\mem[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_1\(5),
      I2 => \G0.mem_reg[64]_0\(5),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(5)
    );
\mem[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \G0.mem_reg[64]_1\(5),
      I2 => \G0.mem_reg[64]_0\(5),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(5)
    );
\mem[60]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_1\(54),
      I2 => \G0.mem_reg[64]_0\(54),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(54)
    );
\mem[60]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(54),
      I1 => \G0.mem_reg[64]_1\(54),
      I2 => \G0.mem_reg[64]_0\(54),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(54)
    );
\mem[61]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_1\(55),
      I2 => \G0.mem_reg[64]_0\(55),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(55)
    );
\mem[61]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(55),
      I1 => \G0.mem_reg[64]_1\(55),
      I2 => \G0.mem_reg[64]_0\(55),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(55)
    );
\mem[62]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_1\(56),
      I2 => \G0.mem_reg[64]_0\(56),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(56)
    );
\mem[62]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(56),
      I1 => \G0.mem_reg[64]_1\(56),
      I2 => \G0.mem_reg[64]_0\(56),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(56)
    );
\mem[63]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_1\(57),
      I2 => \G0.mem_reg[64]_0\(57),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(57)
    );
\mem[63]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(57),
      I1 => \G0.mem_reg[64]_1\(57),
      I2 => \G0.mem_reg[64]_0\(57),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(57)
    );
\mem[64]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_1\(58),
      I2 => \G0.mem_reg[64]_0\(58),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(58)
    );
\mem[64]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(58),
      I1 => \G0.mem_reg[64]_1\(58),
      I2 => \G0.mem_reg[64]_0\(58),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(58)
    );
\mem[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_1\(6),
      I2 => \G0.mem_reg[64]_0\(6),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(6)
    );
\mem[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \G0.mem_reg[64]_1\(6),
      I2 => \G0.mem_reg[64]_0\(6),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(6)
    );
\mem[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_1\(7),
      I2 => \G0.mem_reg[64]_0\(7),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(7)
    );
\mem[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \G0.mem_reg[64]_1\(7),
      I2 => \G0.mem_reg[64]_0\(7),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(7)
    );
\mem[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_1\(8),
      I2 => \G0.mem_reg[64]_0\(8),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(8)
    );
\mem[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \G0.mem_reg[64]_1\(8),
      I2 => \G0.mem_reg[64]_0\(8),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(8)
    );
\mem[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_1\(9),
      I2 => \G0.mem_reg[64]_0\(9),
      I3 => \pres_switch_matrix_reg[1][2]\(0),
      I4 => \pres_switch_matrix_reg[1][2]\(1),
      I5 => \pres_switch_matrix_reg[1][2]\(2),
      O => \mem_reg[64]\(9)
    );
\mem[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \G0.mem_reg[64]_1\(9),
      I2 => \G0.mem_reg[64]_0\(9),
      I3 => \pres_switch_matrix_reg[2][2]\(0),
      I4 => \pres_switch_matrix_reg[2][2]\(1),
      I5 => \pres_switch_matrix_reg[2][2]\(2),
      O => \mem_reg[64]_0\(9)
    );
\next_switch_matrix[1][0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_0\(32),
      I4 => \G0.mem_reg[64]_0\(58),
      I5 => \^next_switch_matrix_reg[2][2]\,
      O => \next_switch_matrix_reg[1][0]\
    );
\next_switch_matrix[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_1\(33),
      I4 => \G0.mem_reg[64]_1\(58),
      I5 => \G0.mem_reg[64]_1\(32),
      O => \next_switch_matrix_reg[1][0]_0\
    );
\next_switch_matrix[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(33),
      O => \next_switch_matrix_reg[1][1]\(0)
    );
\next_switch_matrix[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F5FFFFDFF5FFFF"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_1\(33),
      I4 => \G0.mem_reg[64]_1\(58),
      I5 => \G0.mem_reg[64]_1\(32),
      O => \next_switch_matrix_reg[2][0]\
    );
\next_switch_matrix[2][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      O => D(0)
    );
\next_switch_matrix[2][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00757F7F5F757F7F"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_1\(33),
      I4 => \G0.mem_reg[64]_1\(58),
      I5 => \G0.mem_reg[64]_1\(32),
      O => \^next_switch_matrix_reg[2][2]\
    );
\next_switch_matrix[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF000000"
    )
        port map (
      I0 => \^q\(58),
      I1 => \^q\(32),
      I2 => \^q\(33),
      I3 => \G0.mem_reg[64]_1\(33),
      I4 => \G0.mem_reg[64]_1\(58),
      I5 => \G0.mem_reg[64]_1\(32),
      O => \next_switch_matrix_reg[6][0]\
    );
\next_switch_matrix[6][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(33),
      I1 => \^q\(32),
      I2 => \^q\(58),
      O => \next_switch_matrix_reg[6][1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10 is
  port (
    \recv_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    recv_state_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_R_reg : in STD_LOGIC;
    channel_nr_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 56 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \To_Res[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \recv_address[8]_i_20__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_22__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_29__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_30__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_32__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_43__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[10]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_reg[11]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_reg[12]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_reg[13]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_reg[14]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_reg[15]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_reg[16]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_reg[17]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_reg[18]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_reg[19]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_reg[20]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_reg[21]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_reg[22]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_reg[23]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_reg[24]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_reg[25]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_reg[26]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_reg[27]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_reg[28]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_reg[29]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_reg[30]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_reg[31]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_reg[8]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_reg[9]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \recv_state[0]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \recv_state[1]_i_1__1\ : label is "soft_lutpair49";
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
\data_reg[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(2)
    );
\data_reg[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(3)
    );
\data_reg[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(4)
    );
\data_reg[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(5)
    );
\data_reg[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(6)
    );
\data_reg[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(15),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(7)
    );
\data_reg[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(16),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(8)
    );
\data_reg[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(17),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(9)
    );
\data_reg[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(18),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(10)
    );
\data_reg[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(19),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(11)
    );
\data_reg[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(20),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(12)
    );
\data_reg[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(21),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(13)
    );
\data_reg[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(22),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(14)
    );
\data_reg[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(23),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(15)
    );
\data_reg[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(24),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(16)
    );
\data_reg[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(25),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(17)
    );
\data_reg[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(26),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(18)
    );
\data_reg[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(27),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(19)
    );
\data_reg[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(28),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(20)
    );
\data_reg[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(29),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(21)
    );
\data_reg[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(30),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(22)
    );
\data_reg[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[1]_2\(31),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(23)
    );
\data_reg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(0)
    );
\data_reg[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(1)
    );
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \To_Res[1]_2\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \To_Res[1]_2\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \To_Res[1]_2\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \To_Res[1]_2\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \To_Res[1]_2\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \To_Res[1]_2\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \To_Res[1]_2\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \To_Res[1]_2\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \To_Res[1]_2\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \To_Res[1]_2\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \To_Res[1]_2\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \To_Res[1]_2\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \To_Res[1]_2\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \To_Res[1]_2\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \To_Res[1]_2\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \To_Res[1]_2\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \To_Res[1]_2\(31),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \^q\(15),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \^q\(16),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \^q\(17),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \^q\(18),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \^q\(19),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \^q\(20),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \^q\(21),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \^q\(22),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \^q\(23),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \^q\(24),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \^q\(25),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \^q\(26),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \^q\(27),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \^q\(28),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \^q\(29),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \^q\(30),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \^q\(31),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \^q\(32),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \^q\(33),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \^q\(34),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \^q\(35),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \^q\(36),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \^q\(37),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \^q\(38),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \^q\(39),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\recv_address[8]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(27),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(0),
      I3 => \^q\(15),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(1),
      I5 => \^q\(16),
      O => \recv_address_reg[8]_1\
    );
\recv_address[8]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(6),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(0),
      I3 => \^q\(15),
      I4 => \^q\(27),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(4),
      O => \recv_address_reg[8]_5\
    );
\recv_address[8]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \recv_address[8]_i_29__1_n_0\,
      I1 => \recv_address[8]_i_30__1_n_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\,
      I3 => \recv_address[8]_i_32__1_n_0\,
      O => \recv_address_reg[8]_3\
    );
\recv_address[8]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(19),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(2),
      I2 => \^q\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(4),
      I4 => \^q\(27),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(1),
      O => \recv_address[8]_i_20__1_n_0\
    );
\recv_address[8]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3),
      I2 => \^q\(29),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(2),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(0),
      I5 => \^q\(15),
      O => \recv_address[8]_i_22__1_n_0\
    );
\recv_address[8]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(1),
      I2 => \^q\(25),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(2),
      I4 => \recv_address[8]_i_43__1_n_0\,
      O => \recv_address_reg[8]_2\
    );
\recv_address[8]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(3),
      I3 => \^q\(21),
      O => \recv_address_reg[8]_4\
    );
\recv_address[8]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(24),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(3),
      I3 => \^q\(26),
      I4 => \^q\(17),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(1),
      O => \recv_address[8]_i_29__1_n_0\
    );
\recv_address[8]_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(5),
      I3 => \^q\(28),
      I4 => \^q\(25),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(2),
      O => \recv_address[8]_i_30__1_n_0\
    );
\recv_address[8]_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(1),
      I3 => \^q\(24),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2),
      I5 => \^q\(19),
      O => \recv_address[8]_i_32__1_n_0\
    );
\recv_address[8]_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(17),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(0),
      I2 => \^q\(20),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1),
      I5 => \^q\(26),
      O => \recv_address_reg[8]_0\
    );
\recv_address[8]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(2),
      I2 => \^q\(25),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(0),
      O => \recv_address_reg[8]\
    );
\recv_address[8]_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(3),
      I3 => \^q\(20),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(1),
      I5 => \^q\(17),
      O => \recv_address_reg[7]_0\
    );
\recv_address[8]_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(0),
      I2 => \^q\(18),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2),
      O => \recv_address[8]_i_43__1_n_0\
    );
\recv_address[8]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \recv_address[8]_i_20__1_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\,
      I2 => \recv_address[8]_i_22__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\,
      O => \recv_address_reg[7]\
    );
\recv_counter[3][6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => recv_state_2(0),
      I3 => recv_state_2(1),
      I4 => write_R_reg,
      I5 => channel_nr_5(0),
      O => \recv_counter_reg[2][0]\
    );
\recv_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF7F0"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => recv_state_2(0),
      I3 => write_R_reg,
      I4 => recv_state_2(1),
      O => \recv_state_reg[0]\
    );
\recv_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF8F0"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => recv_state_2(0),
      I3 => write_R_reg,
      I4 => recv_state_2(1),
      O => \recv_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13 is
  port (
    \recv_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    write_R_reg : out STD_LOGIC;
    recv_state_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_R_reg_0 : in STD_LOGIC;
    channel_nr_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_reg[41]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_cycle_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 56 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \To_Res[2]_18\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \recv_address[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_31__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_34__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_35__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_39__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_40__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[10]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_reg[11]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \data_reg[12]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_reg[13]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_reg[14]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_reg[15]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_reg[16]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_reg[17]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_reg[18]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_reg[19]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_reg[20]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \data_reg[21]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \data_reg[22]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_reg[23]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_reg[24]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_reg[25]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_reg[26]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_reg[27]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_reg[28]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_reg[29]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_reg[30]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_reg[31]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_reg[8]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_reg[9]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \recv_state[0]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \recv_state[1]_i_1__0\ : label is "soft_lutpair33";
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
\data_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(2)
    );
\data_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(3)
    );
\data_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(4)
    );
\data_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(5)
    );
\data_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(6)
    );
\data_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(15),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(7)
    );
\data_reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(16),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(8)
    );
\data_reg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(17),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(9)
    );
\data_reg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(18),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(10)
    );
\data_reg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(19),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(11)
    );
\data_reg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(20),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(12)
    );
\data_reg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(21),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(13)
    );
\data_reg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(22),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(14)
    );
\data_reg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(23),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(15)
    );
\data_reg[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(24),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(16)
    );
\data_reg[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(25),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(17)
    );
\data_reg[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(26),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(18)
    );
\data_reg[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(27),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(19)
    );
\data_reg[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(28),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(20)
    );
\data_reg[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(29),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(21)
    );
\data_reg[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(30),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(22)
    );
\data_reg[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[2]_18\(31),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(23)
    );
\data_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(0)
    );
\data_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(38),
      I2 => \^q\(39),
      O => \data_reg_reg[31]\(1)
    );
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \To_Res[2]_18\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \To_Res[2]_18\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \To_Res[2]_18\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \To_Res[2]_18\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \To_Res[2]_18\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \To_Res[2]_18\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \To_Res[2]_18\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \To_Res[2]_18\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \To_Res[2]_18\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \To_Res[2]_18\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \To_Res[2]_18\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \To_Res[2]_18\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \To_Res[2]_18\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \To_Res[2]_18\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \To_Res[2]_18\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \To_Res[2]_18\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \To_Res[2]_18\(31),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \^q\(15),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \^q\(16),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \^q\(17),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \^q\(18),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \^q\(19),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \^q\(20),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \^q\(21),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \^q\(22),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \^q\(23),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \^q\(24),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \^q\(25),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \^q\(26),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \^q\(27),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \^q\(28),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \^q\(29),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \^q\(30),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \^q\(31),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \^q\(32),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \^q\(33),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \^q\(34),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \^q\(35),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \^q\(36),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \^q\(37),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \^q\(38),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \^q\(39),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\recv_address[8]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(0),
      I1 => \^q\(16),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(1),
      I3 => \^q\(17),
      I4 => \recv_address[8]_i_34__0_n_0\,
      O => \recv_address[8]_i_13__0_n_0\
    );
\recv_address[8]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(0),
      I3 => \^q\(23),
      I4 => \recv_address[8]_i_35__0_n_0\,
      O => \recv_address[8]_i_14__0_n_0\
    );
\recv_address[8]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3),
      I3 => \^q\(22),
      I4 => \^q\(18),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(2),
      O => \recv_address[8]_i_15__0_n_0\
    );
\recv_address[8]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_39__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(1),
      I3 => \^q\(26),
      I4 => \^q\(18),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(2),
      O => \recv_address_reg[8]_0\
    );
\recv_address[8]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_40__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(2),
      I2 => \^q\(27),
      I3 => \^q\(15),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(0),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\,
      O => \recv_address_reg[8]\
    );
\recv_address[8]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(20),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0),
      I3 => \^q\(28),
      O => \recv_address[8]_i_31__0_n_0\
    );
\recv_address[8]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(2),
      I3 => \^q\(29),
      O => \recv_address[8]_i_34__0_n_0\
    );
\recv_address[8]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(2),
      I2 => \^q\(27),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(1),
      O => \recv_address[8]_i_35__0_n_0\
    );
\recv_address[8]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3),
      I3 => \^q\(20),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(1),
      I5 => \^q\(17),
      O => \recv_address[8]_i_39__0_n_0\
    );
\recv_address[8]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(0),
      I2 => \^q\(29),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3),
      O => \recv_address[8]_i_40__0_n_0\
    );
\recv_address[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \recv_address[8]_i_13__0_n_0\,
      I1 => \recv_address[8]_i_14__0_n_0\,
      I2 => \recv_address[8]_i_15__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Enable]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\,
      O => \recv_address_reg[7]\
    );
\recv_address[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_31__0_n_0\,
      I1 => \^q\(17),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(0),
      I3 => \^q\(19),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(1),
      I5 => \mem_reg[41]_0\,
      O => \recv_address_reg[8]_1\
    );
\recv_address[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(28),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0),
      I2 => \^q\(19),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(1),
      I4 => \^q\(20),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2),
      O => \recv_address_reg[8]_2\
    );
\recv_counter[3][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => recv_state_1(0),
      I3 => recv_state_1(1),
      I4 => write_R_reg_0,
      I5 => channel_nr_4(0),
      O => \recv_counter_reg[2][0]\
    );
\recv_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF7F0"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => recv_state_1(0),
      I3 => write_R_reg_0,
      I4 => recv_state_1(1),
      O => \recv_state_reg[0]\
    );
\recv_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF8F0"
    )
        port map (
      I0 => \^q\(39),
      I1 => \^q\(38),
      I2 => recv_state_1(0),
      I3 => write_R_reg_0,
      I4 => recv_state_1(1),
      O => \recv_state_reg[1]\
    );
\write_R_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(39),
      I1 => \ctrl_cycle_reg[1]\(1),
      I2 => \ctrl_cycle_reg[1]\(0),
      O => write_R_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \msg_length_reg_reg[4][6]\ : out STD_LOGIC;
    \msg_length_reg_reg[0][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[5][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[1][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][6]_0\ : out STD_LOGIC;
    \msg_length_reg_reg[2][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[7][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[3][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    channel_nr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[6][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_state_reg[1]\ : out STD_LOGIC;
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \Outport[6]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    write_R_reg : out STD_LOGIC;
    \toggle_bits_noc_side_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_ARESETN : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    recv_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_reg[45]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\ : in STD_LOGIC;
    toggle_address_noc_side : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_R_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\ : in STD_LOGIC;
    \ctrl_cycle_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_cycle_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[64]\ : in STD_LOGIC_VECTOR ( 56 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18 is
  signal \^outport[6]\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \To_Res[0]_10\ : STD_LOGIC_VECTOR ( 64 downto 15 );
  signal \^channel_nr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^msg_length_reg_reg[4][6]\ : STD_LOGIC;
  signal \recv_address[8]_i_24_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_27_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_37_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_44_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_8_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_9_n_0\ : STD_LOGIC;
  signal \^recv_address_reg[7]\ : STD_LOGIC;
  signal \^recv_counter_reg[2][6]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_reg[11]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_reg[12]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_reg[13]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_reg[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_reg[15]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_reg[16]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_reg[17]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_reg[18]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_reg[19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_reg[20]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_reg[21]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_reg[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_reg[23]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_reg[24]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_reg[25]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \data_reg[26]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_reg[27]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \data_reg[28]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_reg[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_reg[30]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_reg[31]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \data_reg[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_reg[9]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \msg_length_reg[0][6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \msg_length_reg[1][6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \msg_length_reg[2][6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \msg_length_reg[3][6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \msg_length_reg[4][6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \msg_length_reg[5][6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \msg_length_reg[6][6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \msg_length_reg[7][6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \recv_state[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \recv_state[1]_i_1\ : label is "soft_lutpair2";
begin
  \Outport[6]\(37 downto 0) <= \^outport[6]\(37 downto 0);
  channel_nr(0) <= \^channel_nr\(0);
  \msg_length_reg_reg[4][6]\ <= \^msg_length_reg_reg[4][6]\;
  \recv_address_reg[7]\ <= \^recv_address_reg[7]\;
  \recv_counter_reg[2][6]_0\ <= \^recv_counter_reg[2][6]_0\;
\data_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(10),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(2)
    );
\data_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(11),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(3)
    );
\data_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(12),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(4)
    );
\data_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(13),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(5)
    );
\data_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(14),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(6)
    );
\data_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(15),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(7)
    );
\data_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(16),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(8)
    );
\data_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(17),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(9)
    );
\data_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(18),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(10)
    );
\data_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(19),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(11)
    );
\data_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(20),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(12)
    );
\data_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(21),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(13)
    );
\data_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(22),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(14)
    );
\data_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(23),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(15)
    );
\data_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(24),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(16)
    );
\data_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(25),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(17)
    );
\data_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(26),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(18)
    );
\data_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(27),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(19)
    );
\data_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(28),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(20)
    );
\data_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(29),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(21)
    );
\data_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(30),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(22)
    );
\data_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[0]_10\(31),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(23)
    );
\data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(8),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(0)
    );
\data_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^outport[6]\(9),
      I1 => \To_Res[0]_10\(63),
      I2 => \To_Res[0]_10\(64),
      O => D(1)
    );
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(0),
      Q => \^outport[6]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(10),
      Q => \^outport[6]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(11),
      Q => \^outport[6]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(12),
      Q => \^outport[6]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(13),
      Q => \^outport[6]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(14),
      Q => \^outport[6]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(15),
      Q => \To_Res[0]_10\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(16),
      Q => \To_Res[0]_10\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(17),
      Q => \To_Res[0]_10\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(18),
      Q => \To_Res[0]_10\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(19),
      Q => \To_Res[0]_10\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(1),
      Q => \^outport[6]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(20),
      Q => \To_Res[0]_10\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(21),
      Q => \To_Res[0]_10\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(22),
      Q => \To_Res[0]_10\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(23),
      Q => \To_Res[0]_10\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(24),
      Q => \To_Res[0]_10\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(25),
      Q => \To_Res[0]_10\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(26),
      Q => \To_Res[0]_10\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(27),
      Q => \To_Res[0]_10\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(28),
      Q => \To_Res[0]_10\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(29),
      Q => \To_Res[0]_10\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(2),
      Q => \^outport[6]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(30),
      Q => \To_Res[0]_10\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(31),
      Q => \To_Res[0]_10\(31),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(3),
      Q => \^outport[6]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(32),
      Q => \^outport[6]\(15),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(33),
      Q => \^outport[6]\(16),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(34),
      Q => \^outport[6]\(17),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(35),
      Q => \^outport[6]\(18),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(36),
      Q => \^outport[6]\(19),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(37),
      Q => \^outport[6]\(20),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(38),
      Q => \^outport[6]\(21),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(39),
      Q => \^outport[6]\(22),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(40),
      Q => \^outport[6]\(23),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(41),
      Q => \^outport[6]\(24),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(4),
      Q => \^outport[6]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(42),
      Q => \^outport[6]\(25),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(43),
      Q => \^outport[6]\(26),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(44),
      Q => \^outport[6]\(27),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(45),
      Q => \^outport[6]\(28),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(46),
      Q => \^outport[6]\(29),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(47),
      Q => \^outport[6]\(30),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(48),
      Q => \^outport[6]\(31),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(49),
      Q => \^outport[6]\(32),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(50),
      Q => \^outport[6]\(33),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(51),
      Q => \^outport[6]\(34),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(5),
      Q => \^outport[6]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(52),
      Q => \^outport[6]\(35),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(53),
      Q => \^outport[6]\(36),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(54),
      Q => \^outport[6]\(37),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(55),
      Q => \To_Res[0]_10\(63),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(56),
      Q => \To_Res[0]_10\(64),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(6),
      Q => \^outport[6]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(7),
      Q => \^outport[6]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(8),
      Q => \^outport[6]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \ctrl_cycle_reg[0]\(0),
      D => \G0.mem_reg[64]\(9),
      Q => \^outport[6]\(9),
      R => SR(0)
    );
\msg_length_reg[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^msg_length_reg_reg[4][6]\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => \msg_length_reg_reg[0][6]\(0)
    );
\msg_length_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^msg_length_reg_reg[4][6]\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => \msg_length_reg_reg[1][6]\(0)
    );
\msg_length_reg[2][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^recv_counter_reg[2][6]_0\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => \msg_length_reg_reg[2][6]\(0)
    );
\msg_length_reg[3][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^recv_counter_reg[2][6]_0\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => \msg_length_reg_reg[3][6]\(0)
    );
\msg_length_reg[4][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^msg_length_reg_reg[4][6]\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => E(0)
    );
\msg_length_reg[5][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^msg_length_reg_reg[4][6]\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => \msg_length_reg_reg[5][6]\(0)
    );
\msg_length_reg[6][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => toggle_address_noc_side(0),
      I2 => \^recv_counter_reg[2][6]_0\,
      O => \msg_length_reg_reg[6][6]\(0)
    );
\msg_length_reg[7][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^recv_counter_reg[2][6]_0\,
      I2 => \toggle_bits_noc_side_reg[2]\(0),
      O => \msg_length_reg_reg[7][6]\(0)
    );
\recv_address[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000400FF0000"
    )
        port map (
      I0 => \recv_address[8]_i_3_n_0\,
      I1 => \recv_address[8]_i_4_n_0\,
      I2 => \mem_reg[45]_0\,
      I3 => \recv_address[8]_i_8_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\,
      O => \^recv_address_reg[7]\
    );
\recv_address[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_27_n_0\,
      I1 => \^outport[6]\(23),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(0),
      I3 => \^outport[6]\(26),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      O => \recv_address_reg[8]_3\
    );
\recv_address[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^outport[6]\(27),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(0),
      I3 => \^outport[6]\(15),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(1),
      I5 => \^outport[6]\(16),
      O => \recv_address_reg[8]_1\
    );
\recv_address[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_37_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(1),
      I2 => \^outport[6]\(19),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(1),
      I4 => \^outport[6]\(24),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\,
      O => \recv_address[8]_i_24_n_0\
    );
\recv_address[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^outport[6]\(19),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(1),
      I2 => \^outport[6]\(24),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(1),
      O => \recv_address[8]_i_27_n_0\
    );
\recv_address[8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^outport[6]\(24),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(1),
      I2 => \^outport[6]\(25),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(2),
      I4 => \recv_address[8]_i_44_n_0\,
      O => \recv_address_reg[8]_2\
    );
\recv_address[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000004FF"
    )
        port map (
      I0 => \recv_address[8]_i_3_n_0\,
      I1 => \recv_address[8]_i_4_n_0\,
      I2 => \mem_reg[45]_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\,
      I5 => \recv_address[8]_i_8_n_0\,
      O => \^channel_nr\(0)
    );
\recv_address[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_9_n_0\,
      I1 => \^outport[6]\(15),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(0),
      I3 => \^outport[6]\(29),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(4),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\,
      O => \recv_address[8]_i_3_n_0\
    );
\recv_address[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^outport[6]\(17),
      I1 => Q(0),
      I2 => \^outport[6]\(20),
      I3 => Q(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1),
      I5 => \^outport[6]\(26),
      O => \recv_address_reg[8]_0\
    );
\recv_address[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^outport[6]\(21),
      I1 => Q(2),
      I2 => \^outport[6]\(25),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(0),
      O => \recv_address_reg[8]\
    );
\recv_address[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^outport[6]\(30),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(0),
      I3 => \^outport[6]\(15),
      O => \recv_address[8]_i_37_n_0\
    );
\recv_address[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^outport[6]\(27),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3),
      I2 => \^outport[6]\(29),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(4),
      I4 => \^outport[6]\(30),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5),
      O => \recv_address[8]_i_4_n_0\
    );
\recv_address[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^outport[6]\(22),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(2),
      I3 => \^outport[6]\(26),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(2),
      I5 => \^outport[6]\(20),
      O => \recv_address_reg[7]_0\
    );
\recv_address[8]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^outport[6]\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(0),
      I2 => \^outport[6]\(18),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2),
      O => \recv_address[8]_i_44_n_0\
    );
\recv_address[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051000051"
    )
        port map (
      I0 => \recv_address[8]_i_24_n_0\,
      I1 => \^outport[6]\(30),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(0),
      I4 => \^outport[6]\(23),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\,
      O => \recv_address[8]_i_8_n_0\
    );
\recv_address[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^outport[6]\(30),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5),
      I2 => \^outport[6]\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2),
      O => \recv_address[8]_i_9_n_0\
    );
\recv_counter[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \To_Res[0]_10\(64),
      I2 => \To_Res[0]_10\(63),
      I3 => recv_state(0),
      I4 => recv_state(1),
      I5 => write_R_reg_1,
      O => \^msg_length_reg_reg[4][6]\
    );
\recv_counter[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F01010"
    )
        port map (
      I0 => \^recv_address_reg[7]\,
      I1 => \^recv_counter_reg[2][6]_0\,
      I2 => S_AXI_0_ARESETN,
      I3 => write_R_reg_0,
      I4 => recv_state(1),
      O => \recv_counter_reg[2][6]\(0)
    );
\recv_counter[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \To_Res[0]_10\(64),
      I1 => \To_Res[0]_10\(63),
      I2 => recv_state(0),
      I3 => recv_state(1),
      I4 => write_R_reg_1,
      I5 => \^channel_nr\(0),
      O => \^recv_counter_reg[2][6]_0\
    );
\recv_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF7F0"
    )
        port map (
      I0 => \To_Res[0]_10\(64),
      I1 => \To_Res[0]_10\(63),
      I2 => recv_state(0),
      I3 => write_R_reg_1,
      I4 => recv_state(1),
      O => \recv_state_reg[0]\
    );
\recv_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF8F0"
    )
        port map (
      I0 => \To_Res[0]_10\(64),
      I1 => \To_Res[0]_10\(63),
      I2 => recv_state(0),
      I3 => write_R_reg_1,
      I4 => recv_state(1),
      O => \recv_state_reg[1]\
    );
write_R_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \To_Res[0]_10\(64),
      I1 => \ctrl_cycle_reg[1]\(1),
      I2 => \ctrl_cycle_reg[1]\(0),
      O => write_R_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7 is
  port (
    \recv_state_reg[1]\ : out STD_LOGIC;
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_counter_reg[0][0]\ : out STD_LOGIC;
    channel_nr_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    write_R_reg : out STD_LOGIC;
    recv_state_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_R_reg_0 : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_reg[47]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ctrl_cycle_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 56 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \To_Res[3]_26\ : STD_LOGIC_VECTOR ( 64 downto 15 );
  signal \^channel_nr_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \recv_address[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_11__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_27__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_33__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_34__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_38__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_39__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_45__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_9__2_n_0\ : STD_LOGIC;
  signal \^recv_address_reg[8]\ : STD_LOGIC;
  signal \^recv_address_reg[8]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[10]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_reg[11]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \data_reg[12]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_reg[13]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \data_reg[14]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_reg[15]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_reg[16]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_reg[17]_i_1__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_reg[18]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_reg[19]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_reg[20]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_reg[21]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_reg[22]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_reg[23]_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_reg[24]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_reg[25]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_reg[26]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_reg[27]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_reg[28]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_reg[29]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_reg[30]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_reg[31]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_reg[8]_i_1__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_reg[9]_i_1__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \recv_state[0]_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \recv_state[1]_i_1__2\ : label is "soft_lutpair72";
begin
  Q(37 downto 0) <= \^q\(37 downto 0);
  channel_nr_0(0) <= \^channel_nr_0\(0);
  \recv_address_reg[8]\ <= \^recv_address_reg[8]\;
  \recv_address_reg[8]_0\ <= \^recv_address_reg[8]_0\;
\data_reg[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(10),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(2)
    );
\data_reg[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(11),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(3)
    );
\data_reg[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(12),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(4)
    );
\data_reg[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(13),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(5)
    );
\data_reg[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(14),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(6)
    );
\data_reg[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(15),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(7)
    );
\data_reg[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(16),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(8)
    );
\data_reg[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(17),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(9)
    );
\data_reg[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(18),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(10)
    );
\data_reg[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(19),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(11)
    );
\data_reg[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(20),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(12)
    );
\data_reg[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(21),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(13)
    );
\data_reg[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(22),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(14)
    );
\data_reg[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(23),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(15)
    );
\data_reg[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(24),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(16)
    );
\data_reg[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(25),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(17)
    );
\data_reg[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(26),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(18)
    );
\data_reg[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(27),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(19)
    );
\data_reg[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(28),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(20)
    );
\data_reg[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(29),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(21)
    );
\data_reg[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(30),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(22)
    );
\data_reg[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \To_Res[3]_26\(31),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(23)
    );
\data_reg[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(0)
    );
\data_reg[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \To_Res[3]_26\(63),
      I2 => \To_Res[3]_26\(64),
      O => \data_reg_reg[31]\(1)
    );
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \To_Res[3]_26\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \To_Res[3]_26\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \To_Res[3]_26\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \To_Res[3]_26\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \To_Res[3]_26\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \To_Res[3]_26\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \To_Res[3]_26\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \To_Res[3]_26\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \To_Res[3]_26\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \To_Res[3]_26\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \To_Res[3]_26\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \To_Res[3]_26\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \To_Res[3]_26\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \To_Res[3]_26\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \To_Res[3]_26\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \To_Res[3]_26\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \To_Res[3]_26\(31),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \^q\(15),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \^q\(16),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \^q\(17),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \^q\(18),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \^q\(19),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \^q\(20),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \^q\(21),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \^q\(22),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \^q\(23),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \^q\(24),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \^q\(25),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \^q\(26),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \^q\(27),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \^q\(28),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \^q\(29),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \^q\(30),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \^q\(31),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \^q\(32),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \^q\(33),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \^q\(34),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \^q\(35),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \^q\(36),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \^q\(37),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \To_Res[3]_26\(63),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \To_Res[3]_26\(64),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\recv_address[8]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^q\(22),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(0),
      I3 => \^q\(23),
      I4 => \recv_address[8]_i_34__2_n_0\,
      O => \recv_address[8]_i_10__2_n_0\
    );
\recv_address[8]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^q\(16),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3),
      I3 => \^q\(22),
      I4 => \^q\(18),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(2),
      O => \recv_address[8]_i_11__2_n_0\
    );
\recv_address[8]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_38__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(1),
      I3 => \^q\(26),
      I4 => \^q\(18),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(2),
      O => \recv_address_reg[7]_0\
    );
\recv_address[8]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_39__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(2),
      I2 => \^q\(27),
      I3 => \^q\(15),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(0),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\,
      O => \recv_address_reg[7]\
    );
\recv_address[8]_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(21),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(1),
      I3 => \^q\(25),
      O => \recv_address[8]_i_27__2_n_0\
    );
\recv_address[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \^recv_address_reg[8]\,
      I1 => \^recv_address_reg[8]_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\,
      O => \^channel_nr_0\(0)
    );
\recv_address[8]_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(30),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(2),
      I3 => \^q\(29),
      O => \recv_address[8]_i_33__2_n_0\
    );
\recv_address[8]_i_34__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(29),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(2),
      I2 => \^q\(27),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(1),
      O => \recv_address[8]_i_34__2_n_0\
    );
\recv_address[8]_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(26),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3),
      I3 => \^q\(20),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(1),
      I5 => \^q\(17),
      O => \recv_address[8]_i_38__2_n_0\
    );
\recv_address[8]_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(0),
      I2 => \^q\(29),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3),
      O => \recv_address[8]_i_39__2_n_0\
    );
\recv_address[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEBEFFBE"
    )
        port map (
      I0 => \recv_address[8]_i_7__2_n_0\,
      I1 => \^q\(30),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(3),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(2),
      I4 => \^q\(27),
      I5 => \mem_reg[47]_0\,
      O => \^recv_address_reg[8]\
    );
\recv_address[8]_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(1),
      I1 => \^q\(28),
      I2 => \^q\(23),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(0),
      I4 => \recv_address[8]_i_45__1_n_0\,
      O => \recv_address_reg[7]_1\
    );
\recv_address[8]_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^q\(15),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\(1),
      I3 => \^q\(16),
      O => \recv_address[8]_i_45__1_n_0\
    );
\recv_address[8]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \recv_address[8]_i_9__2_n_0\,
      I1 => \recv_address[8]_i_10__2_n_0\,
      I2 => \recv_address[8]_i_11__2_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Enable]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\,
      O => \^recv_address_reg[8]_0\
    );
\recv_address[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(23),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(0),
      I2 => \^q\(16),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(0),
      I4 => \recv_address[8]_i_27__2_n_0\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\,
      O => \recv_address[8]_i_7__2_n_0\
    );
\recv_address[8]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(0),
      I1 => \^q\(16),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(1),
      I3 => \^q\(17),
      I4 => \recv_address[8]_i_33__2_n_0\,
      O => \recv_address[8]_i_9__2_n_0\
    );
\recv_counter[1][6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^channel_nr_0\(0),
      I1 => \To_Res[3]_26\(64),
      I2 => \To_Res[3]_26\(63),
      I3 => recv_state_3(0),
      I4 => recv_state_3(1),
      I5 => write_R_reg_0,
      O => \recv_counter_reg[0][0]\
    );
\recv_counter[3][6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \To_Res[3]_26\(64),
      I1 => \To_Res[3]_26\(63),
      I2 => recv_state_3(0),
      I3 => recv_state_3(1),
      I4 => write_R_reg_0,
      I5 => \^channel_nr_0\(0),
      O => \recv_counter_reg[2][0]\
    );
\recv_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF7F0"
    )
        port map (
      I0 => \To_Res[3]_26\(64),
      I1 => \To_Res[3]_26\(63),
      I2 => recv_state_3(0),
      I3 => write_R_reg_0,
      I4 => recv_state_3(1),
      O => \recv_state_reg[0]\
    );
\recv_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FF8F0"
    )
        port map (
      I0 => \To_Res[3]_26\(64),
      I1 => \To_Res[3]_26\(63),
      I2 => recv_state_3(0),
      I3 => write_R_reg_0,
      I4 => recv_state_3(1),
      O => \recv_state_reg[1]\
    );
\write_R_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \To_Res[3]_26\(64),
      I1 => \ctrl_cycle_reg[1]\(1),
      I2 => \ctrl_cycle_reg[1]\(0),
      O => write_R_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9 is
  port (
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9 : entity is "NoC_Mesh_3D_Nostrum_Switch_xmitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9 is
begin
\mem_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(0),
      Q => \G0.mem_reg[64]\(0),
      R => SR(0)
    );
\mem_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(10),
      Q => \G0.mem_reg[64]\(10),
      R => SR(0)
    );
\mem_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(11),
      Q => \G0.mem_reg[64]\(11),
      R => SR(0)
    );
\mem_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(12),
      Q => \G0.mem_reg[64]\(12),
      R => SR(0)
    );
\mem_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(13),
      Q => \G0.mem_reg[64]\(13),
      R => SR(0)
    );
\mem_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(14),
      Q => \G0.mem_reg[64]\(14),
      R => SR(0)
    );
\mem_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(15),
      Q => \G0.mem_reg[64]\(15),
      R => SR(0)
    );
\mem_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(16),
      Q => \G0.mem_reg[64]\(16),
      R => SR(0)
    );
\mem_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(17),
      Q => \G0.mem_reg[64]\(17),
      R => SR(0)
    );
\mem_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(18),
      Q => \G0.mem_reg[64]\(18),
      R => SR(0)
    );
\mem_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(19),
      Q => \G0.mem_reg[64]\(19),
      R => SR(0)
    );
\mem_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(1),
      Q => \G0.mem_reg[64]\(1),
      R => SR(0)
    );
\mem_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(20),
      Q => \G0.mem_reg[64]\(20),
      R => SR(0)
    );
\mem_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(21),
      Q => \G0.mem_reg[64]\(21),
      R => SR(0)
    );
\mem_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(22),
      Q => \G0.mem_reg[64]\(22),
      R => SR(0)
    );
\mem_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(23),
      Q => \G0.mem_reg[64]\(23),
      R => SR(0)
    );
\mem_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(24),
      Q => \G0.mem_reg[64]\(24),
      R => SR(0)
    );
\mem_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(25),
      Q => \G0.mem_reg[64]\(25),
      R => SR(0)
    );
\mem_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(26),
      Q => \G0.mem_reg[64]\(26),
      R => SR(0)
    );
\mem_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(27),
      Q => \G0.mem_reg[64]\(27),
      R => SR(0)
    );
\mem_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(28),
      Q => \G0.mem_reg[64]\(28),
      R => SR(0)
    );
\mem_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(29),
      Q => \G0.mem_reg[64]\(29),
      R => SR(0)
    );
\mem_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(2),
      Q => \G0.mem_reg[64]\(2),
      R => SR(0)
    );
\mem_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(30),
      Q => \G0.mem_reg[64]\(30),
      R => SR(0)
    );
\mem_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(31),
      Q => \G0.mem_reg[64]\(31),
      R => SR(0)
    );
\mem_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(32),
      Q => \G0.mem_reg[64]\(32),
      R => SR(0)
    );
\mem_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(33),
      Q => \G0.mem_reg[64]\(33),
      R => SR(0)
    );
\mem_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(3),
      Q => \G0.mem_reg[64]\(3),
      R => SR(0)
    );
\mem_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(34),
      Q => \G0.mem_reg[64]\(34),
      R => SR(0)
    );
\mem_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(35),
      Q => \G0.mem_reg[64]\(35),
      R => SR(0)
    );
\mem_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(36),
      Q => \G0.mem_reg[64]\(36),
      R => SR(0)
    );
\mem_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(37),
      Q => \G0.mem_reg[64]\(37),
      R => SR(0)
    );
\mem_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(38),
      Q => \G0.mem_reg[64]\(38),
      R => SR(0)
    );
\mem_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(39),
      Q => \G0.mem_reg[64]\(39),
      R => SR(0)
    );
\mem_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(40),
      Q => \G0.mem_reg[64]\(40),
      R => SR(0)
    );
\mem_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(41),
      Q => \G0.mem_reg[64]\(41),
      R => SR(0)
    );
\mem_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(42),
      Q => \G0.mem_reg[64]\(42),
      R => SR(0)
    );
\mem_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(43),
      Q => \G0.mem_reg[64]\(43),
      R => SR(0)
    );
\mem_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(4),
      Q => \G0.mem_reg[64]\(4),
      R => SR(0)
    );
\mem_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(44),
      Q => \G0.mem_reg[64]\(44),
      R => SR(0)
    );
\mem_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(45),
      Q => \G0.mem_reg[64]\(45),
      R => SR(0)
    );
\mem_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(46),
      Q => \G0.mem_reg[64]\(46),
      R => SR(0)
    );
\mem_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(47),
      Q => \G0.mem_reg[64]\(47),
      R => SR(0)
    );
\mem_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(48),
      Q => \G0.mem_reg[64]\(48),
      R => SR(0)
    );
\mem_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(49),
      Q => \G0.mem_reg[64]\(49),
      R => SR(0)
    );
\mem_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(50),
      Q => \G0.mem_reg[64]\(50),
      R => SR(0)
    );
\mem_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(51),
      Q => \G0.mem_reg[64]\(51),
      R => SR(0)
    );
\mem_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(52),
      Q => \G0.mem_reg[64]\(52),
      R => SR(0)
    );
\mem_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(53),
      Q => \G0.mem_reg[64]\(53),
      R => SR(0)
    );
\mem_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(5),
      Q => \G0.mem_reg[64]\(5),
      R => SR(0)
    );
\mem_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(54),
      Q => \G0.mem_reg[64]\(54),
      R => SR(0)
    );
\mem_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(55),
      Q => \G0.mem_reg[64]\(55),
      R => SR(0)
    );
\mem_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(56),
      Q => \G0.mem_reg[64]\(56),
      R => SR(0)
    );
\mem_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(57),
      Q => \G0.mem_reg[64]\(57),
      R => SR(0)
    );
\mem_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(58),
      Q => \G0.mem_reg[64]\(58),
      R => SR(0)
    );
\mem_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(6),
      Q => \G0.mem_reg[64]\(6),
      R => SR(0)
    );
\mem_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(7),
      Q => \G0.mem_reg[64]\(7),
      R => SR(0)
    );
\mem_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(8),
      Q => \G0.mem_reg[64]\(8),
      R => SR(0)
    );
\mem_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => D(9),
      Q => \G0.mem_reg[64]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc is
  port (
    old_heartbeat_0 : out STD_LOGIC;
    old_GlobalSync_reg_0 : out STD_LOGIC;
    recv_buffer_write_reg_0 : out STD_LOGIC;
    \channel_status_reg[1][1]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \send_counter_reg[0]_0\ : out STD_LOGIC;
    \send_counter_reg[0]_1\ : out STD_LOGIC;
    NoC_Irq_0 : out STD_LOGIC;
    setup : out STD_LOGIC;
    \channel_nr_reg[2]_0\ : out STD_LOGIC;
    synchronize_flag : out STD_LOGIC;
    mem_address : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    send_buffer_address : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \G_send_channels_1.send_channel_info_reg[0][Enable]_0\ : out STD_LOGIC;
    synchronize_flag_reg_0 : out STD_LOGIC;
    O1146 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    dap_rni_select_reg : out STD_LOGIC;
    \rni_readdata_delayed_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rni_readdata_delayed_reg[0]\ : out STD_LOGIC;
    slave_address : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    rni_chipselect6_out : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[0]_0\ : out STD_LOGIC;
    \channel_nr_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_bits_noc_side_reg[2]_0\ : out STD_LOGIC;
    toggle_address_noc_side : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_5\ : out STD_LOGIC;
    \recv_address_reg[8]_6\ : out STD_LOGIC;
    \recv_address_reg[7]_4\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \recv_address_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]_6\ : out STD_LOGIC;
    \channel_status_reg[1][0]_0\ : out STD_LOGIC;
    \channel_status_reg[2][0]_0\ : out STD_LOGIC;
    slave_irq0 : out STD_LOGIC;
    slave_irq0_0 : out STD_LOGIC;
    slave_irq0_1 : out STD_LOGIC;
    RAM_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAM_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    \heartbeat_generator.setup_reg_0\ : in STD_LOGIC;
    \FSM_sequential_xmit_state_reg[2]_0\ : in STD_LOGIC;
    \heartbeat_generator.GlobalSync_retimed_reg_0\ : in STD_LOGIC;
    \heartbeat_generator.setup_reg_1\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    old_GlobalSync_reg_1 : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    write_R_reg_1 : in STD_LOGIC;
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_ARESETN : in STD_LOGIC;
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \mem_reg[64]_1\ : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC;
    axi_awready_reg_1 : in STD_LOGIC;
    \recv_state_reg[0]_0\ : in STD_LOGIC;
    write_R_reg_2 : in STD_LOGIC;
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    axi_awready_reg_2 : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    \mem_reg[46]\ : in STD_LOGIC;
    \Outport[6]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[47]\ : in STD_LOGIC;
    \mem_reg[52]\ : in STD_LOGIC;
    \mem_reg[49]\ : in STD_LOGIC;
    \mem_reg[48]\ : in STD_LOGIC;
    old_heartbeat : in STD_LOGIC;
    old_heartbeat_2 : in STD_LOGIC;
    old_heartbeat_3 : in STD_LOGIC;
    axi_awready_reg_3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mem_reg[64]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_bits_noc_side_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_xmit_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \Flit_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_2_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_3_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_4_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_5_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_2_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_2_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_3_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_2_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_3_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_4_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_2_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_4_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_5_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_6_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[5]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[6]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][EW]\ : STD_LOGIC;
  signal \^g_send_channels_1.send_channel_info_reg[0][enable]_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][NS]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal MSG_type14_out : STD_LOGIC;
  signal MSG_type_i_1_n_0 : STD_LOGIC;
  signal \^o1146\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal active_send_channel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr_reg[2]_0\ : STD_LOGIC;
  signal \channel_status[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_status_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_status_reg[1][0]_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]_0\ : STD_LOGIC;
  signal \channel_status_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_status_reg[2][0]_0\ : STD_LOGIC;
  signal \channel_status_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \clock_tick[0]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_5_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_2_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_3_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_4_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_5_n_0\ : STD_LOGIC;
  signal clock_tick_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clock_tick_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \command_queue_in[32]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[32]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \command_queue_mem[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][24]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][28]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][24]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][28]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \command_queue_read_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[2]\ : STD_LOGIC;
  signal command_queue_read_i_1_n_0 : STD_LOGIC;
  signal command_queue_read_i_2_n_0 : STD_LOGIC;
  signal command_queue_read_reg_n_0 : STD_LOGIC;
  signal command_queue_write : STD_LOGIC;
  signal command_queue_write_address : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \command_queue_write_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[1]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \command_queue_write_address__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal command_queue_write_i_3_n_0 : STD_LOGIC;
  signal command_queue_write_i_4_n_0 : STD_LOGIC;
  signal command_queue_write_reg_n_0 : STD_LOGIC;
  signal \^dap_rni_select_reg\ : STD_LOGIC;
  signal \delay[0]_i_1_n_0\ : STD_LOGIC;
  signal \delay[1]_i_1_n_0\ : STD_LOGIC;
  signal \delay[2]_i_1_n_0\ : STD_LOGIC;
  signal \delay[3]_i_1_n_0\ : STD_LOGIC;
  signal \delay[4]_i_1_n_0\ : STD_LOGIC;
  signal \delay[4]_i_2_n_0\ : STD_LOGIC;
  signal \delay[5]_i_1_n_0\ : STD_LOGIC;
  signal \delay[5]_i_2_n_0\ : STD_LOGIC;
  signal \delay[5]_i_3_n_0\ : STD_LOGIC;
  signal \delay[6]_i_1_n_0\ : STD_LOGIC;
  signal \delay[7]_i_1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_2_n_0\ : STD_LOGIC;
  signal \delay[8]_i_3_n_0\ : STD_LOGIC;
  signal \delay[8]_i_4_n_0\ : STD_LOGIC;
  signal \delay[8]_i_5_n_0\ : STD_LOGIC;
  signal \delay__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dest_col : STD_LOGIC;
  signal \dest_col[0]_i_1_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_2_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_3_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_4_n_0\ : STD_LOGIC;
  signal dest_pid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_pid[0]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[0]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_3_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_4_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_5_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_6_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_7_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_8_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_9_n_0\ : STD_LOGIC;
  signal dest_row : STD_LOGIC;
  signal \dest_row[0]_i_1_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_2_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_3_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_6_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_5_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_3_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_4_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_5_n_0\ : STD_LOGIC;
  signal global_clock_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \global_clock_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \global_clock_reg__0\ : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \heartbeat_generator.timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[10]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[11]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[12]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[13]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[14]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[15]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[16]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[17]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[18]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[19]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[20]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[21]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[22]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[23]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[24]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[25]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[26]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[27]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[28]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[29]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_10_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_11_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_12_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_13_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_15_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_16_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_17_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_18_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_19_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_20_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_21_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_23_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_24_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_25_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_26_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_27_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_28_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_29_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_31_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_32_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_33_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_34_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_35_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_36_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_37_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_38_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_40_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_41_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_42_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_43_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_44_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_45_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_47_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_48_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_49_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_50_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_51_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_52_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_53_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_54_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_56_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_57_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_58_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_59_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_60_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_61_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_62_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_64_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_65_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_66_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_67_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_68_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_69_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_71_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_72_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_73_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_74_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_75_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_76_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_77_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_78_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_79_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_7_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_80_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_81_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_82_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_83_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_84_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_85_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_86_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_87_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_88_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_89_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_90_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_91_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_92_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_93_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[30]_i_9_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[4]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[5]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[6]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[7]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[8]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer[9]_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_14_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_14_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_14_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_14_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_22_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_22_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_22_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_22_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_30_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_30_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_30_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_30_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_39_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_39_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_39_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_39_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_46_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_46_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_46_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_46_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_4_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_4_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_4_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_55_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_55_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_55_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_55_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_5_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_5_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_63_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_63_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_63_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_63_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_70_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_70_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_70_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_70_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_8_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_8_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[30]_i_8_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \heartbeat_generator.timer_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \interrupt[0]_i_1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_2_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_3_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_4_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_5_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal interrupt_request_i_1_n_0 : STD_LOGIC;
  signal interrupt_request_reg_n_0 : STD_LOGIC;
  signal \^mem_address\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \minusOp_inferred__1/i_/i__n_0\ : STD_LOGIC;
  signal \msg_length_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[4]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[5]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[6]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[7]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^old_globalsync_reg_0\ : STD_LOGIC;
  signal \^old_heartbeat_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \outport[0]_i_1_n_0\ : STD_LOGIC;
  signal \outport[0]_i_2_n_0\ : STD_LOGIC;
  signal \outport[10]_i_1_n_0\ : STD_LOGIC;
  signal \outport[10]_i_2_n_0\ : STD_LOGIC;
  signal \outport[11]_i_2_n_0\ : STD_LOGIC;
  signal \outport[11]_i_3_n_0\ : STD_LOGIC;
  signal \outport[12]_i_1_n_0\ : STD_LOGIC;
  signal \outport[12]_i_2_n_0\ : STD_LOGIC;
  signal \outport[12]_i_3_n_0\ : STD_LOGIC;
  signal \outport[12]_i_4_n_0\ : STD_LOGIC;
  signal \outport[13]_i_1_n_0\ : STD_LOGIC;
  signal \outport[13]_i_2_n_0\ : STD_LOGIC;
  signal \outport[13]_i_3_n_0\ : STD_LOGIC;
  signal \outport[13]_i_4_n_0\ : STD_LOGIC;
  signal \outport[14]_i_2_n_0\ : STD_LOGIC;
  signal \outport[14]_i_3_n_0\ : STD_LOGIC;
  signal \outport[15]_i_1_n_0\ : STD_LOGIC;
  signal \outport[16]_i_1_n_0\ : STD_LOGIC;
  signal \outport[17]_i_1_n_0\ : STD_LOGIC;
  signal \outport[18]_i_1_n_0\ : STD_LOGIC;
  signal \outport[19]_i_1_n_0\ : STD_LOGIC;
  signal \outport[1]_i_1_n_0\ : STD_LOGIC;
  signal \outport[1]_i_2_n_0\ : STD_LOGIC;
  signal \outport[20]_i_1_n_0\ : STD_LOGIC;
  signal \outport[21]_i_1_n_0\ : STD_LOGIC;
  signal \outport[22]_i_1_n_0\ : STD_LOGIC;
  signal \outport[23]_i_1_n_0\ : STD_LOGIC;
  signal \outport[24]_i_1_n_0\ : STD_LOGIC;
  signal \outport[25]_i_1_n_0\ : STD_LOGIC;
  signal \outport[26]_i_1_n_0\ : STD_LOGIC;
  signal \outport[27]_i_1_n_0\ : STD_LOGIC;
  signal \outport[28]_i_1_n_0\ : STD_LOGIC;
  signal \outport[29]_i_1_n_0\ : STD_LOGIC;
  signal \outport[2]_i_1_n_0\ : STD_LOGIC;
  signal \outport[2]_i_2_n_0\ : STD_LOGIC;
  signal \outport[30]_i_1_n_0\ : STD_LOGIC;
  signal \outport[31]_i_1_n_0\ : STD_LOGIC;
  signal \outport[32]_i_1_n_0\ : STD_LOGIC;
  signal \outport[33]_i_1_n_0\ : STD_LOGIC;
  signal \outport[3]_i_1_n_0\ : STD_LOGIC;
  signal \outport[3]_i_2_n_0\ : STD_LOGIC;
  signal \outport[40]_i_1_n_0\ : STD_LOGIC;
  signal \outport[41]_i_1_n_0\ : STD_LOGIC;
  signal \outport[42]_i_1_n_0\ : STD_LOGIC;
  signal \outport[43]_i_1_n_0\ : STD_LOGIC;
  signal \outport[44]_i_1_n_0\ : STD_LOGIC;
  signal \outport[45]_i_1_n_0\ : STD_LOGIC;
  signal \outport[46]_i_1_n_0\ : STD_LOGIC;
  signal \outport[47]_i_1_n_0\ : STD_LOGIC;
  signal \outport[48]_i_1_n_0\ : STD_LOGIC;
  signal \outport[49]_i_1_n_0\ : STD_LOGIC;
  signal \outport[4]_i_1_n_0\ : STD_LOGIC;
  signal \outport[4]_i_2_n_0\ : STD_LOGIC;
  signal \outport[50]_i_1_n_0\ : STD_LOGIC;
  signal \outport[51]_i_1_n_0\ : STD_LOGIC;
  signal \outport[52]_i_1_n_0\ : STD_LOGIC;
  signal \outport[53]_i_1_n_0\ : STD_LOGIC;
  signal \outport[54]_i_1_n_0\ : STD_LOGIC;
  signal \outport[55]_i_1_n_0\ : STD_LOGIC;
  signal \outport[56]_i_1_n_0\ : STD_LOGIC;
  signal \outport[57]_i_1_n_0\ : STD_LOGIC;
  signal \outport[58]_i_1_n_0\ : STD_LOGIC;
  signal \outport[59]_i_1_n_0\ : STD_LOGIC;
  signal \outport[5]_i_1_n_0\ : STD_LOGIC;
  signal \outport[5]_i_2_n_0\ : STD_LOGIC;
  signal \outport[60]_i_1_n_0\ : STD_LOGIC;
  signal \outport[61]_i_1_n_0\ : STD_LOGIC;
  signal \outport[62]_i_1_n_0\ : STD_LOGIC;
  signal \outport[63]_i_1_n_0\ : STD_LOGIC;
  signal \outport[64]_i_1_n_0\ : STD_LOGIC;
  signal \outport[64]_i_2_n_0\ : STD_LOGIC;
  signal \outport[6]_i_1_n_0\ : STD_LOGIC;
  signal \outport[6]_i_2_n_0\ : STD_LOGIC;
  signal \outport[7]_i_1_n_0\ : STD_LOGIC;
  signal \outport[7]_i_2_n_0\ : STD_LOGIC;
  signal \outport[8]_i_1_n_0\ : STD_LOGIC;
  signal \outport[8]_i_2_n_0\ : STD_LOGIC;
  signal \outport[9]_i_1_n_0\ : STD_LOGIC;
  signal \outport[9]_i_2_n_0\ : STD_LOGIC;
  signal \outport_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \outport_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal \^p_3_in\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \recv_address[8]_i_11_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_13_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_14_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_15_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_16_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_17_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_19_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_20_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_21_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_22_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_23_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_26_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_30_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_31_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_32_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_34_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_35_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_39_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_40_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_41_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_43_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_45_n_0\ : STD_LOGIC;
  signal \^recv_address_reg[7]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[7]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[7]_4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^recv_address_reg[7]_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^recv_address_reg[8]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^recv_address_reg[8]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal recv_buffer_write_i_1_n_0 : STD_LOGIC;
  signal \^recv_buffer_write_reg_0\ : STD_LOGIC;
  signal \recv_channel_info[2][Source]\ : STD_LOGIC;
  signal \recv_counter[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \recv_counter[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_4_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_5_n_0\ : STD_LOGIC;
  signal \recv_counter[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_4_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_5_n_0\ : STD_LOGIC;
  signal \recv_counter[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_5_n_0\ : STD_LOGIC;
  signal \recv_counter_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rni_chipselect6_out\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_10_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_11_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_12_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_13_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_14_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_15_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_5_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_6_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[10]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[11]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[12]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[13]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[14]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[15]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[16]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[17]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[18]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[19]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_5_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[20]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[21]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[22]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[23]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[24]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[25]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[26]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[27]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[28]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[29]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_5_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[30]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_5_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_5_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_6_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_7_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[7]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[8]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[9]_i_2_n_0\ : STD_LOGIC;
  signal \^rni_readdata_delayed_reg[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \^send_buffer_address\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \send_channel_info[2][Enable]\ : STD_LOGIC;
  signal send_clock10_out : STD_LOGIC;
  signal \send_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_4_n_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_1\ : STD_LOGIC;
  signal \^setup\ : STD_LOGIC;
  signal \^slave_address\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slave_irq0_2 : STD_LOGIC;
  signal \src_buffer[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_buffer[1]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_1_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_2_n_0\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[2]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[3]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[4]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[5]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[6]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[7]\ : STD_LOGIC;
  signal \^synchronize_flag\ : STD_LOGIC;
  signal synchronize_flag_i_10_n_0 : STD_LOGIC;
  signal synchronize_flag_i_11_n_0 : STD_LOGIC;
  signal synchronize_flag_i_12_n_0 : STD_LOGIC;
  signal synchronize_flag_i_14_n_0 : STD_LOGIC;
  signal synchronize_flag_i_15_n_0 : STD_LOGIC;
  signal synchronize_flag_i_16_n_0 : STD_LOGIC;
  signal synchronize_flag_i_17_n_0 : STD_LOGIC;
  signal synchronize_flag_i_19_n_0 : STD_LOGIC;
  signal synchronize_flag_i_20_n_0 : STD_LOGIC;
  signal synchronize_flag_i_21_n_0 : STD_LOGIC;
  signal synchronize_flag_i_22_n_0 : STD_LOGIC;
  signal synchronize_flag_i_24_n_0 : STD_LOGIC;
  signal synchronize_flag_i_25_n_0 : STD_LOGIC;
  signal synchronize_flag_i_26_n_0 : STD_LOGIC;
  signal synchronize_flag_i_27_n_0 : STD_LOGIC;
  signal synchronize_flag_i_29_n_0 : STD_LOGIC;
  signal synchronize_flag_i_30_n_0 : STD_LOGIC;
  signal synchronize_flag_i_31_n_0 : STD_LOGIC;
  signal synchronize_flag_i_32_n_0 : STD_LOGIC;
  signal synchronize_flag_i_34_n_0 : STD_LOGIC;
  signal synchronize_flag_i_35_n_0 : STD_LOGIC;
  signal synchronize_flag_i_36_n_0 : STD_LOGIC;
  signal synchronize_flag_i_37_n_0 : STD_LOGIC;
  signal synchronize_flag_i_39_n_0 : STD_LOGIC;
  signal synchronize_flag_i_40_n_0 : STD_LOGIC;
  signal synchronize_flag_i_41_n_0 : STD_LOGIC;
  signal synchronize_flag_i_42_n_0 : STD_LOGIC;
  signal synchronize_flag_i_44_n_0 : STD_LOGIC;
  signal synchronize_flag_i_45_n_0 : STD_LOGIC;
  signal synchronize_flag_i_46_n_0 : STD_LOGIC;
  signal synchronize_flag_i_47_n_0 : STD_LOGIC;
  signal synchronize_flag_i_49_n_0 : STD_LOGIC;
  signal synchronize_flag_i_50_n_0 : STD_LOGIC;
  signal synchronize_flag_i_51_n_0 : STD_LOGIC;
  signal synchronize_flag_i_52_n_0 : STD_LOGIC;
  signal synchronize_flag_i_53_n_0 : STD_LOGIC;
  signal synchronize_flag_i_54_n_0 : STD_LOGIC;
  signal synchronize_flag_i_55_n_0 : STD_LOGIC;
  signal synchronize_flag_i_56_n_0 : STD_LOGIC;
  signal synchronize_flag_i_5_n_0 : STD_LOGIC;
  signal synchronize_flag_i_6_n_0 : STD_LOGIC;
  signal synchronize_flag_i_7_n_0 : STD_LOGIC;
  signal synchronize_flag_i_9_n_0 : STD_LOGIC;
  signal \^synchronize_flag_reg_0\ : STD_LOGIC;
  signal synchronize_flag_reg_i_13_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_13_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_13_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_13_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_18_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_18_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_18_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_18_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_23_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_23_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_23_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_23_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_28_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_28_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_28_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_28_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_33_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_33_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_33_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_33_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_38_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_38_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_38_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_38_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_3_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_3_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_43_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_43_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_43_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_43_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_48_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_48_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_48_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_48_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_4_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_4_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_4_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_4_n_3 : STD_LOGIC;
  signal synchronize_flag_reg_i_8_n_0 : STD_LOGIC;
  signal synchronize_flag_reg_i_8_n_1 : STD_LOGIC;
  signal synchronize_flag_reg_i_8_n_2 : STD_LOGIC;
  signal synchronize_flag_reg_i_8_n_3 : STD_LOGIC;
  signal timer : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal toggle_address_cpu_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_address_noc_side\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \toggle_bits_cpu_side[0]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_3_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_4_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_2_n_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[0]_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_3_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_3_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_2_n_0\ : STD_LOGIC;
  signal \^toggle_bits_noc_side_reg[2]_0\ : STD_LOGIC;
  signal \NLW_clock_tick_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_global_clock_reg[36]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_heartbeat_generator.timer_reg[30]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_synchronize_flag_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_38_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_synchronize_flag_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_xmit_state[1]_i_4\ : label is "soft_lutpair135";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_xmit_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \Flit_id[2]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Flit_id[3]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Flit_id[5]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \G_recv_channels_1.recv_channel_info[1][Enable]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of MSG_type_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_8\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_9\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \channel_status[1][0]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_7\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \channel_status[3][0]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_7\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_6__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_6__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \channel_status[7][0]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \channel_status[7][1]_i_4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \command_queue_mem[0][0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \command_queue_mem[0][12]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \command_queue_mem[0][13]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \command_queue_mem[0][1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \command_queue_mem[0][24]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \command_queue_mem[0][28]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \command_queue_mem[0][2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \command_queue_mem[0][32]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \command_queue_mem[0][3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \command_queue_mem[0][4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \command_queue_mem[0][5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \command_queue_mem[0][6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \command_queue_mem[1][0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \command_queue_mem[1][12]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \command_queue_mem[1][13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \command_queue_mem[1][1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \command_queue_mem[1][24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \command_queue_mem[1][28]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \command_queue_mem[1][2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \command_queue_mem[1][32]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \command_queue_mem[1][3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \command_queue_mem[1][4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \command_queue_mem[1][5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \command_queue_mem[1][6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \command_queue_mem[2][0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \command_queue_mem[2][12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \command_queue_mem[2][13]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \command_queue_mem[2][1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \command_queue_mem[2][24]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \command_queue_mem[2][28]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \command_queue_mem[2][2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \command_queue_mem[2][32]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \command_queue_mem[2][3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \command_queue_mem[2][4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \command_queue_mem[2][5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \command_queue_mem[2][6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \command_queue_mem[3][0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \command_queue_mem[3][12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \command_queue_mem[3][13]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \command_queue_mem[3][1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \command_queue_mem[3][24]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \command_queue_mem[3][28]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \command_queue_mem[3][2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \command_queue_mem[3][32]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \command_queue_mem[3][3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \command_queue_mem[3][4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \command_queue_mem[3][5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \command_queue_mem[3][6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \command_queue_read_address[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \command_queue_read_address[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \command_queue_write_address[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \command_queue_write_address[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of command_queue_write_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of command_queue_write_i_4 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \delay[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \delay[5]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_9\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \global_clock[0]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \global_clock[0]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \global_clock[0]_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \interrupt[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \interrupt[1]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \interrupt[1]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \interrupt_reg[0]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \interrupt_reg[3]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of interrupt_request_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \minusOp_inferred__1/i_/i_\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \outport[31]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of recv_buffer_write_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \recv_counter[0][0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \recv_counter[0][1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \recv_counter[0][6]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \recv_counter[1][0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \recv_counter[1][1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \recv_counter[1][2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \recv_counter[1][6]_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \recv_counter[2][0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \recv_counter[2][1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \recv_counter[2][2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \recv_counter[3][0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \recv_counter[3][1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \recv_counter[3][4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \recv_counter[3][5]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[31]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[31]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \send_counter[2]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \send_counter[3]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \send_counter[3]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \send_counter[4]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \send_counter[4]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \send_counter[6]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \src_buffer[1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[0]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[1]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[3]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[0]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[2]_i_2\ : label is "soft_lutpair93";
begin
  CO(0) <= \^co\(0);
  \G_send_channels_1.send_channel_info_reg[0][Enable]_0\ <= \^g_send_channels_1.send_channel_info_reg[0][enable]_0\;
  O1146 <= \^o1146\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \channel_nr_reg[2]_0\ <= \^channel_nr_reg[2]_0\;
  \channel_status_reg[1][0]_0\ <= \^channel_status_reg[1][0]_0\;
  \channel_status_reg[1][1]_0\ <= \^channel_status_reg[1][1]_0\;
  \channel_status_reg[2][0]_0\ <= \^channel_status_reg[2][0]_0\;
  dap_rni_select_reg <= \^dap_rni_select_reg\;
  mem_address(1 downto 0) <= \^mem_address\(1 downto 0);
  old_GlobalSync_reg_0 <= \^old_globalsync_reg_0\;
  old_heartbeat_0 <= \^old_heartbeat_0\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
  p_3_in <= \^p_3_in\;
  \recv_address_reg[7]_1\(3 downto 0) <= \^recv_address_reg[7]_1\(3 downto 0);
  \recv_address_reg[7]_2\(3 downto 0) <= \^recv_address_reg[7]_2\(3 downto 0);
  \recv_address_reg[7]_4\(5 downto 0) <= \^recv_address_reg[7]_4\(5 downto 0);
  \recv_address_reg[7]_5\(2 downto 0) <= \^recv_address_reg[7]_5\(2 downto 0);
  \recv_address_reg[8]_1\(2 downto 0) <= \^recv_address_reg[8]_1\(2 downto 0);
  \recv_address_reg[8]_3\(3 downto 0) <= \^recv_address_reg[8]_3\(3 downto 0);
  \recv_address_reg[8]_4\(2 downto 0) <= \^recv_address_reg[8]_4\(2 downto 0);
  recv_buffer_write_reg_0 <= \^recv_buffer_write_reg_0\;
  rni_chipselect6_out <= \^rni_chipselect6_out\;
  \rni_readdata_delayed_reg[0]\ <= \^rni_readdata_delayed_reg[0]\;
  send_buffer_address(8 downto 0) <= \^send_buffer_address\(8 downto 0);
  \send_counter_reg[0]_0\ <= \^send_counter_reg[0]_0\;
  \send_counter_reg[0]_1\ <= \^send_counter_reg[0]_1\;
  setup <= \^setup\;
  slave_address(2 downto 0) <= \^slave_address\(2 downto 0);
  synchronize_flag <= \^synchronize_flag\;
  synchronize_flag_reg_0 <= \^synchronize_flag_reg_0\;
  toggle_address_noc_side(2 downto 0) <= \^toggle_address_noc_side\(2 downto 0);
  \toggle_bits_cpu_side_reg[0]_0\ <= \^toggle_bits_cpu_side_reg[0]_0\;
  \toggle_bits_noc_side_reg[2]_0\ <= \^toggle_bits_noc_side_reg[2]_0\;
\FSM_sequential_xmit_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1154FFFF11540000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \FSM_sequential_xmit_state[2]_i_2_n_0\,
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[0]_i_1_n_0\
    );
\FSM_sequential_xmit_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => p_5_in,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][32]\,
      I4 => \command_queue_mem_reg_n_0_[1][32]\,
      I5 => \command_queue_mem_reg_n_0_[2][32]\,
      O => \FSM_sequential_xmit_state[0]_i_2_n_0\
    );
\FSM_sequential_xmit_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_xmit_state[2]_i_2_n_0\,
      I2 => \^out\(1),
      O => \FSM_sequential_xmit_state[1]_i_1_n_0\
    );
\FSM_sequential_xmit_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DD00FFDDDDFF0F"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_3_n_0\,
      I1 => \FSM_sequential_xmit_state[1]_i_4_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[1]_i_2_n_0\
    );
\FSM_sequential_xmit_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^send_buffer_address\(5),
      I1 => \^send_buffer_address\(6),
      I2 => \^send_buffer_address\(4),
      O => \FSM_sequential_xmit_state[1]_i_3_n_0\
    );
\FSM_sequential_xmit_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(3),
      I3 => \^send_buffer_address\(2),
      O => \FSM_sequential_xmit_state[1]_i_4_n_0\
    );
\FSM_sequential_xmit_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[2]_i_2_n_0\,
      I3 => \^out\(2),
      O => \FSM_sequential_xmit_state[2]_i_1_n_0\
    );
\FSM_sequential_xmit_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333373403033734"
    )
        port map (
      I0 => \delay[8]_i_4_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => MSG_type14_out,
      I4 => \^out\(1),
      I5 => read_R(0),
      O => \FSM_sequential_xmit_state[2]_i_2_n_0\
    );
\FSM_sequential_xmit_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[0]_i_1_n_0\,
      Q => \^out\(0),
      R => reset
    );
\FSM_sequential_xmit_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[1]_i_1_n_0\,
      Q => \^out\(1),
      R => reset
    );
\FSM_sequential_xmit_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[2]_i_1_n_0\,
      Q => \^out\(2),
      R => reset
    );
\Flit_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \^out\(1),
      I2 => \Flit_id[2]_i_4_n_0\,
      O => \Flit_id[0]_i_1_n_0\
    );
\Flit_id[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F909F90909F"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I4 => \Flit_id[2]_i_4_n_0\,
      I5 => \Flit_id[2]_i_3_n_0\,
      O => \Flit_id[1]_i_1_n_0\
    );
\Flit_id[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBB8B888888B"
    )
        port map (
      I0 => \Flit_id[2]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I3 => \Flit_id[2]_i_3_n_0\,
      I4 => \Flit_id[2]_i_4_n_0\,
      I5 => \Flit_id[2]_i_5_n_0\,
      O => \Flit_id[2]_i_1_n_0\
    );
\Flit_id[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[1]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[2]\,
      O => \Flit_id[2]_i_2_n_0\
    );
\Flit_id[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][1]\,
      I4 => \command_queue_mem_reg_n_0_[1][1]\,
      I5 => \command_queue_mem_reg_n_0_[2][1]\,
      O => \Flit_id[2]_i_3_n_0\
    );
\Flit_id[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][0]\,
      I4 => \command_queue_mem_reg_n_0_[1][0]\,
      I5 => \command_queue_mem_reg_n_0_[2][0]\,
      O => \Flit_id[2]_i_4_n_0\
    );
\Flit_id[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][2]\,
      I4 => \command_queue_mem_reg_n_0_[1][2]\,
      I5 => \command_queue_mem_reg_n_0_[2][2]\,
      O => \Flit_id[2]_i_5_n_0\
    );
\Flit_id[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[2]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[1]\,
      I3 => \Flit_id_reg_n_0_[3]\,
      I4 => \^out\(1),
      I5 => \Flit_id[3]_i_2_n_0\,
      O => \Flit_id[3]_i_1_n_0\
    );
\Flit_id[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I1 => \send_counter[3]_i_3_n_0\,
      I2 => \Flit_id[2]_i_3_n_0\,
      I3 => \Flit_id[2]_i_4_n_0\,
      I4 => \Flit_id[2]_i_5_n_0\,
      O => \Flit_id[3]_i_2_n_0\
    );
\Flit_id[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I1 => \outport[12]_i_3_n_0\,
      I2 => \Flit_id[2]_i_5_n_0\,
      I3 => \Flit_id[2]_i_4_n_0\,
      I4 => \Flit_id[2]_i_3_n_0\,
      I5 => \send_counter[3]_i_3_n_0\,
      O => \Flit_id[4]_i_2_n_0\
    );
\Flit_id[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \Flit_id[4]_i_3_n_0\
    );
\Flit_id[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40F00FBF40FF00"
    )
        port map (
      I0 => \outport[12]_i_2_n_0\,
      I1 => \Flit_id[2]_i_4_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I3 => \outport[13]_i_2_n_0\,
      I4 => \outport[12]_i_3_n_0\,
      I5 => \Flit_id[5]_i_4_n_0\,
      O => \Flit_id[5]_i_2_n_0\
    );
\Flit_id[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[4]\,
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[1]\,
      I4 => \Flit_id_reg_n_0_[3]\,
      I5 => \Flit_id_reg_n_0_[5]\,
      O => \Flit_id[5]_i_3_n_0\
    );
\Flit_id[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \send_counter[3]_i_3_n_0\,
      I1 => \Flit_id[2]_i_3_n_0\,
      I2 => \Flit_id[2]_i_4_n_0\,
      I3 => \Flit_id[2]_i_5_n_0\,
      O => \Flit_id[5]_i_4_n_0\
    );
\Flit_id[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410001000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => MSG_type14_out,
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_0_ARESETN,
      O => \Flit_id[6]_i_1_n_0\
    );
\Flit_id[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[5]\,
      I1 => \minusOp_inferred__1/i_/i__n_0\,
      I2 => \Flit_id_reg_n_0_[6]\,
      I3 => \^out\(1),
      I4 => \Flit_id[6]_i_4_n_0\,
      O => \Flit_id[6]_i_2_n_0\
    );
\Flit_id[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => command_queue_read_i_1_n_0,
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \dest_pid[7]_i_5_n_0\,
      I3 => \dest_pid[7]_i_9_n_0\,
      I4 => \src_buffer[0]_i_2_n_0\,
      O => MSG_type14_out
    );
\Flit_id[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80F00F7F80FF00"
    )
        port map (
      I0 => \Flit_id[2]_i_4_n_0\,
      I1 => \outport[13]_i_3_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I3 => \Flit_id[6]_i_5_n_0\,
      I4 => \outport[13]_i_2_n_0\,
      I5 => \Flit_id[6]_i_6_n_0\,
      O => \Flit_id[6]_i_4_n_0\
    );
\Flit_id[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][6]\,
      I4 => \command_queue_mem_reg_n_0_[1][6]\,
      I5 => \command_queue_mem_reg_n_0_[2][6]\,
      O => \Flit_id[6]_i_5_n_0\
    );
\Flit_id[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Flit_id[2]_i_5_n_0\,
      I1 => \Flit_id[2]_i_4_n_0\,
      I2 => \Flit_id[2]_i_3_n_0\,
      I3 => \send_counter[3]_i_3_n_0\,
      I4 => \outport[12]_i_3_n_0\,
      O => \Flit_id[6]_i_6_n_0\
    );
\Flit_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id[0]_i_1_n_0\,
      Q => \Flit_id_reg_n_0_[0]\,
      R => '0'
    );
\Flit_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id[1]_i_1_n_0\,
      Q => \Flit_id_reg_n_0_[1]\,
      R => '0'
    );
\Flit_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id[2]_i_1_n_0\,
      Q => \Flit_id_reg_n_0_[2]\,
      R => '0'
    );
\Flit_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id[3]_i_1_n_0\,
      Q => \Flit_id_reg_n_0_[3]\,
      R => '0'
    );
\Flit_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id_reg[4]_i_1_n_0\,
      Q => \Flit_id_reg_n_0_[4]\,
      R => '0'
    );
\Flit_id_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[4]_i_2_n_0\,
      I1 => \Flit_id[4]_i_3_n_0\,
      O => \Flit_id_reg[4]_i_1_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id_reg[5]_i_1_n_0\,
      Q => \Flit_id_reg_n_0_[5]\,
      R => '0'
    );
\Flit_id_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[5]_i_2_n_0\,
      I1 => \Flit_id[5]_i_3_n_0\,
      O => \Flit_id_reg[5]_i_1_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \Flit_id[6]_i_1_n_0\,
      D => \Flit_id[6]_i_2_n_0\,
      Q => \Flit_id_reg_n_0_[6]\,
      R => '0'
    );
\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220A000A22"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_0_AWADDR(0),
      I2 => S_AXI_0_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(1),
      I5 => S_AXI_0_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_0_AWADDR(1),
      I2 => S_AXI_0_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => S_AXI_0_AWADDR(7),
      I1 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^slave_address\(2),
      I4 => \^slave_address\(1),
      O => p_31_out
    );
\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088A000A088"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_0_AWADDR(1),
      I2 => S_AXI_0_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \recv_channel_info[2][Source]\
    );
\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_0_AWADDR(0),
      I2 => S_AXI_0_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(1),
      I5 => S_AXI_0_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \^recv_address_reg[7]_1\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \^recv_address_reg[7]_1\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \^recv_address_reg[7]_1\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \^recv_address_reg[7]_1\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \^recv_address_reg[7]_2\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \^recv_address_reg[7]_2\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \^recv_address_reg[7]_2\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \^recv_address_reg[7]_2\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \^q\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \^q\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \^recv_address_reg[8]_1\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \^recv_address_reg[8]_1\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \^recv_address_reg[8]_1\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \^recv_address_reg[8]_3\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \^recv_address_reg[8]_3\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \^recv_address_reg[8]_3\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \^recv_address_reg[8]_3\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \^recv_address_reg[8]_4\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \^recv_address_reg[8]_4\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \^recv_address_reg[8]_4\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \^recv_address_reg[7]_4\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \^recv_address_reg[7]_4\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \^recv_address_reg[7]_4\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \^recv_address_reg[7]_4\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \^recv_address_reg[7]_4\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \^recv_address_reg[7]_4\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \^recv_address_reg[7]_5\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \^recv_address_reg[7]_5\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \^recv_address_reg[7]_5\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220A000A22"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_0_AWADDR(0),
      I2 => S_AXI_0_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(1),
      I5 => S_AXI_0_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => S_AXI_0_AWADDR(7),
      I1 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^slave_address\(1),
      I4 => \^slave_address\(2),
      O => p_33_out
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S_AXI_0_WVALID,
      I1 => S_AXI_0_AWVALID,
      I2 => axi_awready_reg_2,
      I3 => axi_wready_reg,
      O => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\
    );
\G_send_channels_1.send_channel_info[1][Enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_0_AWADDR(1),
      I2 => S_AXI_0_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\
    );
\G_send_channels_1.send_channel_info[2][Enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088A000A088"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_0_AWADDR(1),
      I2 => S_AXI_0_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \send_channel_info[2][Enable]\
    );
\G_send_channels_1.send_channel_info[3][Enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_0_AWADDR(0),
      I2 => S_AXI_0_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(1),
      I5 => S_AXI_0_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\
    );
\G_send_channels_1.send_channel_info_reg[0][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[0][EW]\
    );
\G_send_channels_1.send_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[0][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[0][NS]\
    );
\G_send_channels_1.send_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[1][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[2][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[3][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1_n_0\,
      CLR => reset,
      D => S_AXI_0_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(7)
    );
MSG_type_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \src_buffer[1]_i_1_n_0\,
      I1 => S_AXI_0_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I3 => \^send_counter_reg[0]_1\,
      O => MSG_type_i_1_n_0
    );
MSG_type_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => MSG_type_i_1_n_0,
      Q => \^send_counter_reg[0]_1\,
      R => '0'
    );
RAM_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => axi_awready_reg_3,
      I3 => toggle_address_cpu_side(1),
      I4 => ADDRBWRADDR(2),
      I5 => toggle_address_cpu_side(0),
      O => RAM_reg(0)
    );
\RAM_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(6),
      I1 => S_AXI_0_ARADDR(6),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg_2,
      I5 => axi_wready_reg,
      O => \^slave_address\(2)
    );
\RAM_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(5),
      I1 => S_AXI_0_ARADDR(5),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg_2,
      I5 => axi_wready_reg,
      O => \^slave_address\(1)
    );
RAM_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(0),
      I1 => S_AXI_0_ARADDR(0),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg_2,
      I5 => axi_wready_reg,
      O => \^slave_address\(0)
    );
\channel_nr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => write_R_reg,
      Q => \^channel_nr_reg[2]_0\,
      R => '0'
    );
\channel_status[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \channel_status[0][1]_i_2_n_0\,
      I1 => \channel_status[0][1]_i_3_n_0\,
      I2 => \channel_status[0][1]_i_4_n_0\,
      I3 => \channel_status[0][1]_i_5_n_0\,
      I4 => \channel_status_reg[0]__0\(0),
      O => \channel_status[0][0]_i_1_n_0\
    );
\channel_status[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \channel_status[0][1]_i_2_n_0\,
      I1 => \channel_status[0][1]_i_3_n_0\,
      I2 => \channel_status[0][1]_i_4_n_0\,
      I3 => \channel_status[0][1]_i_5_n_0\,
      I4 => \channel_status_reg[0]__0\(1),
      O => \channel_status[0][1]_i_1_n_0\
    );
\channel_status[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[0][1]_i_2_n_0\
    );
\channel_status[0][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \channel_status[0][1]_i_6_n_0\,
      I2 => toggle_address_cpu_side(0),
      I3 => S_AXI_0_WDATA(0),
      I4 => S_AXI_0_WDATA(1),
      O => \channel_status[0][1]_i_3_n_0\
    );
\channel_status[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(1),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[0][1]_i_4_n_0\
    );
\channel_status[0][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F88F8F88888"
    )
        port map (
      I0 => \recv_state_reg[0]_0\,
      I1 => \channel_status[0][1]_i_8_n_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0_2,
      I4 => \channel_status[0][1]_i_9_n_0\,
      I5 => toggle_address_cpu_side(0),
      O => \channel_status[0][1]_i_5_n_0\
    );
\channel_status[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^synchronize_flag_reg_0\,
      I1 => S_AXI_0_WVALID,
      I2 => S_AXI_0_AWVALID,
      I3 => axi_awready_reg_2,
      I4 => axi_wready_reg,
      I5 => \^rni_chipselect6_out\,
      O => \channel_status[0][1]_i_6_n_0\
    );
\channel_status[0][1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[0][1]_i_8_n_0\
    );
\channel_status[0][1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      I2 => toggle_address_cpu_side(0),
      I3 => \channel_status[0][1]_i_6_n_0\,
      O => \channel_status[0][1]_i_9_n_0\
    );
\channel_status[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[1][1]_i_2_n_0\,
      I1 => \channel_status[1][0]_i_2_n_0\,
      I2 => \channel_status[1][0]_i_3_n_0\,
      I3 => \^channel_status_reg[1][0]_0\,
      I4 => \channel_status[1][1]_i_5_n_0\,
      I5 => \channel_status_reg[1]__0\(0),
      O => \channel_status[1][0]_i_1_n_0\
    );
\channel_status[1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[1][0]_i_2_n_0\
    );
\channel_status[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \channel_status[1][0]_i_3_n_0\
    );
\channel_status[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F101F303F3030"
    )
        port map (
      I0 => \interrupt[1]_i_2_n_0\,
      I1 => \channel_status[1][0]_i_5_n_0\,
      I2 => \^mem_address\(1),
      I3 => \toggle_bits_noc_side[1]_i_3_n_0\,
      I4 => \toggle_bits_noc_side[0]_i_3_n_0\,
      I5 => \^mem_address\(0),
      O => \^channel_status_reg[1][0]_0\
    );
\channel_status[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \recv_counter[2][6]_i_4_n_0\,
      I2 => \recv_counter_reg[2]__0\(1),
      I3 => \recv_counter_reg[2]__0\(2),
      I4 => \recv_counter_reg[2]__0\(0),
      I5 => \recv_counter_reg[2]__0\(6),
      O => \channel_status[1][0]_i_5_n_0\
    );
\channel_status[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[1][1]_i_2_n_0\,
      I2 => \channel_status[1][1]_i_3_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[1][1]_i_5_n_0\,
      I5 => \channel_status_reg[1]__0\(1),
      O => \channel_status[1][1]_i_1_n_0\
    );
\channel_status[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB000000FF00"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      I2 => \channel_status[0][1]_i_6_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(1),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_2_n_0\
    );
\channel_status[1][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[1][1]_i_3_n_0\
    );
\channel_status[1][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D55FFFFFFFF"
    )
        port map (
      I0 => \channel_status[1][1]_i_6_n_0\,
      I1 => toggle_address_cpu_side(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I3 => slave_irq0_2,
      I4 => \channel_status[1][0]_i_2_n_0\,
      I5 => \channel_status[1][1]_i_7_n_0\,
      O => \channel_status[1][1]_i_5_n_0\
    );
\channel_status[1][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[1][1]_i_6_n_0\
    );
\channel_status[1][1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \channel_status[0][1]_i_6_n_0\,
      I2 => S_AXI_0_WDATA(0),
      I3 => S_AXI_0_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_7_n_0\
    );
\channel_status[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[2][0]_i_2_n_0\,
      I1 => \^channel_status_reg[2][0]_0\,
      I2 => \channel_status[2][1]_i_2_n_0\,
      I3 => \channel_status[2][0]_i_3_n_0\,
      I4 => \channel_status[2][1]_i_4_n_0\,
      I5 => \channel_status_reg[2]__0\(0),
      O => \channel_status[2][0]_i_1_n_0\
    );
\channel_status[2][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[2][0]_i_2_n_0\
    );
\channel_status[2][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[2][0]_i_3_n_0\
    );
\channel_status[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[2][1]_i_2_n_0\,
      I2 => \channel_status[2][1]_i_3_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[2][1]_i_4_n_0\,
      I5 => \channel_status_reg[2]__0\(1),
      O => \channel_status[2][1]_i_1_n_0\
    );
\channel_status[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB000000FF00"
    )
        port map (
      I0 => S_AXI_0_WDATA(0),
      I1 => S_AXI_0_WDATA(1),
      I2 => \channel_status[0][1]_i_6_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_2_n_0\
    );
\channel_status[2][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[2][1]_i_3_n_0\
    );
\channel_status[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D55FFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][1]_i_5_n_0\,
      I1 => toggle_address_cpu_side(2),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I3 => slave_irq0_2,
      I4 => \channel_status[2][0]_i_3_n_0\,
      I5 => \channel_status[2][1]_i_6_n_0\,
      O => \channel_status[2][1]_i_4_n_0\
    );
\channel_status[2][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[2][1]_i_5_n_0\
    );
\channel_status[2][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \channel_status[0][1]_i_6_n_0\,
      I2 => S_AXI_0_WDATA(1),
      I3 => S_AXI_0_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_6_n_0\
    );
\channel_status[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A00"
    )
        port map (
      I0 => \channel_status[3][0]_i_2_n_0\,
      I1 => \channel_status[3][1]_i_2_n_0\,
      I2 => \channel_status[3][1]_i_3_n_0\,
      I3 => \channel_status[3][1]_i_5_n_0\,
      I4 => \channel_status_reg[3]__0\(0),
      O => \channel_status[3][0]_i_1_n_0\
    );
\channel_status[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][0]_i_2_n_0\,
      I1 => write_R(0),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[3][0]_i_2_n_0\
    );
\channel_status[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => \channel_status[3][1]_i_2_n_0\,
      I1 => \channel_status[3][1]_i_3_n_0\,
      I2 => \channel_status[3][1]_i_4_n_0\,
      I3 => \channel_status[3][1]_i_5_n_0\,
      I4 => \channel_status_reg[3]__0\(1),
      O => \channel_status[3][1]_i_1_n_0\
    );
\channel_status[3][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[3][1]_i_2_n_0\
    );
\channel_status[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF08FFFFFF00FF"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      I2 => \channel_status[0][1]_i_6_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_3_n_0\
    );
\channel_status[3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_4_n_0\
    );
\channel_status[3][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4F4F4F4F4"
    )
        port map (
      I0 => \channel_status[3][1]_i_6_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[3][1]_i_7_n_0\,
      I3 => slave_irq0_2,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[3][1]_i_5_n_0\
    );
\channel_status[3][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(1),
      I3 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_6_n_0\
    );
\channel_status[3][1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6_n_0\,
      I2 => S_AXI_0_WDATA(0),
      I3 => S_AXI_0_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_7_n_0\
    );
\channel_status[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[4][0]_i_2_n_0\,
      I1 => \channel_status[4][0]_i_3_n_0\,
      I2 => \channel_status[4][1]_i_4_n_0\,
      I3 => \channel_status[4][0]_i_4_n_0\,
      I4 => \channel_status_reg[4]__0\(0),
      O => \channel_status[4][0]_i_1_n_0\
    );
\channel_status[4][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => write_R(0),
      O => \channel_status[4][0]_i_2_n_0\
    );
\channel_status[4][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => S_AXI_0_WDATA(0),
      I2 => S_AXI_0_WDATA(1),
      I3 => toggle_address_cpu_side(0),
      I4 => \channel_status[0][1]_i_6_n_0\,
      O => \channel_status[4][0]_i_3_n_0\
    );
\channel_status[4][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F5FFFF5755"
    )
        port map (
      I0 => \channel_status[4][1]_i_2_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0_2,
      I4 => \channel_status[4][1]_i_4_n_0\,
      I5 => \channel_status[4][1]_i_5_n_0\,
      O => \channel_status[4][0]_i_4_n_0\
    );
\channel_status[4][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[4][0]_i_5_n_0\
    );
\channel_status[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050F0707050D0505"
    )
        port map (
      I0 => \channel_status[4][1]_i_2_n_0\,
      I1 => \channel_status[4][1]_i_3_n_0\,
      I2 => \channel_status[4][1]_i_4_n_0\,
      I3 => \channel_status[4][1]_i_5_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => \channel_status_reg[4]__0\(1),
      O => \channel_status[4][1]_i_1_n_0\
    );
\channel_status[4][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[4][1]_i_2_n_0\
    );
\channel_status[4][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^old_heartbeat_0\,
      I1 => \^old_globalsync_reg_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => toggle_address_cpu_side(0),
      O => \channel_status[4][1]_i_3_n_0\
    );
\channel_status[4][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => \^mem_address\(1),
      O => \channel_status[4][1]_i_4_n_0\
    );
\channel_status[4][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \channel_status[0][1]_i_6_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => S_AXI_0_WDATA(1),
      I3 => S_AXI_0_WDATA(0),
      O => \channel_status[4][1]_i_5_n_0\
    );
\channel_status[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[5][0]_i_2_n_0\,
      I1 => \channel_status[5][1]_i_2_n_0\,
      I2 => \channel_status[5][0]_i_3_n_0\,
      I3 => \channel_status[5][1]_i_4_n_0\,
      I4 => \channel_status_reg[5]__0\(0),
      O => \channel_status[5][0]_i_1_n_0\
    );
\channel_status[5][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => write_R(0),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_2_n_0\
    );
\channel_status[5][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_3_n_0\
    );
\channel_status[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[5][1]_i_2_n_0\,
      I2 => \channel_status[5][1]_i_3_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[5][1]_i_4_n_0\,
      I5 => \channel_status_reg[5]__0\(1),
      O => \channel_status[5][1]_i_1_n_0\
    );
\channel_status[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FF00FF000000"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      I2 => \channel_status[0][1]_i_6_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_2_n_0\
    );
\channel_status[5][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[5][1]_i_3_n_0\
    );
\channel_status[5][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5755FFFFFFFF"
    )
        port map (
      I0 => \channel_status[5][1]_i_5_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => toggle_address_cpu_side(1),
      I3 => slave_irq0_2,
      I4 => \channel_status[5][0]_i_3_n_0\,
      I5 => \channel_status[5][1]_i_6__0_n_0\,
      O => \channel_status[5][1]_i_4_n_0\
    );
\channel_status[5][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[5][1]_i_5_n_0\
    );
\channel_status[5][1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \channel_status[0][1]_i_6_n_0\,
      I1 => S_AXI_0_WDATA(0),
      I2 => S_AXI_0_WDATA(1),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_6__0_n_0\
    );
\channel_status[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => \channel_status[6][0]_i_2_n_0\,
      I1 => \^channel_status_reg[1][0]_0\,
      I2 => \^channel_status_reg[2][0]_0\,
      I3 => \channel_status[6][0]_i_3_n_0\,
      I4 => \channel_status[6][1]_i_3_n_0\,
      I5 => \channel_status_reg[6]__0\(0),
      O => \channel_status[6][0]_i_1_n_0\
    );
\channel_status[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => \channel_status[6][1]_i_4_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[6][0]_i_2_n_0\
    );
\channel_status[6][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      O => \channel_status[6][0]_i_3_n_0\
    );
\channel_status[6][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[6][1]_i_2_n_0\,
      I1 => \channel_status[6][1]_i_3_n_0\,
      I2 => \channel_status_reg[6]__0\(1),
      O => \channel_status[6][1]_i_1_n_0\
    );
\channel_status[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEA2AAAAAAA2"
    )
        port map (
      I0 => \channel_status[6][1]_i_4_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3_n_0\,
      I5 => write_R_reg_2,
      O => \channel_status[6][1]_i_2_n_0\
    );
\channel_status[6][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \channel_status[6][1]_i_5_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[6][1]_i_6__0_n_0\,
      I3 => slave_irq0_2,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[6][1]_i_3_n_0\
    );
\channel_status[6][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FF00FF000000"
    )
        port map (
      I0 => S_AXI_0_WDATA(0),
      I1 => S_AXI_0_WDATA(1),
      I2 => \channel_status[0][1]_i_6_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_4_n_0\
    );
\channel_status[6][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[6][1]_i_5_n_0\
    );
\channel_status[6][1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \channel_status[0][1]_i_6_n_0\,
      I1 => S_AXI_0_WDATA(1),
      I2 => S_AXI_0_WDATA(0),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_6__0_n_0\
    );
\channel_status[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFCFFFF4CFC0000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \channel_status[7][0]_i_2_n_0\,
      I2 => \channel_status[7][0]_i_3_n_0\,
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[7][1]_i_3_n_0\,
      I5 => \channel_status_reg[7]__0\(0),
      O => \channel_status[7][0]_i_1_n_0\
    );
\channel_status[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF000000"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      I2 => \channel_status[0][1]_i_6_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[7][0]_i_2_n_0\
    );
\channel_status[7][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[7][0]_i_3_n_0\
    );
\channel_status[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[7][1]_i_2_n_0\,
      I1 => \channel_status[7][1]_i_3_n_0\,
      I2 => \channel_status_reg[7]__0\(1),
      O => \channel_status[7][1]_i_1_n_0\
    );
\channel_status[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F00008000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3_n_0\,
      I5 => \channel_status[7][0]_i_2_n_0\,
      O => \channel_status[7][1]_i_2_n_0\
    );
\channel_status[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8FFF8"
    )
        port map (
      I0 => \channel_status[7][0]_i_3_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[7][1]_i_4_n_0\,
      I3 => slave_irq0_2,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_3_n_0\
    );
\channel_status[7][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6_n_0\,
      I2 => S_AXI_0_WDATA(0),
      I3 => S_AXI_0_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_4_n_0\
    );
\channel_status_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[0][0]_i_1_n_0\,
      Q => \channel_status_reg[0]__0\(0)
    );
\channel_status_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[0][1]_i_1_n_0\,
      Q => \channel_status_reg[0]__0\(1)
    );
\channel_status_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[1][0]_i_1_n_0\,
      Q => \channel_status_reg[1]__0\(0)
    );
\channel_status_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[1][1]_i_1_n_0\,
      Q => \channel_status_reg[1]__0\(1)
    );
\channel_status_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[2][0]_i_1_n_0\,
      Q => \channel_status_reg[2]__0\(0)
    );
\channel_status_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[2][1]_i_1_n_0\,
      Q => \channel_status_reg[2]__0\(1)
    );
\channel_status_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[3][0]_i_1_n_0\,
      Q => \channel_status_reg[3]__0\(0)
    );
\channel_status_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[3][1]_i_1_n_0\,
      Q => \channel_status_reg[3]__0\(1)
    );
\channel_status_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[4][0]_i_1_n_0\,
      Q => \channel_status_reg[4]__0\(0)
    );
\channel_status_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[4][1]_i_1_n_0\,
      Q => \channel_status_reg[4]__0\(1)
    );
\channel_status_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[5][0]_i_1_n_0\,
      Q => \channel_status_reg[5]__0\(0)
    );
\channel_status_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[5][1]_i_1_n_0\,
      Q => \channel_status_reg[5]__0\(1)
    );
\channel_status_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[6][0]_i_1_n_0\,
      Q => \channel_status_reg[6]__0\(0)
    );
\channel_status_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[6][1]_i_1_n_0\,
      Q => \channel_status_reg[6]__0\(1)
    );
\channel_status_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[7][0]_i_1_n_0\,
      Q => \channel_status_reg[7]__0\(0)
    );
\channel_status_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \channel_status[7][1]_i_1_n_0\,
      Q => \channel_status_reg[7]__0\(1)
    );
\clock_tick[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(3),
      O => \clock_tick[0]_i_2_n_0\
    );
\clock_tick[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(2),
      O => \clock_tick[0]_i_3_n_0\
    );
\clock_tick[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(1),
      O => \clock_tick[0]_i_4_n_0\
    );
\clock_tick[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_tick_reg(0),
      O => \clock_tick[0]_i_5_n_0\
    );
\clock_tick[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      O => \clock_tick[12]_i_2_n_0\
    );
\clock_tick[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      O => \clock_tick[12]_i_3_n_0\
    );
\clock_tick[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      O => \clock_tick[12]_i_4_n_0\
    );
\clock_tick[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      O => \clock_tick[12]_i_5_n_0\
    );
\clock_tick[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      O => \clock_tick[16]_i_2_n_0\
    );
\clock_tick[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      O => \clock_tick[16]_i_3_n_0\
    );
\clock_tick[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      O => \clock_tick[16]_i_4_n_0\
    );
\clock_tick[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      O => \clock_tick[16]_i_5_n_0\
    );
\clock_tick[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      O => \clock_tick[20]_i_2_n_0\
    );
\clock_tick[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      O => \clock_tick[20]_i_3_n_0\
    );
\clock_tick[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      O => \clock_tick[20]_i_4_n_0\
    );
\clock_tick[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      O => \clock_tick[20]_i_5_n_0\
    );
\clock_tick[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      O => \clock_tick[24]_i_2_n_0\
    );
\clock_tick[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      O => \clock_tick[24]_i_3_n_0\
    );
\clock_tick[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      O => \clock_tick[24]_i_4_n_0\
    );
\clock_tick[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      O => \clock_tick[24]_i_5_n_0\
    );
\clock_tick[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      O => \clock_tick[28]_i_2_n_0\
    );
\clock_tick[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      O => \clock_tick[28]_i_3_n_0\
    );
\clock_tick[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      O => \clock_tick[28]_i_4_n_0\
    );
\clock_tick[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      O => \clock_tick[28]_i_5_n_0\
    );
\clock_tick[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      O => \clock_tick[4]_i_2_n_0\
    );
\clock_tick[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(6),
      O => \clock_tick[4]_i_3_n_0\
    );
\clock_tick[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(5),
      O => \clock_tick[4]_i_4_n_0\
    );
\clock_tick[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(4),
      O => \clock_tick[4]_i_5_n_0\
    );
\clock_tick[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      O => \clock_tick[8]_i_2_n_0\
    );
\clock_tick[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      O => \clock_tick[8]_i_3_n_0\
    );
\clock_tick[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      O => \clock_tick[8]_i_4_n_0\
    );
\clock_tick[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      O => \clock_tick[8]_i_5_n_0\
    );
\clock_tick_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[0]_i_1_n_7\,
      Q => clock_tick_reg(0)
    );
\clock_tick_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clock_tick_reg[0]_i_1_n_0\,
      CO(2) => \clock_tick_reg[0]_i_1_n_1\,
      CO(1) => \clock_tick_reg[0]_i_1_n_2\,
      CO(0) => \clock_tick_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clock_tick_reg[0]_i_1_n_4\,
      O(2) => \clock_tick_reg[0]_i_1_n_5\,
      O(1) => \clock_tick_reg[0]_i_1_n_6\,
      O(0) => \clock_tick_reg[0]_i_1_n_7\,
      S(3) => \clock_tick[0]_i_2_n_0\,
      S(2) => \clock_tick[0]_i_3_n_0\,
      S(1) => \clock_tick[0]_i_4_n_0\,
      S(0) => \clock_tick[0]_i_5_n_0\
    );
\clock_tick_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[8]_i_1_n_5\,
      Q => clock_tick_reg(10)
    );
\clock_tick_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[8]_i_1_n_4\,
      Q => clock_tick_reg(11)
    );
\clock_tick_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[12]_i_1_n_7\,
      Q => clock_tick_reg(12)
    );
\clock_tick_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[8]_i_1_n_0\,
      CO(3) => \clock_tick_reg[12]_i_1_n_0\,
      CO(2) => \clock_tick_reg[12]_i_1_n_1\,
      CO(1) => \clock_tick_reg[12]_i_1_n_2\,
      CO(0) => \clock_tick_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[12]_i_1_n_4\,
      O(2) => \clock_tick_reg[12]_i_1_n_5\,
      O(1) => \clock_tick_reg[12]_i_1_n_6\,
      O(0) => \clock_tick_reg[12]_i_1_n_7\,
      S(3) => \clock_tick[12]_i_2_n_0\,
      S(2) => \clock_tick[12]_i_3_n_0\,
      S(1) => \clock_tick[12]_i_4_n_0\,
      S(0) => \clock_tick[12]_i_5_n_0\
    );
\clock_tick_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[12]_i_1_n_6\,
      Q => clock_tick_reg(13)
    );
\clock_tick_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[12]_i_1_n_5\,
      Q => clock_tick_reg(14)
    );
\clock_tick_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[12]_i_1_n_4\,
      Q => clock_tick_reg(15)
    );
\clock_tick_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[16]_i_1_n_7\,
      Q => clock_tick_reg(16)
    );
\clock_tick_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[12]_i_1_n_0\,
      CO(3) => \clock_tick_reg[16]_i_1_n_0\,
      CO(2) => \clock_tick_reg[16]_i_1_n_1\,
      CO(1) => \clock_tick_reg[16]_i_1_n_2\,
      CO(0) => \clock_tick_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[16]_i_1_n_4\,
      O(2) => \clock_tick_reg[16]_i_1_n_5\,
      O(1) => \clock_tick_reg[16]_i_1_n_6\,
      O(0) => \clock_tick_reg[16]_i_1_n_7\,
      S(3) => \clock_tick[16]_i_2_n_0\,
      S(2) => \clock_tick[16]_i_3_n_0\,
      S(1) => \clock_tick[16]_i_4_n_0\,
      S(0) => \clock_tick[16]_i_5_n_0\
    );
\clock_tick_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[16]_i_1_n_6\,
      Q => clock_tick_reg(17)
    );
\clock_tick_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[16]_i_1_n_5\,
      Q => clock_tick_reg(18)
    );
\clock_tick_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[16]_i_1_n_4\,
      Q => clock_tick_reg(19)
    );
\clock_tick_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[0]_i_1_n_6\,
      Q => clock_tick_reg(1)
    );
\clock_tick_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[20]_i_1_n_7\,
      Q => clock_tick_reg(20)
    );
\clock_tick_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[16]_i_1_n_0\,
      CO(3) => \clock_tick_reg[20]_i_1_n_0\,
      CO(2) => \clock_tick_reg[20]_i_1_n_1\,
      CO(1) => \clock_tick_reg[20]_i_1_n_2\,
      CO(0) => \clock_tick_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[20]_i_1_n_4\,
      O(2) => \clock_tick_reg[20]_i_1_n_5\,
      O(1) => \clock_tick_reg[20]_i_1_n_6\,
      O(0) => \clock_tick_reg[20]_i_1_n_7\,
      S(3) => \clock_tick[20]_i_2_n_0\,
      S(2) => \clock_tick[20]_i_3_n_0\,
      S(1) => \clock_tick[20]_i_4_n_0\,
      S(0) => \clock_tick[20]_i_5_n_0\
    );
\clock_tick_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[20]_i_1_n_6\,
      Q => clock_tick_reg(21)
    );
\clock_tick_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[20]_i_1_n_5\,
      Q => clock_tick_reg(22)
    );
\clock_tick_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[20]_i_1_n_4\,
      Q => clock_tick_reg(23)
    );
\clock_tick_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[24]_i_1_n_7\,
      Q => clock_tick_reg(24)
    );
\clock_tick_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[20]_i_1_n_0\,
      CO(3) => \clock_tick_reg[24]_i_1_n_0\,
      CO(2) => \clock_tick_reg[24]_i_1_n_1\,
      CO(1) => \clock_tick_reg[24]_i_1_n_2\,
      CO(0) => \clock_tick_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[24]_i_1_n_4\,
      O(2) => \clock_tick_reg[24]_i_1_n_5\,
      O(1) => \clock_tick_reg[24]_i_1_n_6\,
      O(0) => \clock_tick_reg[24]_i_1_n_7\,
      S(3) => \clock_tick[24]_i_2_n_0\,
      S(2) => \clock_tick[24]_i_3_n_0\,
      S(1) => \clock_tick[24]_i_4_n_0\,
      S(0) => \clock_tick[24]_i_5_n_0\
    );
\clock_tick_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[24]_i_1_n_6\,
      Q => clock_tick_reg(25)
    );
\clock_tick_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[24]_i_1_n_5\,
      Q => clock_tick_reg(26)
    );
\clock_tick_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[24]_i_1_n_4\,
      Q => clock_tick_reg(27)
    );
\clock_tick_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[28]_i_1_n_7\,
      Q => clock_tick_reg(28)
    );
\clock_tick_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[24]_i_1_n_0\,
      CO(3) => \NLW_clock_tick_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \clock_tick_reg[28]_i_1_n_1\,
      CO(1) => \clock_tick_reg[28]_i_1_n_2\,
      CO(0) => \clock_tick_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[28]_i_1_n_4\,
      O(2) => \clock_tick_reg[28]_i_1_n_5\,
      O(1) => \clock_tick_reg[28]_i_1_n_6\,
      O(0) => \clock_tick_reg[28]_i_1_n_7\,
      S(3) => \clock_tick[28]_i_2_n_0\,
      S(2) => \clock_tick[28]_i_3_n_0\,
      S(1) => \clock_tick[28]_i_4_n_0\,
      S(0) => \clock_tick[28]_i_5_n_0\
    );
\clock_tick_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[28]_i_1_n_6\,
      Q => clock_tick_reg(29)
    );
\clock_tick_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[0]_i_1_n_5\,
      Q => clock_tick_reg(2)
    );
\clock_tick_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[28]_i_1_n_5\,
      Q => clock_tick_reg(30)
    );
\clock_tick_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[28]_i_1_n_4\,
      Q => clock_tick_reg(31)
    );
\clock_tick_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[0]_i_1_n_4\,
      Q => clock_tick_reg(3)
    );
\clock_tick_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[4]_i_1_n_7\,
      Q => clock_tick_reg(4)
    );
\clock_tick_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[0]_i_1_n_0\,
      CO(3) => \clock_tick_reg[4]_i_1_n_0\,
      CO(2) => \clock_tick_reg[4]_i_1_n_1\,
      CO(1) => \clock_tick_reg[4]_i_1_n_2\,
      CO(0) => \clock_tick_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[4]_i_1_n_4\,
      O(2) => \clock_tick_reg[4]_i_1_n_5\,
      O(1) => \clock_tick_reg[4]_i_1_n_6\,
      O(0) => \clock_tick_reg[4]_i_1_n_7\,
      S(3) => \clock_tick[4]_i_2_n_0\,
      S(2) => \clock_tick[4]_i_3_n_0\,
      S(1) => \clock_tick[4]_i_4_n_0\,
      S(0) => \clock_tick[4]_i_5_n_0\
    );
\clock_tick_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[4]_i_1_n_6\,
      Q => clock_tick_reg(5)
    );
\clock_tick_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[4]_i_1_n_5\,
      Q => clock_tick_reg(6)
    );
\clock_tick_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[4]_i_1_n_4\,
      Q => clock_tick_reg(7)
    );
\clock_tick_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[8]_i_1_n_7\,
      Q => clock_tick_reg(8)
    );
\clock_tick_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[4]_i_1_n_0\,
      CO(3) => \clock_tick_reg[8]_i_1_n_0\,
      CO(2) => \clock_tick_reg[8]_i_1_n_1\,
      CO(1) => \clock_tick_reg[8]_i_1_n_2\,
      CO(0) => \clock_tick_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[8]_i_1_n_4\,
      O(2) => \clock_tick_reg[8]_i_1_n_5\,
      O(1) => \clock_tick_reg[8]_i_1_n_6\,
      O(0) => \clock_tick_reg[8]_i_1_n_7\,
      S(3) => \clock_tick[8]_i_2_n_0\,
      S(2) => \clock_tick[8]_i_3_n_0\,
      S(1) => \clock_tick[8]_i_4_n_0\,
      S(0) => \clock_tick[8]_i_5_n_0\
    );
\clock_tick_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \clock_tick_reg[8]_i_1_n_6\,
      Q => clock_tick_reg(9)
    );
\command_queue_in[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF8000FFFF"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg_2,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_ARADDR(1),
      I5 => S_AXI_0_AWADDR(1),
      O => \command_queue_in[32]_i_1_n_0\
    );
\command_queue_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(0),
      Q => \command_queue_in_reg_n_0_[0]\
    );
\command_queue_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(12),
      Q => \command_queue_in_reg_n_0_[12]\
    );
\command_queue_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(13),
      Q => \command_queue_in_reg_n_0_[13]\
    );
\command_queue_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(1),
      Q => \command_queue_in_reg_n_0_[1]\
    );
\command_queue_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(24),
      Q => \command_queue_in_reg_n_0_[24]\
    );
\command_queue_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(28),
      Q => \command_queue_in_reg_n_0_[28]\
    );
\command_queue_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(2),
      Q => \command_queue_in_reg_n_0_[2]\
    );
\command_queue_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => \command_queue_in[32]_i_1_n_0\,
      Q => \command_queue_in_reg_n_0_[32]\
    );
\command_queue_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(3),
      Q => \command_queue_in_reg_n_0_[3]\
    );
\command_queue_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(4),
      Q => \command_queue_in_reg_n_0_[4]\
    );
\command_queue_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(5),
      Q => \command_queue_in_reg_n_0_[5]\
    );
\command_queue_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => command_queue_write,
      CLR => reset,
      D => S_AXI_0_WDATA(6),
      Q => \command_queue_in_reg_n_0_[6]\
    );
\command_queue_mem[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][0]_i_1_n_0\
    );
\command_queue_mem[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][12]_i_1_n_0\
    );
\command_queue_mem[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][13]_i_1_n_0\
    );
\command_queue_mem[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][1]_i_1_n_0\
    );
\command_queue_mem[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][24]_i_1_n_0\
    );
\command_queue_mem[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][28]_i_1_n_0\
    );
\command_queue_mem[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][2]_i_1_n_0\
    );
\command_queue_mem[0][32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010FF1010"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[0][32]_i_1_n_0\
    );
\command_queue_mem[0][32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][32]_i_2_n_0\
    );
\command_queue_mem[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][3]_i_1_n_0\
    );
\command_queue_mem[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][4]_i_1_n_0\
    );
\command_queue_mem[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][5]_i_1_n_0\
    );
\command_queue_mem[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][6]_i_1_n_0\
    );
\command_queue_mem[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][0]_i_1_n_0\
    );
\command_queue_mem[1][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][12]_i_1_n_0\
    );
\command_queue_mem[1][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][13]_i_1_n_0\
    );
\command_queue_mem[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][1]_i_1_n_0\
    );
\command_queue_mem[1][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][24]_i_1_n_0\
    );
\command_queue_mem[1][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][28]_i_1_n_0\
    );
\command_queue_mem[1][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][2]_i_1_n_0\
    );
\command_queue_mem[1][32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[1][32]_i_1_n_0\
    );
\command_queue_mem[1][32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][32]_i_2_n_0\
    );
\command_queue_mem[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][3]_i_1_n_0\
    );
\command_queue_mem[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][4]_i_1_n_0\
    );
\command_queue_mem[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][5]_i_1_n_0\
    );
\command_queue_mem[1][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][6]_i_1_n_0\
    );
\command_queue_mem[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][0]_i_1_n_0\
    );
\command_queue_mem[2][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][12]_i_1_n_0\
    );
\command_queue_mem[2][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][13]_i_1_n_0\
    );
\command_queue_mem[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][1]_i_1_n_0\
    );
\command_queue_mem[2][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][24]_i_1_n_0\
    );
\command_queue_mem[2][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][28]_i_1_n_0\
    );
\command_queue_mem[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][2]_i_1_n_0\
    );
\command_queue_mem[2][32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_address(1),
      I5 => command_queue_write_reg_n_0,
      O => \command_queue_mem[2][32]_i_1_n_0\
    );
\command_queue_mem[2][32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][32]_i_2_n_0\
    );
\command_queue_mem[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][3]_i_1_n_0\
    );
\command_queue_mem[2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][4]_i_1_n_0\
    );
\command_queue_mem[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][5]_i_1_n_0\
    );
\command_queue_mem[2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][6]_i_1_n_0\
    );
\command_queue_mem[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][0]_i_1_n_0\
    );
\command_queue_mem[3][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][12]_i_1_n_0\
    );
\command_queue_mem[3][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][13]_i_1_n_0\
    );
\command_queue_mem[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][1]_i_1_n_0\
    );
\command_queue_mem[3][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][24]_i_1_n_0\
    );
\command_queue_mem[3][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][28]_i_1_n_0\
    );
\command_queue_mem[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][2]_i_1_n_0\
    );
\command_queue_mem[3][32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[3][32]_i_1_n_0\
    );
\command_queue_mem[3][32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][32]_i_2_n_0\
    );
\command_queue_mem[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][3]_i_1_n_0\
    );
\command_queue_mem[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][4]_i_1_n_0\
    );
\command_queue_mem[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][5]_i_1_n_0\
    );
\command_queue_mem[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][6]_i_1_n_0\
    );
\command_queue_mem_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][0]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][0]\
    );
\command_queue_mem_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][12]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][12]\
    );
\command_queue_mem_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][13]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][13]\
    );
\command_queue_mem_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][1]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][1]\
    );
\command_queue_mem_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][24]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][24]\
    );
\command_queue_mem_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][28]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][28]\
    );
\command_queue_mem_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][2]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][2]\
    );
\command_queue_mem_reg[0][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][32]_i_2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][32]\
    );
\command_queue_mem_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][3]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][3]\
    );
\command_queue_mem_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][4]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][4]\
    );
\command_queue_mem_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][5]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][5]\
    );
\command_queue_mem_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[0][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[0][6]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][6]\
    );
\command_queue_mem_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][0]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][0]\
    );
\command_queue_mem_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][12]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][12]\
    );
\command_queue_mem_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][13]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][13]\
    );
\command_queue_mem_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][1]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][1]\
    );
\command_queue_mem_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][24]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][24]\
    );
\command_queue_mem_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][28]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][28]\
    );
\command_queue_mem_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][2]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][2]\
    );
\command_queue_mem_reg[1][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][32]_i_2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][32]\
    );
\command_queue_mem_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][3]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][3]\
    );
\command_queue_mem_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][4]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][4]\
    );
\command_queue_mem_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][5]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][5]\
    );
\command_queue_mem_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[1][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[1][6]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][6]\
    );
\command_queue_mem_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][0]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][0]\
    );
\command_queue_mem_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][12]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][12]\
    );
\command_queue_mem_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][13]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][13]\
    );
\command_queue_mem_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][1]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][1]\
    );
\command_queue_mem_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][24]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][24]\
    );
\command_queue_mem_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][28]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][28]\
    );
\command_queue_mem_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][2]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][2]\
    );
\command_queue_mem_reg[2][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][32]_i_2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][32]\
    );
\command_queue_mem_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][3]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][3]\
    );
\command_queue_mem_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][4]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][4]\
    );
\command_queue_mem_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][5]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][5]\
    );
\command_queue_mem_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[2][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[2][6]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][6]\
    );
\command_queue_mem_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][0]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][0]\
    );
\command_queue_mem_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][12]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][12]\
    );
\command_queue_mem_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][13]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][13]\
    );
\command_queue_mem_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][1]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][1]\
    );
\command_queue_mem_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][24]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][24]\
    );
\command_queue_mem_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][28]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][28]\
    );
\command_queue_mem_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][2]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][2]\
    );
\command_queue_mem_reg[3][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][32]_i_2_n_0\,
      Q => p_5_in
    );
\command_queue_mem_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][3]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][3]\
    );
\command_queue_mem_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][4]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][4]\
    );
\command_queue_mem_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][5]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][5]\
    );
\command_queue_mem_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \command_queue_mem[3][32]_i_1_n_0\,
      CLR => reset,
      D => \command_queue_mem[3][6]_i_1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][6]\
    );
\command_queue_read_address[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_read_reg_n_0,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      O => \command_queue_read_address[0]_i_1_n_0\
    );
\command_queue_read_address[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => command_queue_read_reg_n_0,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      O => \command_queue_read_address[1]_i_1_n_0\
    );
\command_queue_read_address[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_address[2]_i_1_n_0\
    );
\command_queue_read_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \command_queue_read_address[0]_i_1_n_0\,
      Q => \command_queue_read_address_reg_n_0_[0]\
    );
\command_queue_read_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \command_queue_read_address[1]_i_1_n_0\,
      Q => \command_queue_read_address_reg_n_0_[1]\
    );
\command_queue_read_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \command_queue_read_address[2]_i_1_n_0\,
      Q => \command_queue_read_address_reg_n_0_[2]\
    );
command_queue_read_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => command_queue_read_i_2_n_0,
      O => command_queue_read_i_1_n_0
    );
command_queue_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_write_address(1),
      I4 => \command_queue_write_address__0\(2),
      I5 => \command_queue_read_address_reg_n_0_[2]\,
      O => command_queue_read_i_2_n_0
    );
command_queue_read_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => command_queue_read_i_1_n_0,
      Q => command_queue_read_reg_n_0,
      R => reset
    );
\command_queue_write_address[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_write_reg_n_0,
      I1 => command_queue_write_address(0),
      O => \command_queue_write_address[0]_i_1_n_0\
    );
\command_queue_write_address[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => command_queue_write_reg_n_0,
      I2 => command_queue_write_address(1),
      O => \command_queue_write_address[1]_i_1_n_0\
    );
\command_queue_write_address[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => command_queue_write_address(1),
      I1 => command_queue_write_address(0),
      I2 => command_queue_write_reg_n_0,
      I3 => \command_queue_write_address__0\(2),
      O => \command_queue_write_address[2]_i_1_n_0\
    );
\command_queue_write_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \command_queue_write_address[0]_i_1_n_0\,
      Q => command_queue_write_address(0)
    );
\command_queue_write_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \command_queue_write_address[1]_i_1_n_0\,
      Q => command_queue_write_address(1)
    );
\command_queue_write_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \command_queue_write_address[2]_i_1_n_0\,
      Q => \command_queue_write_address__0\(2)
    );
command_queue_write_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^slave_address\(0),
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => command_queue_write_i_3_n_0,
      O => command_queue_write
    );
command_queue_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => S_AXI_0_WVALID,
      I1 => S_AXI_0_AWVALID,
      I2 => axi_awready_reg_2,
      I3 => axi_wready_reg,
      I4 => \^rni_chipselect6_out\,
      O => \^toggle_bits_cpu_side_reg[0]_0\
    );
command_queue_write_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFACFCA"
    )
        port map (
      I0 => S_AXI_0_AWADDR(3),
      I1 => S_AXI_0_ARADDR(3),
      I2 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I3 => S_AXI_0_AWADDR(4),
      I4 => S_AXI_0_ARADDR(4),
      I5 => command_queue_write_i_4_n_0,
      O => command_queue_write_i_3_n_0
    );
command_queue_write_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD8"
    )
        port map (
      I0 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_0_ARADDR(2),
      I2 => S_AXI_0_AWADDR(2),
      I3 => \^rni_readdata_delayed_reg[0]\,
      O => command_queue_write_i_4_n_0
    );
command_queue_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => command_queue_write,
      Q => command_queue_write_reg_n_0
    );
dap_rni_select_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000330A000A33"
    )
        port map (
      I0 => \^dap_rni_select_reg\,
      I1 => S_AXI_0_AWADDR(9),
      I2 => S_AXI_0_ARADDR(9),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(8),
      I5 => S_AXI_0_ARADDR(8),
      O => \^rni_chipselect6_out\
    );
dap_send_buffer_select_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_0_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      O => \^dap_rni_select_reg\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(0),
      Q => RAM_reg_1(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(2),
      Q => RAM_reg_1(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(3),
      Q => RAM_reg_1(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(4),
      Q => RAM_reg_1(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(5),
      Q => RAM_reg_1(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(6),
      Q => RAM_reg_1(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(7),
      Q => RAM_reg_1(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(8),
      Q => RAM_reg_1(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(9),
      Q => RAM_reg_1(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(10),
      Q => RAM_reg_1(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(11),
      Q => RAM_reg_1(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(1),
      Q => RAM_reg_1(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(12),
      Q => RAM_reg_1(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(13),
      Q => RAM_reg_1(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(14),
      Q => RAM_reg_1(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(15),
      Q => RAM_reg_1(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(16),
      Q => RAM_reg_1(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(17),
      Q => RAM_reg_1(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(18),
      Q => RAM_reg_1(26)
    );
\data_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(19),
      Q => RAM_reg_1(27)
    );
\data_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(20),
      Q => RAM_reg_1(28)
    );
\data_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(21),
      Q => RAM_reg_1(29)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(2),
      Q => RAM_reg_1(2)
    );
\data_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(22),
      Q => RAM_reg_1(30)
    );
\data_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(23),
      Q => RAM_reg_1(31)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(3),
      Q => RAM_reg_1(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(4),
      Q => RAM_reg_1(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(5),
      Q => RAM_reg_1(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(6),
      Q => RAM_reg_1(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \Outport[6]\(7),
      Q => RAM_reg_1(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(0),
      Q => RAM_reg_1(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => \mem_reg[31]\(1),
      Q => RAM_reg_1(9)
    );
\delay[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(0),
      I2 => \^out\(1),
      O => \delay[0]_i_1_n_0\
    );
\delay[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \^out\(1),
      O => \delay[1]_i_1_n_0\
    );
\delay[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(1),
      I1 => \delay__0\(0),
      I2 => \delay__0\(2),
      I3 => \^out\(0),
      O => \delay[2]_i_1_n_0\
    );
\delay[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444441"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(3),
      I2 => \delay__0\(1),
      I3 => \delay__0\(0),
      I4 => \delay__0\(2),
      I5 => \^out\(1),
      O => \delay[3]_i_1_n_0\
    );
\delay[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(4),
      I2 => \delay[4]_i_2_n_0\,
      I3 => \^out\(1),
      O => \delay[4]_i_1_n_0\
    );
\delay[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(2),
      I1 => \delay__0\(0),
      I2 => \delay__0\(1),
      I3 => \delay__0\(3),
      O => \delay[4]_i_2_n_0\
    );
\delay[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_0_ARESETN,
      O => \delay[5]_i_1_n_0\
    );
\delay[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(5),
      I2 => \delay[5]_i_3_n_0\,
      I3 => \^out\(1),
      O => \delay[5]_i_2_n_0\
    );
\delay[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay__0\(3),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \delay__0\(2),
      I4 => \delay__0\(4),
      O => \delay[5]_i_3_n_0\
    );
\delay[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \delay[8]_i_5_n_0\,
      I1 => \delay__0\(6),
      I2 => \^out\(0),
      O => \delay[6]_i_1_n_0\
    );
\delay[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(6),
      I1 => \delay[8]_i_5_n_0\,
      I2 => \delay__0\(7),
      I3 => \^out\(0),
      O => \delay[7]_i_1_n_0\
    );
\delay[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_0_ARESETN,
      O => \delay[8]_i_1_n_0\
    );
\delay[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5008000800000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \delay[8]_i_4_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_0_ARESETN,
      O => \delay[8]_i_2_n_0\
    );
\delay[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      I4 => \^out\(0),
      O => \delay[8]_i_3_n_0\
    );
\delay[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      O => \delay[8]_i_4_n_0\
    );
\delay[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay__0\(4),
      I1 => \delay__0\(2),
      I2 => \delay__0\(0),
      I3 => \delay__0\(1),
      I4 => \delay__0\(3),
      I5 => \delay__0\(5),
      O => \delay[8]_i_5_n_0\
    );
\delay_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[0]_i_1_n_0\,
      Q => \delay__0\(0),
      S => \delay[5]_i_1_n_0\
    );
\delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[1]_i_1_n_0\,
      Q => \delay__0\(1),
      S => \delay[5]_i_1_n_0\
    );
\delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[2]_i_1_n_0\,
      Q => \delay__0\(2),
      R => \delay[8]_i_1_n_0\
    );
\delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[3]_i_1_n_0\,
      Q => \delay__0\(3),
      S => \delay[5]_i_1_n_0\
    );
\delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[4]_i_1_n_0\,
      Q => \delay__0\(4),
      S => \delay[5]_i_1_n_0\
    );
\delay_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[5]_i_2_n_0\,
      Q => \delay__0\(5),
      S => \delay[5]_i_1_n_0\
    );
\delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[6]_i_1_n_0\,
      Q => \delay__0\(6),
      R => \delay[8]_i_1_n_0\
    );
\delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[7]_i_1_n_0\,
      Q => \delay__0\(7),
      R => \delay[8]_i_1_n_0\
    );
\delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \delay[8]_i_2_n_0\,
      D => \delay[8]_i_3_n_0\,
      Q => \delay__0\(8),
      R => \delay[8]_i_1_n_0\
    );
\dest_col[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1_n_0\,
      I1 => S_AXI_0_ARESETN,
      I2 => \dest_col[0]_i_2_n_0\,
      I3 => \dest_col[0]_i_3_n_0\,
      I4 => dest_col,
      O => \dest_col[0]_i_1_n_0\
    );
\dest_col[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\,
      I3 => \src_buffer[0]_i_2_n_0\,
      I4 => \dest_pid[7]_i_9_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][EW]\,
      O => \dest_col[0]_i_2_n_0\
    );
\dest_col[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\,
      I2 => \dest_pid[7]_i_5_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I5 => \dest_col[0]_i_4_n_0\,
      O => \dest_col[0]_i_3_n_0\
    );
\dest_col[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][28]\,
      I4 => \command_queue_mem_reg_n_0_[1][28]\,
      I5 => \command_queue_mem_reg_n_0_[2][28]\,
      O => \dest_col[0]_i_4_n_0\
    );
\dest_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \dest_col[0]_i_1_n_0\,
      Q => dest_col,
      R => '0'
    );
\dest_pid[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(0),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(0),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[0]_i_2_n_0\,
      O => \dest_pid[0]_i_1_n_0\
    );
\dest_pid[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(0),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(0),
      O => \dest_pid[0]_i_2_n_0\
    );
\dest_pid[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(1),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(1),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[1]_i_2_n_0\,
      O => \dest_pid[1]_i_1_n_0\
    );
\dest_pid[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(1),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(1),
      O => \dest_pid[1]_i_2_n_0\
    );
\dest_pid[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(2),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(2),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[2]_i_2_n_0\,
      O => \dest_pid[2]_i_1_n_0\
    );
\dest_pid[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(2),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(2),
      O => \dest_pid[2]_i_2_n_0\
    );
\dest_pid[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(3),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(3),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[3]_i_2_n_0\,
      O => \dest_pid[3]_i_1_n_0\
    );
\dest_pid[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(3),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(3),
      O => \dest_pid[3]_i_2_n_0\
    );
\dest_pid[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(4),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(4),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[4]_i_2_n_0\,
      O => \dest_pid[4]_i_1_n_0\
    );
\dest_pid[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(4),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(4),
      O => \dest_pid[4]_i_2_n_0\
    );
\dest_pid[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(5),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(5),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[5]_i_2_n_0\,
      O => \dest_pid[5]_i_1_n_0\
    );
\dest_pid[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(5),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(5),
      O => \dest_pid[5]_i_2_n_0\
    );
\dest_pid[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(6),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(6),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[6]_i_2_n_0\,
      O => \dest_pid[6]_i_1_n_0\
    );
\dest_pid[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(6),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(6),
      O => \dest_pid[6]_i_2_n_0\
    );
\dest_pid[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \src_buffer[1]_i_1_n_0\,
      I1 => S_AXI_0_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      O => \dest_pid[7]_i_1_n_0\
    );
\dest_pid[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \src_buffer[1]_i_1_n_0\,
      I1 => S_AXI_0_ARESETN,
      O => \dest_pid[7]_i_2_n_0\
    );
\dest_pid[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(7),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(7),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \dest_pid[7]_i_6_n_0\,
      O => \dest_pid[7]_i_3_n_0\
    );
\dest_pid[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \dest_pid[7]_i_7_n_0\,
      I1 => \dest_pid[7]_i_8_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\,
      O => \dest_pid[7]_i_4_n_0\
    );
\dest_pid[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \dest_pid[7]_i_8_n_0\,
      I1 => \dest_pid[7]_i_7_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\,
      O => \dest_pid[7]_i_5_n_0\
    );
\dest_pid[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(7),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(7),
      O => \dest_pid[7]_i_6_n_0\
    );
\dest_pid[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][12]\,
      I4 => \command_queue_mem_reg_n_0_[1][12]\,
      I5 => \command_queue_mem_reg_n_0_[2][12]\,
      O => \dest_pid[7]_i_7_n_0\
    );
\dest_pid[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][13]\,
      I4 => \command_queue_mem_reg_n_0_[1][13]\,
      I5 => \command_queue_mem_reg_n_0_[2][13]\,
      O => \dest_pid[7]_i_8_n_0\
    );
\dest_pid[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dest_pid[7]_i_7_n_0\,
      I1 => \dest_pid[7]_i_8_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\,
      O => \dest_pid[7]_i_9_n_0\
    );
\dest_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[0]_i_1_n_0\,
      Q => dest_pid(0),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[1]_i_1_n_0\,
      Q => dest_pid(1),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[2]_i_1_n_0\,
      Q => dest_pid(2),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[3]_i_1_n_0\,
      Q => dest_pid(3),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[4]_i_1_n_0\,
      Q => dest_pid(4),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[5]_i_1_n_0\,
      Q => dest_pid(5),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[6]_i_1_n_0\,
      Q => dest_pid(6),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \dest_pid[7]_i_3_n_0\,
      Q => dest_pid(7),
      R => \dest_pid[7]_i_1_n_0\
    );
\dest_row[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1_n_0\,
      I1 => S_AXI_0_ARESETN,
      I2 => \dest_row[0]_i_2_n_0\,
      I3 => \dest_row[0]_i_3_n_0\,
      I4 => dest_row,
      O => \dest_row[0]_i_1_n_0\
    );
\dest_row[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\,
      I3 => \src_buffer[0]_i_2_n_0\,
      I4 => \dest_pid[7]_i_9_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][NS]\,
      O => \dest_row[0]_i_2_n_0\
    );
\dest_row[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\,
      I2 => \dest_pid[7]_i_5_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2_n_0\,
      I5 => \dest_row[0]_i_4_n_0\,
      O => \dest_row[0]_i_3_n_0\
    );
\dest_row[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][24]\,
      I4 => \command_queue_mem_reg_n_0_[1][24]\,
      I5 => \command_queue_mem_reg_n_0_[2][24]\,
      O => \dest_row[0]_i_4_n_0\
    );
\dest_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \dest_row[0]_i_1_n_0\,
      Q => dest_row,
      R => '0'
    );
\global_clock[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^old_globalsync_reg_0\,
      I1 => \^old_heartbeat_0\,
      O => slave_irq0_2
    );
\global_clock[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^old_globalsync_reg_0\,
      I1 => old_heartbeat,
      O => slave_irq0
    );
\global_clock[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^old_globalsync_reg_0\,
      I1 => old_heartbeat_2,
      O => slave_irq0_0
    );
\global_clock[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^old_globalsync_reg_0\,
      I1 => old_heartbeat_3,
      O => slave_irq0_1
    );
\global_clock[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(3),
      O => \global_clock[0]_i_3_n_0\
    );
\global_clock[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(2),
      O => \global_clock[0]_i_4_n_0\
    );
\global_clock[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(1),
      O => \global_clock[0]_i_5_n_0\
    );
\global_clock[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => global_clock_reg(0),
      O => \global_clock[0]_i_6_n_0\
    );
\global_clock[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(15),
      O => \global_clock[12]_i_2_n_0\
    );
\global_clock[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(14),
      O => \global_clock[12]_i_3_n_0\
    );
\global_clock[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(13),
      O => \global_clock[12]_i_4_n_0\
    );
\global_clock[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(12),
      O => \global_clock[12]_i_5_n_0\
    );
\global_clock[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(19),
      O => \global_clock[16]_i_2_n_0\
    );
\global_clock[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(18),
      O => \global_clock[16]_i_3_n_0\
    );
\global_clock[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(17),
      O => \global_clock[16]_i_4_n_0\
    );
\global_clock[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(16),
      O => \global_clock[16]_i_5_n_0\
    );
\global_clock[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(23),
      O => \global_clock[20]_i_2_n_0\
    );
\global_clock[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(22),
      O => \global_clock[20]_i_3_n_0\
    );
\global_clock[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(21),
      O => \global_clock[20]_i_4_n_0\
    );
\global_clock[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(20),
      O => \global_clock[20]_i_5_n_0\
    );
\global_clock[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(27),
      O => \global_clock[24]_i_2_n_0\
    );
\global_clock[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(26),
      O => \global_clock[24]_i_3_n_0\
    );
\global_clock[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(25),
      O => \global_clock[24]_i_4_n_0\
    );
\global_clock[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(24),
      O => \global_clock[24]_i_5_n_0\
    );
\global_clock[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(31),
      O => \global_clock[28]_i_2_n_0\
    );
\global_clock[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(30),
      O => \global_clock[28]_i_3_n_0\
    );
\global_clock[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(29),
      O => \global_clock[28]_i_4_n_0\
    );
\global_clock[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(28),
      O => \global_clock[28]_i_5_n_0\
    );
\global_clock[32]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(35),
      O => \global_clock[32]_i_2_n_0\
    );
\global_clock[32]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(34),
      O => \global_clock[32]_i_3_n_0\
    );
\global_clock[32]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(33),
      O => \global_clock[32]_i_4_n_0\
    );
\global_clock[32]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(32),
      O => \global_clock[32]_i_5_n_0\
    );
\global_clock[36]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(39),
      O => \global_clock[36]_i_2_n_0\
    );
\global_clock[36]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(38),
      O => \global_clock[36]_i_3_n_0\
    );
\global_clock[36]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(37),
      O => \global_clock[36]_i_4_n_0\
    );
\global_clock[36]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(36),
      O => \global_clock[36]_i_5_n_0\
    );
\global_clock[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(7),
      O => \global_clock[4]_i_2_n_0\
    );
\global_clock[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(6),
      O => \global_clock[4]_i_3_n_0\
    );
\global_clock[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(5),
      O => \global_clock[4]_i_4_n_0\
    );
\global_clock[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(4),
      O => \global_clock[4]_i_5_n_0\
    );
\global_clock[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(11),
      O => \global_clock[8]_i_2_n_0\
    );
\global_clock[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(10),
      O => \global_clock[8]_i_3_n_0\
    );
\global_clock[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(9),
      O => \global_clock[8]_i_4_n_0\
    );
\global_clock[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(8),
      O => \global_clock[8]_i_5_n_0\
    );
\global_clock_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[0]_i_2_n_7\,
      Q => global_clock_reg(0)
    );
\global_clock_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \global_clock_reg[0]_i_2_n_0\,
      CO(2) => \global_clock_reg[0]_i_2_n_1\,
      CO(1) => \global_clock_reg[0]_i_2_n_2\,
      CO(0) => \global_clock_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \global_clock_reg[0]_i_2_n_4\,
      O(2) => \global_clock_reg[0]_i_2_n_5\,
      O(1) => \global_clock_reg[0]_i_2_n_6\,
      O(0) => \global_clock_reg[0]_i_2_n_7\,
      S(3) => \global_clock[0]_i_3_n_0\,
      S(2) => \global_clock[0]_i_4_n_0\,
      S(1) => \global_clock[0]_i_5_n_0\,
      S(0) => \global_clock[0]_i_6_n_0\
    );
\global_clock_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[8]_i_1_n_5\,
      Q => global_clock_reg(10)
    );
\global_clock_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[8]_i_1_n_4\,
      Q => global_clock_reg(11)
    );
\global_clock_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[12]_i_1_n_7\,
      Q => global_clock_reg(12)
    );
\global_clock_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[8]_i_1_n_0\,
      CO(3) => \global_clock_reg[12]_i_1_n_0\,
      CO(2) => \global_clock_reg[12]_i_1_n_1\,
      CO(1) => \global_clock_reg[12]_i_1_n_2\,
      CO(0) => \global_clock_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[12]_i_1_n_4\,
      O(2) => \global_clock_reg[12]_i_1_n_5\,
      O(1) => \global_clock_reg[12]_i_1_n_6\,
      O(0) => \global_clock_reg[12]_i_1_n_7\,
      S(3) => \global_clock[12]_i_2_n_0\,
      S(2) => \global_clock[12]_i_3_n_0\,
      S(1) => \global_clock[12]_i_4_n_0\,
      S(0) => \global_clock[12]_i_5_n_0\
    );
\global_clock_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[12]_i_1_n_6\,
      Q => global_clock_reg(13)
    );
\global_clock_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[12]_i_1_n_5\,
      Q => global_clock_reg(14)
    );
\global_clock_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[12]_i_1_n_4\,
      Q => global_clock_reg(15)
    );
\global_clock_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[16]_i_1_n_7\,
      Q => global_clock_reg(16)
    );
\global_clock_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[12]_i_1_n_0\,
      CO(3) => \global_clock_reg[16]_i_1_n_0\,
      CO(2) => \global_clock_reg[16]_i_1_n_1\,
      CO(1) => \global_clock_reg[16]_i_1_n_2\,
      CO(0) => \global_clock_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[16]_i_1_n_4\,
      O(2) => \global_clock_reg[16]_i_1_n_5\,
      O(1) => \global_clock_reg[16]_i_1_n_6\,
      O(0) => \global_clock_reg[16]_i_1_n_7\,
      S(3) => \global_clock[16]_i_2_n_0\,
      S(2) => \global_clock[16]_i_3_n_0\,
      S(1) => \global_clock[16]_i_4_n_0\,
      S(0) => \global_clock[16]_i_5_n_0\
    );
\global_clock_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[16]_i_1_n_6\,
      Q => global_clock_reg(17)
    );
\global_clock_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[16]_i_1_n_5\,
      Q => global_clock_reg(18)
    );
\global_clock_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[16]_i_1_n_4\,
      Q => global_clock_reg(19)
    );
\global_clock_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[0]_i_2_n_6\,
      Q => global_clock_reg(1)
    );
\global_clock_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[20]_i_1_n_7\,
      Q => global_clock_reg(20)
    );
\global_clock_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[16]_i_1_n_0\,
      CO(3) => \global_clock_reg[20]_i_1_n_0\,
      CO(2) => \global_clock_reg[20]_i_1_n_1\,
      CO(1) => \global_clock_reg[20]_i_1_n_2\,
      CO(0) => \global_clock_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[20]_i_1_n_4\,
      O(2) => \global_clock_reg[20]_i_1_n_5\,
      O(1) => \global_clock_reg[20]_i_1_n_6\,
      O(0) => \global_clock_reg[20]_i_1_n_7\,
      S(3) => \global_clock[20]_i_2_n_0\,
      S(2) => \global_clock[20]_i_3_n_0\,
      S(1) => \global_clock[20]_i_4_n_0\,
      S(0) => \global_clock[20]_i_5_n_0\
    );
\global_clock_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[20]_i_1_n_6\,
      Q => global_clock_reg(21)
    );
\global_clock_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[20]_i_1_n_5\,
      Q => global_clock_reg(22)
    );
\global_clock_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[20]_i_1_n_4\,
      Q => global_clock_reg(23)
    );
\global_clock_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[24]_i_1_n_7\,
      Q => global_clock_reg(24)
    );
\global_clock_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[20]_i_1_n_0\,
      CO(3) => \global_clock_reg[24]_i_1_n_0\,
      CO(2) => \global_clock_reg[24]_i_1_n_1\,
      CO(1) => \global_clock_reg[24]_i_1_n_2\,
      CO(0) => \global_clock_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[24]_i_1_n_4\,
      O(2) => \global_clock_reg[24]_i_1_n_5\,
      O(1) => \global_clock_reg[24]_i_1_n_6\,
      O(0) => \global_clock_reg[24]_i_1_n_7\,
      S(3) => \global_clock[24]_i_2_n_0\,
      S(2) => \global_clock[24]_i_3_n_0\,
      S(1) => \global_clock[24]_i_4_n_0\,
      S(0) => \global_clock[24]_i_5_n_0\
    );
\global_clock_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[24]_i_1_n_6\,
      Q => global_clock_reg(25)
    );
\global_clock_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[24]_i_1_n_5\,
      Q => global_clock_reg(26)
    );
\global_clock_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[24]_i_1_n_4\,
      Q => global_clock_reg(27)
    );
\global_clock_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[28]_i_1_n_7\,
      Q => global_clock_reg(28)
    );
\global_clock_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[24]_i_1_n_0\,
      CO(3) => \global_clock_reg[28]_i_1_n_0\,
      CO(2) => \global_clock_reg[28]_i_1_n_1\,
      CO(1) => \global_clock_reg[28]_i_1_n_2\,
      CO(0) => \global_clock_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[28]_i_1_n_4\,
      O(2) => \global_clock_reg[28]_i_1_n_5\,
      O(1) => \global_clock_reg[28]_i_1_n_6\,
      O(0) => \global_clock_reg[28]_i_1_n_7\,
      S(3) => \global_clock[28]_i_2_n_0\,
      S(2) => \global_clock[28]_i_3_n_0\,
      S(1) => \global_clock[28]_i_4_n_0\,
      S(0) => \global_clock[28]_i_5_n_0\
    );
\global_clock_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[28]_i_1_n_6\,
      Q => global_clock_reg(29)
    );
\global_clock_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[0]_i_2_n_5\,
      Q => global_clock_reg(2)
    );
\global_clock_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[28]_i_1_n_5\,
      Q => global_clock_reg(30)
    );
\global_clock_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[28]_i_1_n_4\,
      Q => global_clock_reg(31)
    );
\global_clock_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[32]_i_1_n_7\,
      Q => \global_clock_reg__0\(32)
    );
\global_clock_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[28]_i_1_n_0\,
      CO(3) => \global_clock_reg[32]_i_1_n_0\,
      CO(2) => \global_clock_reg[32]_i_1_n_1\,
      CO(1) => \global_clock_reg[32]_i_1_n_2\,
      CO(0) => \global_clock_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[32]_i_1_n_4\,
      O(2) => \global_clock_reg[32]_i_1_n_5\,
      O(1) => \global_clock_reg[32]_i_1_n_6\,
      O(0) => \global_clock_reg[32]_i_1_n_7\,
      S(3) => \global_clock[32]_i_2_n_0\,
      S(2) => \global_clock[32]_i_3_n_0\,
      S(1) => \global_clock[32]_i_4_n_0\,
      S(0) => \global_clock[32]_i_5_n_0\
    );
\global_clock_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[32]_i_1_n_6\,
      Q => \global_clock_reg__0\(33)
    );
\global_clock_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[32]_i_1_n_5\,
      Q => \global_clock_reg__0\(34)
    );
\global_clock_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[32]_i_1_n_4\,
      Q => \global_clock_reg__0\(35)
    );
\global_clock_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[36]_i_1_n_7\,
      Q => \global_clock_reg__0\(36)
    );
\global_clock_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[32]_i_1_n_0\,
      CO(3) => \NLW_global_clock_reg[36]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \global_clock_reg[36]_i_1_n_1\,
      CO(1) => \global_clock_reg[36]_i_1_n_2\,
      CO(0) => \global_clock_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[36]_i_1_n_4\,
      O(2) => \global_clock_reg[36]_i_1_n_5\,
      O(1) => \global_clock_reg[36]_i_1_n_6\,
      O(0) => \global_clock_reg[36]_i_1_n_7\,
      S(3) => \global_clock[36]_i_2_n_0\,
      S(2) => \global_clock[36]_i_3_n_0\,
      S(1) => \global_clock[36]_i_4_n_0\,
      S(0) => \global_clock[36]_i_5_n_0\
    );
\global_clock_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[36]_i_1_n_6\,
      Q => \global_clock_reg__0\(37)
    );
\global_clock_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[36]_i_1_n_5\,
      Q => \global_clock_reg__0\(38)
    );
\global_clock_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[36]_i_1_n_4\,
      Q => \global_clock_reg__0\(39)
    );
\global_clock_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[0]_i_2_n_4\,
      Q => global_clock_reg(3)
    );
\global_clock_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[4]_i_1_n_7\,
      Q => global_clock_reg(4)
    );
\global_clock_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[0]_i_2_n_0\,
      CO(3) => \global_clock_reg[4]_i_1_n_0\,
      CO(2) => \global_clock_reg[4]_i_1_n_1\,
      CO(1) => \global_clock_reg[4]_i_1_n_2\,
      CO(0) => \global_clock_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[4]_i_1_n_4\,
      O(2) => \global_clock_reg[4]_i_1_n_5\,
      O(1) => \global_clock_reg[4]_i_1_n_6\,
      O(0) => \global_clock_reg[4]_i_1_n_7\,
      S(3) => \global_clock[4]_i_2_n_0\,
      S(2) => \global_clock[4]_i_3_n_0\,
      S(1) => \global_clock[4]_i_4_n_0\,
      S(0) => \global_clock[4]_i_5_n_0\
    );
\global_clock_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[4]_i_1_n_6\,
      Q => global_clock_reg(5)
    );
\global_clock_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[4]_i_1_n_5\,
      Q => global_clock_reg(6)
    );
\global_clock_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[4]_i_1_n_4\,
      Q => global_clock_reg(7)
    );
\global_clock_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[8]_i_1_n_7\,
      Q => global_clock_reg(8)
    );
\global_clock_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[4]_i_1_n_0\,
      CO(3) => \global_clock_reg[8]_i_1_n_0\,
      CO(2) => \global_clock_reg[8]_i_1_n_1\,
      CO(1) => \global_clock_reg[8]_i_1_n_2\,
      CO(0) => \global_clock_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[8]_i_1_n_4\,
      O(2) => \global_clock_reg[8]_i_1_n_5\,
      O(1) => \global_clock_reg[8]_i_1_n_6\,
      O(0) => \global_clock_reg[8]_i_1_n_7\,
      S(3) => \global_clock[8]_i_2_n_0\,
      S(2) => \global_clock[8]_i_3_n_0\,
      S(1) => \global_clock[8]_i_4_n_0\,
      S(0) => \global_clock[8]_i_5_n_0\
    );
\global_clock_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => slave_irq0_2,
      CLR => reset,
      D => \global_clock_reg[8]_i_1_n_6\,
      Q => global_clock_reg(9)
    );
\heartbeat_generator.GlobalSync_retimed_reg\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.setup_reg_0\,
      Q => \^old_globalsync_reg_0\
    );
\heartbeat_generator.setup_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.setup_reg_1\,
      Q => \^setup\
    );
\heartbeat_generator.timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40445155"
    )
        port map (
      I0 => timer(0),
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[0]_i_1_n_0\
    );
\heartbeat_generator.timer[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[12]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[10]_i_1_n_0\
    );
\heartbeat_generator.timer[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[12]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[11]_i_1_n_0\
    );
\heartbeat_generator.timer[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[12]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[12]_i_1_n_0\
    );
\heartbeat_generator.timer[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(12),
      O => \heartbeat_generator.timer[12]_i_3_n_0\
    );
\heartbeat_generator.timer[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(11),
      O => \heartbeat_generator.timer[12]_i_4_n_0\
    );
\heartbeat_generator.timer[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(10),
      O => \heartbeat_generator.timer[12]_i_5_n_0\
    );
\heartbeat_generator.timer[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(9),
      O => \heartbeat_generator.timer[12]_i_6_n_0\
    );
\heartbeat_generator.timer[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[16]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[13]_i_1_n_0\
    );
\heartbeat_generator.timer[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[16]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[14]_i_1_n_0\
    );
\heartbeat_generator.timer[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[16]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[15]_i_1_n_0\
    );
\heartbeat_generator.timer[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[16]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[16]_i_1_n_0\
    );
\heartbeat_generator.timer[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(16),
      O => \heartbeat_generator.timer[16]_i_3_n_0\
    );
\heartbeat_generator.timer[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(15),
      O => \heartbeat_generator.timer[16]_i_4_n_0\
    );
\heartbeat_generator.timer[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(14),
      O => \heartbeat_generator.timer[16]_i_5_n_0\
    );
\heartbeat_generator.timer[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(13),
      O => \heartbeat_generator.timer[16]_i_6_n_0\
    );
\heartbeat_generator.timer[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[20]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[17]_i_1_n_0\
    );
\heartbeat_generator.timer[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[20]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[18]_i_1_n_0\
    );
\heartbeat_generator.timer[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[20]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[19]_i_1_n_0\
    );
\heartbeat_generator.timer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[4]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[1]_i_1_n_0\
    );
\heartbeat_generator.timer[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[20]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[20]_i_1_n_0\
    );
\heartbeat_generator.timer[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(20),
      O => \heartbeat_generator.timer[20]_i_3_n_0\
    );
\heartbeat_generator.timer[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(19),
      O => \heartbeat_generator.timer[20]_i_4_n_0\
    );
\heartbeat_generator.timer[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(18),
      O => \heartbeat_generator.timer[20]_i_5_n_0\
    );
\heartbeat_generator.timer[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(17),
      O => \heartbeat_generator.timer[20]_i_6_n_0\
    );
\heartbeat_generator.timer[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[24]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[21]_i_1_n_0\
    );
\heartbeat_generator.timer[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[24]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[22]_i_1_n_0\
    );
\heartbeat_generator.timer[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[24]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[23]_i_1_n_0\
    );
\heartbeat_generator.timer[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[24]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[24]_i_1_n_0\
    );
\heartbeat_generator.timer[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(24),
      O => \heartbeat_generator.timer[24]_i_3_n_0\
    );
\heartbeat_generator.timer[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(23),
      O => \heartbeat_generator.timer[24]_i_4_n_0\
    );
\heartbeat_generator.timer[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(22),
      O => \heartbeat_generator.timer[24]_i_5_n_0\
    );
\heartbeat_generator.timer[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(21),
      O => \heartbeat_generator.timer[24]_i_6_n_0\
    );
\heartbeat_generator.timer[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[28]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[25]_i_1_n_0\
    );
\heartbeat_generator.timer[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[28]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[26]_i_1_n_0\
    );
\heartbeat_generator.timer[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[28]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[27]_i_1_n_0\
    );
\heartbeat_generator.timer[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[28]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[28]_i_1_n_0\
    );
\heartbeat_generator.timer[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(28),
      O => \heartbeat_generator.timer[28]_i_3_n_0\
    );
\heartbeat_generator.timer[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(27),
      O => \heartbeat_generator.timer[28]_i_4_n_0\
    );
\heartbeat_generator.timer[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(26),
      O => \heartbeat_generator.timer[28]_i_5_n_0\
    );
\heartbeat_generator.timer[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(25),
      O => \heartbeat_generator.timer[28]_i_6_n_0\
    );
\heartbeat_generator.timer[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[30]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[29]_i_1_n_0\
    );
\heartbeat_generator.timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[4]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[2]_i_1_n_0\
    );
\heartbeat_generator.timer[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[30]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[30]_i_1_n_0\
    );
\heartbeat_generator.timer[30]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(30),
      O => \heartbeat_generator.timer[30]_i_10_n_0\
    );
\heartbeat_generator.timer[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(28),
      I1 => timer(29),
      O => \heartbeat_generator.timer[30]_i_11_n_0\
    );
\heartbeat_generator.timer[30]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(26),
      I1 => timer(27),
      O => \heartbeat_generator.timer[30]_i_12_n_0\
    );
\heartbeat_generator.timer[30]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(24),
      I1 => timer(25),
      O => \heartbeat_generator.timer[30]_i_13_n_0\
    );
\heartbeat_generator.timer[30]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(28),
      I1 => timer(29),
      O => \heartbeat_generator.timer[30]_i_15_n_0\
    );
\heartbeat_generator.timer[30]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(26),
      I1 => timer(27),
      O => \heartbeat_generator.timer[30]_i_16_n_0\
    );
\heartbeat_generator.timer[30]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(24),
      I1 => timer(25),
      O => \heartbeat_generator.timer[30]_i_17_n_0\
    );
\heartbeat_generator.timer[30]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(30),
      O => \heartbeat_generator.timer[30]_i_18_n_0\
    );
\heartbeat_generator.timer[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(28),
      I1 => timer(29),
      O => \heartbeat_generator.timer[30]_i_19_n_0\
    );
\heartbeat_generator.timer[30]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(26),
      I1 => timer(27),
      O => \heartbeat_generator.timer[30]_i_20_n_0\
    );
\heartbeat_generator.timer[30]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(25),
      I1 => timer(24),
      O => \heartbeat_generator.timer[30]_i_21_n_0\
    );
\heartbeat_generator.timer[30]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(28),
      I1 => timer(29),
      O => \heartbeat_generator.timer[30]_i_23_n_0\
    );
\heartbeat_generator.timer[30]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(26),
      I1 => timer(27),
      O => \heartbeat_generator.timer[30]_i_24_n_0\
    );
\heartbeat_generator.timer[30]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(24),
      I1 => timer(25),
      O => \heartbeat_generator.timer[30]_i_25_n_0\
    );
\heartbeat_generator.timer[30]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(30),
      O => \heartbeat_generator.timer[30]_i_26_n_0\
    );
\heartbeat_generator.timer[30]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(28),
      I1 => timer(29),
      O => \heartbeat_generator.timer[30]_i_27_n_0\
    );
\heartbeat_generator.timer[30]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(26),
      I1 => timer(27),
      O => \heartbeat_generator.timer[30]_i_28_n_0\
    );
\heartbeat_generator.timer[30]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(24),
      I1 => timer(25),
      O => \heartbeat_generator.timer[30]_i_29_n_0\
    );
\heartbeat_generator.timer[30]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(22),
      I1 => timer(23),
      O => \heartbeat_generator.timer[30]_i_31_n_0\
    );
\heartbeat_generator.timer[30]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => timer(20),
      I1 => timer(21),
      O => \heartbeat_generator.timer[30]_i_32_n_0\
    );
\heartbeat_generator.timer[30]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => timer(18),
      I1 => timer(19),
      O => \heartbeat_generator.timer[30]_i_33_n_0\
    );
\heartbeat_generator.timer[30]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(16),
      I1 => timer(17),
      O => \heartbeat_generator.timer[30]_i_34_n_0\
    );
\heartbeat_generator.timer[30]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(22),
      I1 => timer(23),
      O => \heartbeat_generator.timer[30]_i_35_n_0\
    );
\heartbeat_generator.timer[30]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(20),
      I1 => timer(21),
      O => \heartbeat_generator.timer[30]_i_36_n_0\
    );
\heartbeat_generator.timer[30]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(18),
      I1 => timer(19),
      O => \heartbeat_generator.timer[30]_i_37_n_0\
    );
\heartbeat_generator.timer[30]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(16),
      I1 => timer(17),
      O => \heartbeat_generator.timer[30]_i_38_n_0\
    );
\heartbeat_generator.timer[30]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(18),
      I1 => timer(19),
      O => \heartbeat_generator.timer[30]_i_40_n_0\
    );
\heartbeat_generator.timer[30]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(16),
      I1 => timer(17),
      O => \heartbeat_generator.timer[30]_i_41_n_0\
    );
\heartbeat_generator.timer[30]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(22),
      I1 => timer(23),
      O => \heartbeat_generator.timer[30]_i_42_n_0\
    );
\heartbeat_generator.timer[30]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(20),
      I1 => timer(21),
      O => \heartbeat_generator.timer[30]_i_43_n_0\
    );
\heartbeat_generator.timer[30]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(19),
      I1 => timer(18),
      O => \heartbeat_generator.timer[30]_i_44_n_0\
    );
\heartbeat_generator.timer[30]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(17),
      I1 => timer(16),
      O => \heartbeat_generator.timer[30]_i_45_n_0\
    );
\heartbeat_generator.timer[30]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(22),
      I1 => timer(23),
      O => \heartbeat_generator.timer[30]_i_47_n_0\
    );
\heartbeat_generator.timer[30]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(20),
      I1 => timer(21),
      O => \heartbeat_generator.timer[30]_i_48_n_0\
    );
\heartbeat_generator.timer[30]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(18),
      I1 => timer(19),
      O => \heartbeat_generator.timer[30]_i_49_n_0\
    );
\heartbeat_generator.timer[30]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(16),
      I1 => timer(17),
      O => \heartbeat_generator.timer[30]_i_50_n_0\
    );
\heartbeat_generator.timer[30]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(22),
      I1 => timer(23),
      O => \heartbeat_generator.timer[30]_i_51_n_0\
    );
\heartbeat_generator.timer[30]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(20),
      I1 => timer(21),
      O => \heartbeat_generator.timer[30]_i_52_n_0\
    );
\heartbeat_generator.timer[30]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(18),
      I1 => timer(19),
      O => \heartbeat_generator.timer[30]_i_53_n_0\
    );
\heartbeat_generator.timer[30]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(16),
      I1 => timer(17),
      O => \heartbeat_generator.timer[30]_i_54_n_0\
    );
\heartbeat_generator.timer[30]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(14),
      I1 => timer(15),
      O => \heartbeat_generator.timer[30]_i_56_n_0\
    );
\heartbeat_generator.timer[30]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => timer(12),
      I1 => timer(13),
      O => \heartbeat_generator.timer[30]_i_57_n_0\
    );
\heartbeat_generator.timer[30]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(11),
      O => \heartbeat_generator.timer[30]_i_58_n_0\
    );
\heartbeat_generator.timer[30]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(14),
      I1 => timer(15),
      O => \heartbeat_generator.timer[30]_i_59_n_0\
    );
\heartbeat_generator.timer[30]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(30),
      O => \heartbeat_generator.timer[30]_i_6_n_0\
    );
\heartbeat_generator.timer[30]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(12),
      I1 => timer(13),
      O => \heartbeat_generator.timer[30]_i_60_n_0\
    );
\heartbeat_generator.timer[30]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(11),
      I1 => timer(10),
      O => \heartbeat_generator.timer[30]_i_61_n_0\
    );
\heartbeat_generator.timer[30]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(8),
      I1 => timer(9),
      O => \heartbeat_generator.timer[30]_i_62_n_0\
    );
\heartbeat_generator.timer[30]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(10),
      I1 => timer(11),
      O => \heartbeat_generator.timer[30]_i_64_n_0\
    );
\heartbeat_generator.timer[30]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(8),
      I1 => timer(9),
      O => \heartbeat_generator.timer[30]_i_65_n_0\
    );
\heartbeat_generator.timer[30]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(14),
      I1 => timer(15),
      O => \heartbeat_generator.timer[30]_i_66_n_0\
    );
\heartbeat_generator.timer[30]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(12),
      I1 => timer(13),
      O => \heartbeat_generator.timer[30]_i_67_n_0\
    );
\heartbeat_generator.timer[30]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(10),
      I1 => timer(11),
      O => \heartbeat_generator.timer[30]_i_68_n_0\
    );
\heartbeat_generator.timer[30]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(8),
      I1 => timer(9),
      O => \heartbeat_generator.timer[30]_i_69_n_0\
    );
\heartbeat_generator.timer[30]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(29),
      O => \heartbeat_generator.timer[30]_i_7_n_0\
    );
\heartbeat_generator.timer[30]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(14),
      I1 => timer(15),
      O => \heartbeat_generator.timer[30]_i_71_n_0\
    );
\heartbeat_generator.timer[30]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(10),
      I1 => timer(11),
      O => \heartbeat_generator.timer[30]_i_72_n_0\
    );
\heartbeat_generator.timer[30]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(14),
      I1 => timer(15),
      O => \heartbeat_generator.timer[30]_i_73_n_0\
    );
\heartbeat_generator.timer[30]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(12),
      I1 => timer(13),
      O => \heartbeat_generator.timer[30]_i_74_n_0\
    );
\heartbeat_generator.timer[30]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(10),
      I1 => timer(11),
      O => \heartbeat_generator.timer[30]_i_75_n_0\
    );
\heartbeat_generator.timer[30]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(8),
      I1 => timer(9),
      O => \heartbeat_generator.timer[30]_i_76_n_0\
    );
\heartbeat_generator.timer[30]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => timer(4),
      I1 => timer(5),
      O => \heartbeat_generator.timer[30]_i_77_n_0\
    );
\heartbeat_generator.timer[30]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => timer(2),
      I1 => timer(3),
      O => \heartbeat_generator.timer[30]_i_78_n_0\
    );
\heartbeat_generator.timer[30]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => timer(0),
      I1 => timer(1),
      O => \heartbeat_generator.timer[30]_i_79_n_0\
    );
\heartbeat_generator.timer[30]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(6),
      I1 => timer(7),
      O => \heartbeat_generator.timer[30]_i_80_n_0\
    );
\heartbeat_generator.timer[30]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(4),
      I1 => timer(5),
      O => \heartbeat_generator.timer[30]_i_81_n_0\
    );
\heartbeat_generator.timer[30]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(2),
      I1 => timer(3),
      O => \heartbeat_generator.timer[30]_i_82_n_0\
    );
\heartbeat_generator.timer[30]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(0),
      I1 => timer(1),
      O => \heartbeat_generator.timer[30]_i_83_n_0\
    );
\heartbeat_generator.timer[30]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(6),
      I1 => timer(7),
      O => \heartbeat_generator.timer[30]_i_84_n_0\
    );
\heartbeat_generator.timer[30]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(4),
      I1 => timer(5),
      O => \heartbeat_generator.timer[30]_i_85_n_0\
    );
\heartbeat_generator.timer[30]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(2),
      I1 => timer(3),
      O => \heartbeat_generator.timer[30]_i_86_n_0\
    );
\heartbeat_generator.timer[30]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(0),
      I1 => timer(1),
      O => \heartbeat_generator.timer[30]_i_87_n_0\
    );
\heartbeat_generator.timer[30]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(6),
      I1 => timer(7),
      O => \heartbeat_generator.timer[30]_i_88_n_0\
    );
\heartbeat_generator.timer[30]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => timer(4),
      I1 => timer(5),
      O => \heartbeat_generator.timer[30]_i_89_n_0\
    );
\heartbeat_generator.timer[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(24),
      I1 => timer(25),
      O => \heartbeat_generator.timer[30]_i_9_n_0\
    );
\heartbeat_generator.timer[30]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(7),
      I1 => timer(6),
      O => \heartbeat_generator.timer[30]_i_90_n_0\
    );
\heartbeat_generator.timer[30]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer(4),
      I1 => timer(5),
      O => \heartbeat_generator.timer[30]_i_91_n_0\
    );
\heartbeat_generator.timer[30]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(2),
      I1 => timer(3),
      O => \heartbeat_generator.timer[30]_i_92_n_0\
    );
\heartbeat_generator.timer[30]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => timer(0),
      I1 => timer(1),
      O => \heartbeat_generator.timer[30]_i_93_n_0\
    );
\heartbeat_generator.timer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[4]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[3]_i_1_n_0\
    );
\heartbeat_generator.timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[4]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[4]_i_1_n_0\
    );
\heartbeat_generator.timer[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(4),
      O => \heartbeat_generator.timer[4]_i_3_n_0\
    );
\heartbeat_generator.timer[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(3),
      O => \heartbeat_generator.timer[4]_i_4_n_0\
    );
\heartbeat_generator.timer[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(2),
      O => \heartbeat_generator.timer[4]_i_5_n_0\
    );
\heartbeat_generator.timer[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(1),
      O => \heartbeat_generator.timer[4]_i_6_n_0\
    );
\heartbeat_generator.timer[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[8]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[5]_i_1_n_0\
    );
\heartbeat_generator.timer[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[8]_i_2_n_6\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[6]_i_1_n_0\
    );
\heartbeat_generator.timer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[8]_i_2_n_5\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[7]_i_1_n_0\
    );
\heartbeat_generator.timer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[8]_i_2_n_4\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[8]_i_1_n_0\
    );
\heartbeat_generator.timer[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(8),
      O => \heartbeat_generator.timer[8]_i_3_n_0\
    );
\heartbeat_generator.timer[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(7),
      O => \heartbeat_generator.timer[8]_i_4_n_0\
    );
\heartbeat_generator.timer[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(6),
      O => \heartbeat_generator.timer[8]_i_5_n_0\
    );
\heartbeat_generator.timer[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => timer(5),
      O => \heartbeat_generator.timer[8]_i_6_n_0\
    );
\heartbeat_generator.timer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088A2AA"
    )
        port map (
      I0 => \heartbeat_generator.timer_reg[12]_i_2_n_7\,
      I1 => \^setup\,
      I2 => \^o1146\,
      I3 => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      I4 => \^p_3_in\,
      O => \heartbeat_generator.timer[9]_i_1_n_0\
    );
\heartbeat_generator.timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[0]_i_1_n_0\,
      Q => timer(0)
    );
\heartbeat_generator.timer_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[10]_i_1_n_0\,
      Q => timer(10)
    );
\heartbeat_generator.timer_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[11]_i_1_n_0\,
      Q => timer(11)
    );
\heartbeat_generator.timer_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[12]_i_1_n_0\,
      Q => timer(12)
    );
\heartbeat_generator.timer_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[8]_i_2_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[12]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[12]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[12]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[12]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[12]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[12]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[12]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[12]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[12]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[12]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[12]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[13]_i_1_n_0\,
      Q => timer(13)
    );
\heartbeat_generator.timer_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[14]_i_1_n_0\,
      Q => timer(14)
    );
\heartbeat_generator.timer_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[15]_i_1_n_0\,
      Q => timer(15)
    );
\heartbeat_generator.timer_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[16]_i_1_n_0\,
      Q => timer(16)
    );
\heartbeat_generator.timer_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[12]_i_2_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[16]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[16]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[16]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[16]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[16]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[16]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[16]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[16]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[16]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[16]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[16]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[17]_i_1_n_0\,
      Q => timer(17)
    );
\heartbeat_generator.timer_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[18]_i_1_n_0\,
      Q => timer(18)
    );
\heartbeat_generator.timer_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[19]_i_1_n_0\,
      Q => timer(19)
    );
\heartbeat_generator.timer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[1]_i_1_n_0\,
      Q => timer(1)
    );
\heartbeat_generator.timer_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[20]_i_1_n_0\,
      Q => timer(20)
    );
\heartbeat_generator.timer_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[16]_i_2_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[20]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[20]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[20]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[20]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[20]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[20]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[20]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[20]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[20]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[20]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[20]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[21]_i_1_n_0\,
      Q => timer(21)
    );
\heartbeat_generator.timer_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[22]_i_1_n_0\,
      Q => timer(22)
    );
\heartbeat_generator.timer_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[23]_i_1_n_0\,
      Q => timer(23)
    );
\heartbeat_generator.timer_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[24]_i_1_n_0\,
      Q => timer(24)
    );
\heartbeat_generator.timer_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[20]_i_2_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[24]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[24]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[24]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[24]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[24]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[24]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[24]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[24]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[24]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[24]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[24]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[25]_i_1_n_0\,
      Q => timer(25)
    );
\heartbeat_generator.timer_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[26]_i_1_n_0\,
      Q => timer(26)
    );
\heartbeat_generator.timer_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[27]_i_1_n_0\,
      Q => timer(27)
    );
\heartbeat_generator.timer_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[28]_i_1_n_0\,
      Q => timer(28)
    );
\heartbeat_generator.timer_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[24]_i_2_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[28]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[28]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[28]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[28]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[28]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[28]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[28]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[28]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[28]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[28]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[28]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[29]_i_1_n_0\,
      Q => timer(29)
    );
\heartbeat_generator.timer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[2]_i_1_n_0\,
      Q => timer(2)
    );
\heartbeat_generator.timer_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[30]_i_1_n_0\,
      Q => timer(30)
    );
\heartbeat_generator.timer_reg[30]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_39_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_14_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_14_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_14_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \heartbeat_generator.timer[30]_i_40_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_41_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_42_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_43_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_44_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_45_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[28]_i_2_n_0\,
      CO(3 downto 1) => \NLW_heartbeat_generator.timer_reg[30]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \heartbeat_generator.timer_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_heartbeat_generator.timer_reg[30]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \heartbeat_generator.timer_reg[30]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[30]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \heartbeat_generator.timer[30]_i_6_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_7_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_46_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_22_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_22_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_22_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \heartbeat_generator.timer[30]_i_47_n_0\,
      DI(2) => \heartbeat_generator.timer[30]_i_48_n_0\,
      DI(1) => \heartbeat_generator.timer[30]_i_49_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_50_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_51_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_52_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_53_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_54_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_8_n_0\,
      CO(3) => \^o1146\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_3_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_3_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \heartbeat_generator.timer[30]_i_9_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_10_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_11_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_12_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_13_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_55_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_30_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_30_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_30_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \heartbeat_generator.timer[30]_i_56_n_0\,
      DI(2) => \heartbeat_generator.timer[30]_i_57_n_0\,
      DI(1) => \heartbeat_generator.timer[30]_i_58_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_59_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_60_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_61_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_62_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_63_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_39_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_39_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_39_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \heartbeat_generator.timer[30]_i_64_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_65_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_66_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_67_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_68_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_69_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_14_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_4_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_4_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_4_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => timer(30),
      DI(2) => \heartbeat_generator.timer[30]_i_15_n_0\,
      DI(1) => \heartbeat_generator.timer[30]_i_16_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_17_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_18_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_19_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_20_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_21_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_70_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_46_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_46_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_46_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \heartbeat_generator.timer[30]_i_71_n_0\,
      DI(2) => timer(13),
      DI(1) => \heartbeat_generator.timer[30]_i_72_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_73_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_74_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_75_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_76_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_22_n_0\,
      CO(3) => \^p_3_in\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_5_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_5_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => timer(30),
      DI(2) => \heartbeat_generator.timer[30]_i_23_n_0\,
      DI(1) => \heartbeat_generator.timer[30]_i_24_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_25_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_26_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_27_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_28_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_29_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \heartbeat_generator.timer_reg[30]_i_55_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_55_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_55_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_55_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \heartbeat_generator.timer[30]_i_77_n_0\,
      DI(1) => \heartbeat_generator.timer[30]_i_78_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_79_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_80_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_81_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_82_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_83_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \heartbeat_generator.timer_reg[30]_i_63_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_63_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_63_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_63_n_3\,
      CYINIT => '1',
      DI(3) => timer(7),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_84_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_85_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_86_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_87_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \heartbeat_generator.timer_reg[30]_i_70_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_70_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_70_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_70_n_3\,
      CYINIT => '1',
      DI(3) => \heartbeat_generator.timer[30]_i_88_n_0\,
      DI(2) => \heartbeat_generator.timer[30]_i_89_n_0\,
      DI(1) => timer(3),
      DI(0) => '0',
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_90_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_91_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_92_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_93_n_0\
    );
\heartbeat_generator.timer_reg[30]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[30]_i_30_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[30]_i_8_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[30]_i_8_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[30]_i_8_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[30]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \heartbeat_generator.timer[30]_i_31_n_0\,
      DI(2) => \heartbeat_generator.timer[30]_i_32_n_0\,
      DI(1) => \heartbeat_generator.timer[30]_i_33_n_0\,
      DI(0) => \heartbeat_generator.timer[30]_i_34_n_0\,
      O(3 downto 0) => \NLW_heartbeat_generator.timer_reg[30]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \heartbeat_generator.timer[30]_i_35_n_0\,
      S(2) => \heartbeat_generator.timer[30]_i_36_n_0\,
      S(1) => \heartbeat_generator.timer[30]_i_37_n_0\,
      S(0) => \heartbeat_generator.timer[30]_i_38_n_0\
    );
\heartbeat_generator.timer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[3]_i_1_n_0\,
      Q => timer(3)
    );
\heartbeat_generator.timer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[4]_i_1_n_0\,
      Q => timer(4)
    );
\heartbeat_generator.timer_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \heartbeat_generator.timer_reg[4]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[4]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[4]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[4]_i_2_n_3\,
      CYINIT => timer(0),
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[4]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[4]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[4]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[4]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[4]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[4]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[4]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[4]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[5]_i_1_n_0\,
      Q => timer(5)
    );
\heartbeat_generator.timer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[6]_i_1_n_0\,
      Q => timer(6)
    );
\heartbeat_generator.timer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[7]_i_1_n_0\,
      Q => timer(7)
    );
\heartbeat_generator.timer_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[8]_i_1_n_0\,
      Q => timer(8)
    );
\heartbeat_generator.timer_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \heartbeat_generator.timer_reg[4]_i_2_n_0\,
      CO(3) => \heartbeat_generator.timer_reg[8]_i_2_n_0\,
      CO(2) => \heartbeat_generator.timer_reg[8]_i_2_n_1\,
      CO(1) => \heartbeat_generator.timer_reg[8]_i_2_n_2\,
      CO(0) => \heartbeat_generator.timer_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \heartbeat_generator.timer_reg[8]_i_2_n_4\,
      O(2) => \heartbeat_generator.timer_reg[8]_i_2_n_5\,
      O(1) => \heartbeat_generator.timer_reg[8]_i_2_n_6\,
      O(0) => \heartbeat_generator.timer_reg[8]_i_2_n_7\,
      S(3) => \heartbeat_generator.timer[8]_i_3_n_0\,
      S(2) => \heartbeat_generator.timer[8]_i_4_n_0\,
      S(1) => \heartbeat_generator.timer[8]_i_5_n_0\,
      S(0) => \heartbeat_generator.timer[8]_i_6_n_0\
    );
\heartbeat_generator.timer_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \heartbeat_generator.timer[9]_i_1_n_0\,
      Q => timer(9)
    );
\interrupt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][0]_0\,
      O => \interrupt[0]_i_1_n_0\
    );
\interrupt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \recv_counter[3][6]_i_4_n_0\,
      I1 => \interrupt[1]_i_2_n_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \interrupt[1]_i_3_n_0\,
      O => \interrupt[1]_i_1_n_0\
    );
\interrupt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(5),
      I1 => \recv_counter_reg[3]__0\(6),
      I2 => \recv_counter_reg[3]__0\(2),
      I3 => \recv_counter_reg[3]__0\(1),
      I4 => \recv_counter_reg[3]__0\(0),
      I5 => \interrupt[1]_i_4_n_0\,
      O => \interrupt[1]_i_2_n_0\
    );
\interrupt[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(2),
      I1 => \recv_counter_reg[2]__0\(4),
      I2 => \recv_counter_reg[2]__0\(5),
      I3 => \interrupt[1]_i_5_n_0\,
      O => \interrupt[1]_i_3_n_0\
    );
\interrupt[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(3),
      I1 => \recv_counter_reg[3]__0\(4),
      O => \interrupt[1]_i_4_n_0\
    );
\interrupt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \recv_counter_reg[2]__0\(3),
      I3 => \recv_counter_reg[2]__0\(6),
      I4 => \recv_counter_reg[2]__0\(1),
      I5 => \recv_counter_reg[2]__0\(0),
      O => \interrupt[1]_i_5_n_0\
    );
\interrupt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \interrupt[0]_i_1_n_0\,
      Q => \interrupt_reg_n_0_[0]\
    );
\interrupt_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFF04040404"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2_n_0\,
      I4 => \interrupt_reg[0]_i_2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[0]\,
      O => \interrupt_reg[0]_i_1_n_0\
    );
\interrupt_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_0_WDATA(0),
      I2 => S_AXI_0_WDATA(1),
      O => \interrupt_reg[0]_i_2_n_0\
    );
\interrupt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \interrupt[1]_i_1_n_0\,
      Q => \interrupt_reg_n_0_[1]\
    );
\interrupt_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFF40404040"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2_n_0\,
      I4 => \toggle_bits_cpu_side[1]_i_2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[1]\,
      O => \interrupt_reg[1]_i_1_n_0\
    );
\interrupt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF08080808"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2_n_0\,
      I4 => \toggle_bits_cpu_side[2]_i_2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[2]\,
      O => \interrupt_reg[2]_i_1_n_0\
    );
\interrupt_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF80808080"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2_n_0\,
      I4 => \interrupt_reg[3]_i_3_n_0\,
      I5 => \interrupt_reg_reg_n_0_[3]\,
      O => \interrupt_reg[3]_i_1_n_0\
    );
\interrupt_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAFFFFEEFFFF"
    )
        port map (
      I0 => command_queue_write_i_3_n_0,
      I1 => S_AXI_0_AWADDR(1),
      I2 => S_AXI_0_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \interrupt_reg[3]_i_2_n_0\
    );
\interrupt_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_0_WDATA(0),
      I2 => S_AXI_0_WDATA(1),
      O => \interrupt_reg[3]_i_3_n_0\
    );
\interrupt_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \interrupt_reg[0]_i_1_n_0\,
      Q => \interrupt_reg_reg_n_0_[0]\
    );
\interrupt_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \interrupt_reg[1]_i_1_n_0\,
      Q => \interrupt_reg_reg_n_0_[1]\
    );
\interrupt_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \interrupt_reg[2]_i_1_n_0\,
      Q => \interrupt_reg_reg_n_0_[2]\
    );
\interrupt_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \interrupt_reg[3]_i_1_n_0\,
      Q => \interrupt_reg_reg_n_0_[3]\
    );
interrupt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^channel_status_reg[1][0]_0\,
      O => interrupt_request_i_1_n_0
    );
interrupt_request_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => interrupt_request_i_1_n_0,
      Q => interrupt_request_reg_n_0
    );
\mem_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => write_R_reg_1,
      Q => \^mem_address\(0),
      R => '0'
    );
\mem_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => write_R_reg_0,
      Q => \^mem_address\(1),
      R => '0'
    );
\minusOp_inferred__1/i_/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \minusOp_inferred__1/i_/i__n_0\
    );
\msg_length_reg[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^toggle_bits_noc_side_reg[2]_0\,
      I1 => \^toggle_address_noc_side\(0),
      I2 => D(8),
      I3 => D(7),
      I4 => \^toggle_address_noc_side\(2),
      I5 => \^toggle_address_noc_side\(1),
      O => \channel_nr_reg[2]_1\(0)
    );
\msg_length_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[0]__0\(0)
    );
\msg_length_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[0]__0\(1)
    );
\msg_length_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[0]__0\(2)
    );
\msg_length_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[0]__0\(3)
    );
\msg_length_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[0]__0\(4)
    );
\msg_length_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[0]__0\(5)
    );
\msg_length_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_9\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[0]__0\(6)
    );
\msg_length_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[1]__0\(0)
    );
\msg_length_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[1]__0\(1)
    );
\msg_length_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[1]__0\(2)
    );
\msg_length_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[1]__0\(3)
    );
\msg_length_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[1]__0\(4)
    );
\msg_length_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[1]__0\(5)
    );
\msg_length_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_8\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[1]__0\(6)
    );
\msg_length_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[2]__0\(0)
    );
\msg_length_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[2]__0\(1)
    );
\msg_length_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[2]__0\(2)
    );
\msg_length_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[2]__0\(3)
    );
\msg_length_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[2]__0\(4)
    );
\msg_length_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[2]__0\(5)
    );
\msg_length_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_7\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[2]__0\(6)
    );
\msg_length_reg_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[3]__0\(0)
    );
\msg_length_reg_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[3]__0\(1)
    );
\msg_length_reg_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[3]__0\(2)
    );
\msg_length_reg_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[3]__0\(3)
    );
\msg_length_reg_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[3]__0\(4)
    );
\msg_length_reg_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[3]__0\(5)
    );
\msg_length_reg_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_6\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[3]__0\(6)
    );
\msg_length_reg_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[4]__0\(0)
    );
\msg_length_reg_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[4]__0\(1)
    );
\msg_length_reg_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[4]__0\(2)
    );
\msg_length_reg_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[4]__0\(3)
    );
\msg_length_reg_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[4]__0\(4)
    );
\msg_length_reg_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[4]__0\(5)
    );
\msg_length_reg_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_5\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[4]__0\(6)
    );
\msg_length_reg_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[5]__0\(0)
    );
\msg_length_reg_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[5]__0\(1)
    );
\msg_length_reg_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[5]__0\(2)
    );
\msg_length_reg_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[5]__0\(3)
    );
\msg_length_reg_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[5]__0\(4)
    );
\msg_length_reg_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[5]__0\(5)
    );
\msg_length_reg_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_4\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[5]__0\(6)
    );
\msg_length_reg_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[6]__0\(0)
    );
\msg_length_reg_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[6]__0\(1)
    );
\msg_length_reg_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[6]__0\(2)
    );
\msg_length_reg_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[6]__0\(3)
    );
\msg_length_reg_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[6]__0\(4)
    );
\msg_length_reg_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[6]__0\(5)
    );
\msg_length_reg_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \toggle_bits_noc_side_reg[2]_1\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[6]__0\(6)
    );
\msg_length_reg_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(8),
      Q => \msg_length_reg_reg[7]__0\(0)
    );
\msg_length_reg_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(9),
      Q => \msg_length_reg_reg[7]__0\(1)
    );
\msg_length_reg_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(10),
      Q => \msg_length_reg_reg[7]__0\(2)
    );
\msg_length_reg_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(11),
      Q => \msg_length_reg_reg[7]__0\(3)
    );
\msg_length_reg_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(12),
      Q => \msg_length_reg_reg[7]__0\(4)
    );
\msg_length_reg_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(13),
      Q => \msg_length_reg_reg[7]__0\(5)
    );
\msg_length_reg_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \mem_reg[64]_3\(0),
      CLR => reset,
      D => \Outport[6]\(14),
      Q => \msg_length_reg_reg[7]__0\(6)
    );
old_GlobalSync_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \^old_globalsync_reg_0\,
      Q => \^old_heartbeat_0\
    );
\outport[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(32),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[0]_i_2_n_0\,
      O => \outport[0]_i_1_n_0\
    );
\outport[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(0),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(0),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[0]_i_2_n_0\
    );
\outport[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3_n_0\,
      I2 => \Flit_id[2]_i_5_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[10]_i_2_n_0\,
      O => \outport[10]_i_1_n_0\
    );
\outport[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(10),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(10),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[10]_i_2_n_0\
    );
\outport[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(11),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(11),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[11]_i_2_n_0\
    );
\outport[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \send_counter[3]_i_3_n_0\,
      I2 => \Flit_id[2]_i_5_n_0\,
      I3 => \Flit_id[2]_i_3_n_0\,
      I4 => \^out\(2),
      O => \outport[11]_i_3_n_0\
    );
\outport[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041FFFF00410000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[12]_i_2_n_0\,
      I2 => \outport[12]_i_3_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[12]_i_4_n_0\,
      O => \outport[12]_i_1_n_0\
    );
\outport[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Flit_id[2]_i_5_n_0\,
      I1 => \Flit_id[2]_i_3_n_0\,
      I2 => \send_counter[3]_i_3_n_0\,
      O => \outport[12]_i_2_n_0\
    );
\outport[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][4]\,
      I4 => \command_queue_mem_reg_n_0_[1][4]\,
      I5 => \command_queue_mem_reg_n_0_[2][4]\,
      O => \outport[12]_i_3_n_0\
    );
\outport[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(12),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(12),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[12]_i_4_n_0\
    );
\outport[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[13]_i_2_n_0\,
      I2 => \outport[13]_i_3_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[13]_i_4_n_0\,
      O => \outport[13]_i_1_n_0\
    );
\outport[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][5]\,
      I4 => \command_queue_mem_reg_n_0_[1][5]\,
      I5 => \command_queue_mem_reg_n_0_[2][5]\,
      O => \outport[13]_i_2_n_0\
    );
\outport[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outport[12]_i_3_n_0\,
      I1 => \outport[12]_i_2_n_0\,
      O => \outport[13]_i_3_n_0\
    );
\outport[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(13),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(13),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[13]_i_4_n_0\
    );
\outport[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(14),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(14),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[14]_i_2_n_0\
    );
\outport[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[6]_i_5_n_0\,
      I2 => \outport[13]_i_3_n_0\,
      I3 => \outport[13]_i_2_n_0\,
      I4 => \^out\(2),
      O => \outport[14]_i_3_n_0\
    );
\outport[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(15),
      I3 => send_clock10_out,
      I4 => DOADO(15),
      I5 => \^out\(1),
      O => \outport[15]_i_1_n_0\
    );
\outport[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(16),
      I3 => send_clock10_out,
      I4 => DOADO(16),
      I5 => \^out\(1),
      O => \outport[16]_i_1_n_0\
    );
\outport[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(17),
      I3 => send_clock10_out,
      I4 => DOADO(17),
      I5 => \^out\(1),
      O => \outport[17]_i_1_n_0\
    );
\outport[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(18),
      I3 => send_clock10_out,
      I4 => DOADO(18),
      I5 => \^out\(1),
      O => \outport[18]_i_1_n_0\
    );
\outport[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(19),
      I3 => send_clock10_out,
      I4 => DOADO(19),
      I5 => \^out\(1),
      O => \outport[19]_i_1_n_0\
    );
\outport[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(33),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[1]_i_2_n_0\,
      O => \outport[1]_i_1_n_0\
    );
\outport[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(1),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(1),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[1]_i_2_n_0\
    );
\outport[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(20),
      I3 => send_clock10_out,
      I4 => DOADO(20),
      I5 => \^out\(1),
      O => \outport[20]_i_1_n_0\
    );
\outport[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(21),
      I3 => send_clock10_out,
      I4 => DOADO(21),
      I5 => \^out\(1),
      O => \outport[21]_i_1_n_0\
    );
\outport[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(22),
      I3 => send_clock10_out,
      I4 => DOADO(22),
      I5 => \^out\(1),
      O => \outport[22]_i_1_n_0\
    );
\outport[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(23),
      I3 => send_clock10_out,
      I4 => DOADO(23),
      I5 => \^out\(1),
      O => \outport[23]_i_1_n_0\
    );
\outport[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(24),
      I3 => send_clock10_out,
      I4 => DOADO(24),
      I5 => \^out\(1),
      O => \outport[24]_i_1_n_0\
    );
\outport[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(25),
      I3 => send_clock10_out,
      I4 => DOADO(25),
      I5 => \^out\(1),
      O => \outport[25]_i_1_n_0\
    );
\outport[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(26),
      I3 => send_clock10_out,
      I4 => DOADO(26),
      I5 => \^out\(1),
      O => \outport[26]_i_1_n_0\
    );
\outport[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(27),
      I3 => send_clock10_out,
      I4 => DOADO(27),
      I5 => \^out\(1),
      O => \outport[27]_i_1_n_0\
    );
\outport[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(28),
      I3 => send_clock10_out,
      I4 => DOADO(28),
      I5 => \^out\(1),
      O => \outport[28]_i_1_n_0\
    );
\outport[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(29),
      I3 => send_clock10_out,
      I4 => DOADO(29),
      I5 => \^out\(1),
      O => \outport[29]_i_1_n_0\
    );
\outport[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(34),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[2]_i_2_n_0\,
      O => \outport[2]_i_1_n_0\
    );
\outport[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(2),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(2),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[2]_i_2_n_0\
    );
\outport[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(30),
      I3 => send_clock10_out,
      I4 => DOADO(30),
      I5 => \^out\(1),
      O => \outport[30]_i_1_n_0\
    );
\outport[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(31),
      I3 => send_clock10_out,
      I4 => DOADO(31),
      I5 => \^out\(1),
      O => \outport[31]_i_1_n_0\
    );
\outport[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^send_counter_reg[0]_0\,
      I1 => \^send_counter_reg[0]_1\,
      O => send_clock10_out
    );
\outport[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_col,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[32]_i_1_n_0\
    );
\outport[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_row,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[33]_i_1_n_0\
    );
\outport[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(35),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[3]_i_2_n_0\,
      O => \outport[3]_i_1_n_0\
    );
\outport[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(3),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(3),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[3]_i_2_n_0\
    );
\outport[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[40]_i_1_n_0\
    );
\outport[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(1),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[41]_i_1_n_0\
    );
\outport[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(2),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[42]_i_1_n_0\
    );
\outport[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(3),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[43]_i_1_n_0\
    );
\outport[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(4),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[44]_i_1_n_0\
    );
\outport[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(5),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[45]_i_1_n_0\
    );
\outport[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(6),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[46]_i_1_n_0\
    );
\outport[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(7),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[47]_i_1_n_0\
    );
\outport[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[48]_i_1_n_0\
    );
\outport[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[49]_i_1_n_0\
    );
\outport[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(36),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[4]_i_2_n_0\,
      O => \outport[4]_i_1_n_0\
    );
\outport[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(4),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(4),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[4]_i_2_n_0\
    );
\outport[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[50]_i_1_n_0\
    );
\outport[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[51]_i_1_n_0\
    );
\outport[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[52]_i_1_n_0\
    );
\outport[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[53]_i_1_n_0\
    );
\outport[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[54]_i_1_n_0\
    );
\outport[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[7]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[55]_i_1_n_0\
    );
\outport[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[56]_i_1_n_0\
    );
\outport[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[57]_i_1_n_0\
    );
\outport[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[58]_i_1_n_0\
    );
\outport[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[59]_i_1_n_0\
    );
\outport[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(37),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[5]_i_2_n_0\,
      O => \outport[5]_i_1_n_0\
    );
\outport[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(5),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(5),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[5]_i_2_n_0\
    );
\outport[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[60]_i_1_n_0\
    );
\outport[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[61]_i_1_n_0\
    );
\outport[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[62]_i_1_n_0\
    );
\outport[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[63]_i_1_n_0\
    );
\outport[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      O => \outport[64]_i_1_n_0\
    );
\outport[64]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[64]_i_2_n_0\
    );
\outport[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(38),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[6]_i_2_n_0\,
      O => \outport[6]_i_1_n_0\
    );
\outport[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(6),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(6),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[6]_i_2_n_0\
    );
\outport[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(39),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[7]_i_2_n_0\,
      O => \outport[7]_i_1_n_0\
    );
\outport[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(7),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(7),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[7]_i_2_n_0\
    );
\outport[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_4_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[8]_i_2_n_0\,
      O => \outport[8]_i_1_n_0\
    );
\outport[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(8),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(8),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[8]_i_2_n_0\
    );
\outport[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[9]_i_2_n_0\,
      O => \outport[9]_i_1_n_0\
    );
\outport[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(9),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(9),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[9]_i_2_n_0\
    );
\outport_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[0]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(0),
      R => reset
    );
\outport_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[10]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(10),
      R => reset
    );
\outport_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport_reg[11]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(11),
      R => reset
    );
\outport_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[11]_i_2_n_0\,
      I1 => \outport[11]_i_3_n_0\,
      O => \outport_reg[11]_i_1_n_0\,
      S => \^out\(0)
    );
\outport_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[12]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(12),
      R => reset
    );
\outport_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[13]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(13),
      R => reset
    );
\outport_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport_reg[14]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(14),
      R => reset
    );
\outport_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[14]_i_2_n_0\,
      I1 => \outport[14]_i_3_n_0\,
      O => \outport_reg[14]_i_1_n_0\,
      S => \^out\(0)
    );
\outport_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[15]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(15),
      R => reset
    );
\outport_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[16]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(16),
      R => reset
    );
\outport_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[17]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(17),
      R => reset
    );
\outport_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[18]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(18),
      R => reset
    );
\outport_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[19]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(19),
      R => reset
    );
\outport_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[1]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(1),
      R => reset
    );
\outport_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[20]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(20),
      R => reset
    );
\outport_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[21]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(21),
      R => reset
    );
\outport_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[22]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(22),
      R => reset
    );
\outport_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[23]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(23),
      R => reset
    );
\outport_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[24]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(24),
      R => reset
    );
\outport_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[25]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(25),
      R => reset
    );
\outport_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[26]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(26),
      R => reset
    );
\outport_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[27]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(27),
      R => reset
    );
\outport_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[28]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(28),
      R => reset
    );
\outport_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[29]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(29),
      R => reset
    );
\outport_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[2]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(2),
      R => reset
    );
\outport_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[30]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(30),
      R => reset
    );
\outport_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[31]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(31),
      R => reset
    );
\outport_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[32]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(32),
      R => reset
    );
\outport_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[33]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(33),
      R => reset
    );
\outport_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[3]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(3),
      R => reset
    );
\outport_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[40]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(34),
      R => reset
    );
\outport_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[41]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(35),
      R => reset
    );
\outport_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[42]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(36),
      R => reset
    );
\outport_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[43]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(37),
      R => reset
    );
\outport_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[44]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(38),
      R => reset
    );
\outport_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[45]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(39),
      R => reset
    );
\outport_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[46]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(40),
      R => reset
    );
\outport_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[47]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(41),
      R => reset
    );
\outport_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[48]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(42),
      R => reset
    );
\outport_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[49]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(43),
      R => reset
    );
\outport_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[4]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(4),
      R => reset
    );
\outport_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[50]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(44),
      R => reset
    );
\outport_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[51]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(45),
      R => reset
    );
\outport_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[52]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(46),
      R => reset
    );
\outport_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[53]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(47),
      R => reset
    );
\outport_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[54]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(48),
      R => reset
    );
\outport_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[55]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(49),
      R => reset
    );
\outport_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[56]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(50),
      R => reset
    );
\outport_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[57]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(51),
      R => reset
    );
\outport_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[58]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(52),
      R => reset
    );
\outport_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[59]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(53),
      R => reset
    );
\outport_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[5]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(5),
      R => reset
    );
\outport_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[60]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(54),
      R => reset
    );
\outport_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[61]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(55),
      R => reset
    );
\outport_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[62]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(56),
      R => reset
    );
\outport_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[63]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(57),
      R => reset
    );
\outport_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[64]_i_2_n_0\,
      Q => \G0.mem_reg[64]\(58),
      R => reset
    );
\outport_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[6]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(6),
      R => reset
    );
\outport_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[7]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(7),
      R => reset
    );
\outport_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[8]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(8),
      R => reset
    );
\outport_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \outport[64]_i_1_n_0\,
      D => \outport[9]_i_1_n_0\,
      Q => \G0.mem_reg[64]\(9),
      R => reset
    );
\recv_address[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => write_R(0),
      O => \recv_address[8]_i_1_n_0\
    );
\recv_address[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(2),
      I1 => \Outport[6]\(25),
      I2 => \^recv_address_reg[7]_4\(3),
      I3 => \Outport[6]\(27),
      I4 => \recv_address[8]_i_26_n_0\,
      O => \recv_address_reg[7]_6\
    );
\recv_address[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(7),
      I1 => \Outport[6]\(22),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(3),
      I3 => \Outport[6]\(18),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\,
      O => \recv_address[8]_i_11_n_0\
    );
\recv_address[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(5),
      I1 => \Outport[6]\(28),
      I2 => \Outport[6]\(15),
      I3 => \^recv_address_reg[7]_5\(0),
      I4 => \Outport[6]\(23),
      I5 => \^recv_address_reg[7]_4\(0),
      O => \recv_address[8]_i_13_n_0\
    );
\recv_address[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(3),
      I1 => \Outport[6]\(18),
      I2 => \Outport[6]\(25),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(2),
      I4 => \Outport[6]\(16),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(1),
      O => \recv_address[8]_i_14_n_0\
    );
\recv_address[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4FF4"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2),
      I1 => \Outport[6]\(17),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(5),
      I3 => \Outport[6]\(20),
      I4 => \mem_reg[49]\,
      I5 => \recv_address[8]_i_30_n_0\,
      O => \recv_address[8]_i_15_n_0\
    );
\recv_address[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_31_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\,
      I2 => \Outport[6]\(26),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3),
      I4 => \Outport[6]\(19),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(4),
      O => \recv_address[8]_i_16_n_0\
    );
\recv_address[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(7),
      I1 => \Outport[6]\(22),
      I2 => \^recv_address_reg[8]_3\(3),
      I3 => \Outport[6]\(27),
      I4 => \^recv_address_reg[8]_3\(2),
      I5 => \Outport[6]\(25),
      O => \recv_address[8]_i_17_n_0\
    );
\recv_address[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(6),
      I1 => \Outport[6]\(21),
      I2 => \Outport[6]\(30),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(7),
      I4 => \Outport[6]\(28),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5),
      O => \recv_address[8]_i_19_n_0\
    );
\recv_address[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B00B"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7),
      I1 => \Outport[6]\(30),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(0),
      I3 => \Outport[6]\(23),
      I4 => \recv_address[8]_i_32_n_0\,
      I5 => \mem_reg[42]\,
      O => \recv_address[8]_i_20_n_0\
    );
\recv_address[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \recv_address[8]_i_34_n_0\,
      I1 => \Outport[6]\(16),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(1),
      I3 => \Outport[6]\(27),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(4),
      O => \recv_address[8]_i_21_n_0\
    );
\recv_address[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \recv_address[8]_i_35_n_0\,
      I1 => \mem_reg[46]\,
      I2 => \^q\(1),
      I3 => \Outport[6]\(26),
      I4 => \Outport[6]\(22),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7),
      O => \recv_address[8]_i_22_n_0\
    );
\recv_address[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(5),
      I1 => \Outport[6]\(28),
      I2 => \Outport[6]\(19),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4),
      I4 => \Outport[6]\(29),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(6),
      O => \recv_address[8]_i_23_n_0\
    );
\recv_address[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \recv_address[8]_i_39_n_0\,
      I1 => \recv_address[8]_i_40_n_0\,
      I2 => \recv_address[8]_i_41_n_0\,
      I3 => \mem_reg[47]\,
      I4 => \recv_address[8]_i_43_n_0\,
      O => \recv_address_reg[7]_0\
    );
\recv_address[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^recv_address_reg[7]_5\(2),
      I1 => \Outport[6]\(21),
      I2 => \^recv_address_reg[7]_5\(1),
      I3 => \Outport[6]\(19),
      O => \recv_address[8]_i_26_n_0\
    );
\recv_address[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(2),
      I1 => \Outport[6]\(17),
      I2 => \Outport[6]\(24),
      I3 => \^recv_address_reg[7]_4\(1),
      I4 => \Outport[6]\(26),
      I5 => \^recv_address_reg[7]_4\(2),
      O => \recv_address_reg[8]_6\
    );
\recv_address[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^recv_address_reg[8]_3\(1),
      I1 => \Outport[6]\(24),
      I2 => \Outport[6]\(23),
      I3 => \^recv_address_reg[8]_3\(0),
      I4 => \recv_address[8]_i_45_n_0\,
      O => \recv_address[8]_i_30_n_0\
    );
\recv_address[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(6),
      I1 => \Outport[6]\(29),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3),
      I3 => \Outport[6]\(26),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2),
      I5 => \Outport[6]\(17),
      O => \recv_address[8]_i_31_n_0\
    );
\recv_address[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(0),
      I1 => \Outport[6]\(15),
      I2 => \Outport[6]\(25),
      I3 => \^q\(0),
      I4 => \^recv_address_reg[8]_1\(0),
      I5 => \Outport[6]\(17),
      O => \recv_address[8]_i_32_n_0\
    );
\recv_address[8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(3),
      I1 => \Outport[6]\(18),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7),
      I3 => \Outport[6]\(22),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      O => \recv_address[8]_i_34_n_0\
    );
\recv_address[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(1),
      I1 => \Outport[6]\(24),
      I2 => \Outport[6]\(21),
      I3 => \^recv_address_reg[8]_1\(2),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7),
      I5 => \Outport[6]\(30),
      O => \recv_address[8]_i_35_n_0\
    );
\recv_address[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(1),
      I1 => \Outport[6]\(16),
      I2 => \^recv_address_reg[7]_2\(1),
      I3 => \Outport[6]\(19),
      I4 => \Outport[6]\(21),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(6),
      O => \recv_address_reg[7]_3\
    );
\recv_address[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(2),
      I1 => \Outport[6]\(25),
      I2 => \Outport[6]\(17),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(2),
      I4 => \Outport[6]\(18),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(3),
      O => \recv_address[8]_i_39_n_0\
    );
\recv_address[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(4),
      I1 => \Outport[6]\(27),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(6),
      I3 => \Outport[6]\(21),
      I4 => \^recv_address_reg[7]_2\(0),
      I5 => \Outport[6]\(15),
      O => \recv_address[8]_i_40_n_0\
    );
\recv_address[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(6),
      I1 => \Outport[6]\(29),
      I2 => \^recv_address_reg[7]_1\(1),
      I3 => \Outport[6]\(24),
      I4 => \Outport[6]\(20),
      I5 => \^recv_address_reg[7]_2\(2),
      O => \recv_address[8]_i_41_n_0\
    );
\recv_address[8]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(5),
      I1 => \Outport[6]\(28),
      I2 => \Outport[6]\(22),
      I3 => \^recv_address_reg[7]_2\(3),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\,
      O => \recv_address[8]_i_43_n_0\
    );
\recv_address[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^recv_address_reg[8]_4\(1),
      I1 => \Outport[6]\(16),
      I2 => \^recv_address_reg[8]_4\(2),
      I3 => \Outport[6]\(18),
      O => \recv_address[8]_i_45_n_0\
    );
\recv_address[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \recv_address[8]_i_11_n_0\,
      I1 => \Outport[6]\(20),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(5),
      I3 => \mem_reg[48]\,
      I4 => \recv_address[8]_i_13_n_0\,
      I5 => \recv_address[8]_i_14_n_0\,
      O => \recv_address_reg[8]_5\
    );
\recv_address[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \recv_address[8]_i_15_n_0\,
      I1 => \recv_address[8]_i_16_n_0\,
      I2 => \recv_address[8]_i_17_n_0\,
      I3 => \mem_reg[52]\,
      I4 => \recv_address[8]_i_19_n_0\,
      O => \recv_address_reg[8]_2\
    );
\recv_address[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \recv_address[8]_i_20_n_0\,
      I1 => \recv_address[8]_i_21_n_0\,
      I2 => \recv_address[8]_i_22_n_0\,
      I3 => \recv_address[8]_i_23_n_0\,
      O => \recv_address_reg[8]_0\
    );
\recv_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(0),
      Q => RAM_reg_0(0)
    );
\recv_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(1),
      Q => RAM_reg_0(1)
    );
\recv_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(2),
      Q => RAM_reg_0(2)
    );
\recv_address_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(3),
      Q => RAM_reg_0(3)
    );
\recv_address_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(4),
      Q => RAM_reg_0(4)
    );
\recv_address_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(5),
      Q => RAM_reg_0(5)
    );
\recv_address_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(6),
      Q => RAM_reg_0(6)
    );
\recv_address_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(7),
      Q => RAM_reg_0(7)
    );
\recv_address_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_address[8]_i_1_n_0\,
      CLR => reset,
      D => D(8),
      Q => RAM_reg_0(8)
    );
recv_buffer_write_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      O => recv_buffer_write_i_1_n_0
    );
recv_buffer_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => recv_buffer_write_i_1_n_0,
      Q => WEA(0)
    );
\recv_counter[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \Outport[6]\(8),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][0]_i_1_n_0\
    );
\recv_counter[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \Outport[6]\(9),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \recv_counter_reg[0]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][1]_i_1_n_0\
    );
\recv_counter[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(2),
      I1 => \recv_counter_reg[0]__0\(1),
      I2 => \recv_counter_reg[0]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(10),
      O => \recv_counter[0][2]_i_1_n_0\
    );
\recv_counter[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(3),
      I1 => \recv_counter_reg[0]__0\(2),
      I2 => \recv_counter_reg[0]__0\(0),
      I3 => \recv_counter_reg[0]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(11),
      O => \recv_counter[0][3]_i_1_n_0\
    );
\recv_counter[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(4),
      I1 => \recv_counter_reg[0]__0\(3),
      I2 => \recv_counter[0][6]_i_4_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(12),
      O => \recv_counter[0][4]_i_1_n_0\
    );
\recv_counter[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(5),
      I1 => \recv_counter_reg[0]__0\(3),
      I2 => \recv_counter_reg[0]__0\(4),
      I3 => \recv_counter[0][6]_i_4_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(13),
      O => \recv_counter[0][5]_i_1_n_0\
    );
\recv_counter[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010F010101010"
    )
        port map (
      I0 => D(7),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_0_ARESETN,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter[3][6]_i_4_n_0\,
      O => \recv_counter[0][6]_i_1_n_0\
    );
\recv_counter[0][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(6),
      I1 => \recv_counter[0][6]_i_3_n_0\,
      I2 => \recv_counter[0][6]_i_4_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(14),
      O => \recv_counter[0][6]_i_2_n_0\
    );
\recv_counter[0][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(5),
      I1 => \recv_counter_reg[0]__0\(4),
      I2 => \recv_counter_reg[0]__0\(3),
      O => \recv_counter[0][6]_i_3_n_0\
    );
\recv_counter[0][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(1),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \recv_counter_reg[0]__0\(2),
      O => \recv_counter[0][6]_i_4_n_0\
    );
\recv_counter[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \Outport[6]\(8),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][0]_i_1_n_0\
    );
\recv_counter[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \Outport[6]\(9),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \recv_counter_reg[1]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][1]_i_1_n_0\
    );
\recv_counter[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(2),
      I1 => \recv_counter_reg[1]__0\(1),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(10),
      O => \recv_counter[1][2]_i_1_n_0\
    );
\recv_counter[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(3),
      I1 => \recv_counter_reg[1]__0\(2),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \recv_counter_reg[1]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(11),
      O => \recv_counter[1][3]_i_1_n_0\
    );
\recv_counter[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(4),
      I1 => \recv_counter_reg[1]__0\(3),
      I2 => \recv_counter[1][6]_i_5_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(12),
      O => \recv_counter[1][4]_i_1_n_0\
    );
\recv_counter[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(5),
      I1 => \recv_counter_reg[1]__0\(3),
      I2 => \recv_counter_reg[1]__0\(4),
      I3 => \recv_counter[1][6]_i_5_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(13),
      O => \recv_counter[1][5]_i_1_n_0\
    );
\recv_counter[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020F02020202020"
    )
        port map (
      I0 => D(7),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_0_ARESETN,
      I3 => \recv_counter[3][6]_i_4_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[1][6]_i_1_n_0\
    );
\recv_counter[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(6),
      I1 => \recv_counter[1][6]_i_4_n_0\,
      I2 => \recv_counter[1][6]_i_5_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(14),
      O => \recv_counter[1][6]_i_2_n_0\
    );
\recv_counter[1][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(5),
      I1 => \recv_counter_reg[1]__0\(4),
      I2 => \recv_counter_reg[1]__0\(3),
      O => \recv_counter[1][6]_i_4_n_0\
    );
\recv_counter[1][6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(1),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \recv_counter_reg[1]__0\(2),
      O => \recv_counter[1][6]_i_5_n_0\
    );
\recv_counter[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \Outport[6]\(8),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][0]_i_1_n_0\
    );
\recv_counter[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \Outport[6]\(9),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \recv_counter_reg[2]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][1]_i_1_n_0\
    );
\recv_counter[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(2),
      I1 => \recv_counter_reg[2]__0\(1),
      I2 => \recv_counter_reg[2]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(10),
      O => \recv_counter[2][2]_i_1_n_0\
    );
\recv_counter[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(3),
      I1 => \recv_counter_reg[2]__0\(2),
      I2 => \recv_counter_reg[2]__0\(0),
      I3 => \recv_counter_reg[2]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(11),
      O => \recv_counter[2][3]_i_1_n_0\
    );
\recv_counter[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(4),
      I1 => \recv_counter_reg[2]__0\(3),
      I2 => \recv_counter[2][6]_i_5_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(12),
      O => \recv_counter[2][4]_i_1_n_0\
    );
\recv_counter[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(5),
      I1 => \recv_counter_reg[2]__0\(4),
      I2 => \recv_counter[2][6]_i_5_n_0\,
      I3 => \recv_counter_reg[2]__0\(3),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(13),
      O => \recv_counter[2][5]_i_1_n_0\
    );
\recv_counter[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(6),
      I1 => \recv_counter[2][6]_i_4_n_0\,
      I2 => \recv_counter[2][6]_i_5_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(14),
      O => \recv_counter[2][6]_i_2_n_0\
    );
\recv_counter[2][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => write_R(0),
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^channel_status_reg[1][1]_0\,
      O => \^channel_status_reg[2][0]_0\
    );
\recv_counter[2][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(4),
      I1 => \recv_counter_reg[2]__0\(5),
      I2 => \recv_counter_reg[2]__0\(3),
      O => \recv_counter[2][6]_i_4_n_0\
    );
\recv_counter[2][6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(1),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \recv_counter_reg[2]__0\(2),
      O => \recv_counter[2][6]_i_5_n_0\
    );
\recv_counter[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \Outport[6]\(8),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][0]_i_1_n_0\
    );
\recv_counter[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \Outport[6]\(9),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][1]_i_1_n_0\
    );
\recv_counter[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(2),
      I1 => \recv_counter_reg[3]__0\(1),
      I2 => \recv_counter_reg[3]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(10),
      O => \recv_counter[3][2]_i_1_n_0\
    );
\recv_counter[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(3),
      I1 => \recv_counter_reg[3]__0\(2),
      I2 => \recv_counter_reg[3]__0\(0),
      I3 => \recv_counter_reg[3]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(11),
      O => \recv_counter[3][3]_i_1_n_0\
    );
\recv_counter[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(4),
      I1 => \recv_counter_reg[3]__0\(3),
      I2 => \recv_counter[3][5]_i_2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(12),
      O => \recv_counter[3][4]_i_1_n_0\
    );
\recv_counter[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(5),
      I1 => \recv_counter_reg[3]__0\(3),
      I2 => \recv_counter_reg[3]__0\(4),
      I3 => \recv_counter[3][5]_i_2_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \Outport[6]\(13),
      O => \recv_counter[3][5]_i_1_n_0\
    );
\recv_counter[3][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(1),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(2),
      O => \recv_counter[3][5]_i_2_n_0\
    );
\recv_counter[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020202020202020"
    )
        port map (
      I0 => D(7),
      I1 => \mem_reg[64]_2\,
      I2 => S_AXI_0_ARESETN,
      I3 => \recv_counter[3][6]_i_4_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[3][6]_i_1_n_0\
    );
\recv_counter[3][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(6),
      I1 => \recv_counter_reg[3]__0\(5),
      I2 => \recv_counter[3][6]_i_5_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \Outport[6]\(14),
      O => \recv_counter[3][6]_i_2_n_0\
    );
\recv_counter[3][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_R(0),
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][6]_i_4_n_0\
    );
\recv_counter[3][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(2),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(1),
      I3 => \recv_counter_reg[3]__0\(4),
      I4 => \recv_counter_reg[3]__0\(3),
      O => \recv_counter[3][6]_i_5_n_0\
    );
\recv_counter_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][0]_i_1_n_0\,
      Q => \recv_counter_reg[0]__0\(0),
      R => '0'
    );
\recv_counter_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][1]_i_1_n_0\,
      Q => \recv_counter_reg[0]__0\(1),
      R => '0'
    );
\recv_counter_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][2]_i_1_n_0\,
      Q => \recv_counter_reg[0]__0\(2),
      R => '0'
    );
\recv_counter_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][3]_i_1_n_0\,
      Q => \recv_counter_reg[0]__0\(3),
      R => '0'
    );
\recv_counter_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][4]_i_1_n_0\,
      Q => \recv_counter_reg[0]__0\(4),
      R => '0'
    );
\recv_counter_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][5]_i_1_n_0\,
      Q => \recv_counter_reg[0]__0\(5),
      R => '0'
    );
\recv_counter_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[0][6]_i_1_n_0\,
      D => \recv_counter[0][6]_i_2_n_0\,
      Q => \recv_counter_reg[0]__0\(6),
      R => '0'
    );
\recv_counter_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][0]_i_1_n_0\,
      Q => \recv_counter_reg[1]__0\(0),
      R => '0'
    );
\recv_counter_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][1]_i_1_n_0\,
      Q => \recv_counter_reg[1]__0\(1),
      R => '0'
    );
\recv_counter_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][2]_i_1_n_0\,
      Q => \recv_counter_reg[1]__0\(2),
      R => '0'
    );
\recv_counter_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][3]_i_1_n_0\,
      Q => \recv_counter_reg[1]__0\(3),
      R => '0'
    );
\recv_counter_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][4]_i_1_n_0\,
      Q => \recv_counter_reg[1]__0\(4),
      R => '0'
    );
\recv_counter_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][5]_i_1_n_0\,
      Q => \recv_counter_reg[1]__0\(5),
      R => '0'
    );
\recv_counter_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[1][6]_i_1_n_0\,
      D => \recv_counter[1][6]_i_2_n_0\,
      Q => \recv_counter_reg[1]__0\(6),
      R => '0'
    );
\recv_counter_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][0]_i_1_n_0\,
      Q => \recv_counter_reg[2]__0\(0),
      R => '0'
    );
\recv_counter_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][1]_i_1_n_0\,
      Q => \recv_counter_reg[2]__0\(1),
      R => '0'
    );
\recv_counter_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][2]_i_1_n_0\,
      Q => \recv_counter_reg[2]__0\(2),
      R => '0'
    );
\recv_counter_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][3]_i_1_n_0\,
      Q => \recv_counter_reg[2]__0\(3),
      R => '0'
    );
\recv_counter_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][4]_i_1_n_0\,
      Q => \recv_counter_reg[2]__0\(4),
      R => '0'
    );
\recv_counter_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][5]_i_1_n_0\,
      Q => \recv_counter_reg[2]__0\(5),
      R => '0'
    );
\recv_counter_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => E(0),
      D => \recv_counter[2][6]_i_2_n_0\,
      Q => \recv_counter_reg[2]__0\(6),
      R => '0'
    );
\recv_counter_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][0]_i_1_n_0\,
      Q => \recv_counter_reg[3]__0\(0),
      R => '0'
    );
\recv_counter_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][1]_i_1_n_0\,
      Q => \recv_counter_reg[3]__0\(1),
      R => '0'
    );
\recv_counter_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][2]_i_1_n_0\,
      Q => \recv_counter_reg[3]__0\(2),
      R => '0'
    );
\recv_counter_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][3]_i_1_n_0\,
      Q => \recv_counter_reg[3]__0\(3),
      R => '0'
    );
\recv_counter_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][4]_i_1_n_0\,
      Q => \recv_counter_reg[3]__0\(4),
      R => '0'
    );
\recv_counter_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][5]_i_1_n_0\,
      Q => \recv_counter_reg[3]__0\(5),
      R => '0'
    );
\recv_counter_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \recv_counter[3][6]_i_1_n_0\,
      D => \recv_counter[3][6]_i_2_n_0\,
      Q => \recv_counter_reg[3]__0\(6),
      R => '0'
    );
\recv_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \mem_reg[64]_0\,
      Q => \^channel_status_reg[1][1]_0\
    );
\recv_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \mem_reg[64]\,
      Q => \^recv_buffer_write_reg_0\
    );
\rni_readdata_delayed[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[0]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(0)
    );
\rni_readdata_delayed[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(0),
      I1 => \msg_length_reg_reg[6]__0\(0),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(0),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(0),
      O => \rni_readdata_delayed[0]_i_10_n_0\
    );
\rni_readdata_delayed[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(0),
      I1 => \msg_length_reg_reg[2]__0\(0),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(0),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(0),
      O => \rni_readdata_delayed[0]_i_11_n_0\
    );
\rni_readdata_delayed[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[5]__0\(1),
      I1 => \channel_status_reg[5]__0\(0),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[4]__0\(1),
      I4 => \channel_status_reg[4]__0\(0),
      O => \rni_readdata_delayed[0]_i_12_n_0\
    );
\rni_readdata_delayed[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[7]__0\(1),
      I1 => \channel_status_reg[7]__0\(0),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[6]__0\(1),
      I4 => \channel_status_reg[6]__0\(0),
      O => \rni_readdata_delayed[0]_i_13_n_0\
    );
\rni_readdata_delayed[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[1]__0\(1),
      I1 => \channel_status_reg[1]__0\(0),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[0]__0\(1),
      I4 => \channel_status_reg[0]__0\(0),
      O => \rni_readdata_delayed[0]_i_14_n_0\
    );
\rni_readdata_delayed[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[3]__0\(1),
      I1 => \channel_status_reg[3]__0\(0),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[2]__0\(1),
      I4 => \channel_status_reg[2]__0\(0),
      O => \rni_readdata_delayed[0]_i_15_n_0\
    );
\rni_readdata_delayed[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFCFC"
    )
        port map (
      I0 => S_AXI_0_ARADDR(7),
      I1 => S_AXI_0_AWADDR(7),
      I2 => S_AXI_0_AWADDR(5),
      I3 => S_AXI_0_ARADDR(5),
      I4 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I5 => \^slave_address\(2),
      O => \^rni_readdata_delayed_reg[0]\
    );
\rni_readdata_delayed[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B830BB33B8308800"
    )
        port map (
      I0 => clock_tick_reg(0),
      I1 => ADDRBWRADDR(1),
      I2 => \rni_readdata_delayed[0]_i_6_n_0\,
      I3 => \^slave_address\(0),
      I4 => ADDRBWRADDR(0),
      I5 => \rni_readdata_delayed[0]_i_7__1_n_0\,
      O => \rni_readdata_delayed[0]_i_4_n_0\
    );
\rni_readdata_delayed[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[0]_i_8_n_0\,
      I1 => \rni_readdata_delayed_reg[0]_i_9_n_0\,
      I2 => \^slave_address\(2),
      I3 => \rni_readdata_delayed[0]_i_10_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5_n_0\,
      I5 => \rni_readdata_delayed[0]_i_11_n_0\,
      O => \rni_readdata_delayed[0]_i_5_n_0\
    );
\rni_readdata_delayed[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^synchronize_flag\,
      I1 => \^slave_address\(0),
      I2 => \interrupt_reg_reg_n_0_[0]\,
      O => \rni_readdata_delayed[0]_i_6_n_0\
    );
\rni_readdata_delayed[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(0),
      O => \rni_readdata_delayed[0]_i_7__1_n_0\
    );
\rni_readdata_delayed[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[10]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(10)
    );
\rni_readdata_delayed[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[10]_i_2_n_0\
    );
\rni_readdata_delayed[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[11]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(11)
    );
\rni_readdata_delayed[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[11]_i_2_n_0\
    );
\rni_readdata_delayed[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[12]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(12)
    );
\rni_readdata_delayed[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[12]_i_2_n_0\
    );
\rni_readdata_delayed[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[13]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(13)
    );
\rni_readdata_delayed[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[13]_i_2_n_0\
    );
\rni_readdata_delayed[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[14]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(14)
    );
\rni_readdata_delayed[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[14]_i_2_n_0\
    );
\rni_readdata_delayed[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[15]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(15)
    );
\rni_readdata_delayed[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[15]_i_2_n_0\
    );
\rni_readdata_delayed[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[16]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(16)
    );
\rni_readdata_delayed[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[16]_i_2_n_0\
    );
\rni_readdata_delayed[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[17]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(17)
    );
\rni_readdata_delayed[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[17]_i_2_n_0\
    );
\rni_readdata_delayed[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[18]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(18)
    );
\rni_readdata_delayed[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[18]_i_2_n_0\
    );
\rni_readdata_delayed[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[19]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(19)
    );
\rni_readdata_delayed[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[19]_i_2_n_0\
    );
\rni_readdata_delayed[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[1]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(1)
    );
\rni_readdata_delayed[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[1]_i_3_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5_n_0\,
      I3 => \rni_readdata_delayed[1]_i_4_n_0\,
      I4 => \rni_readdata_delayed[1]_i_5_n_0\,
      O => \rni_readdata_delayed[1]_i_2_n_0\
    );
\rni_readdata_delayed[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(1),
      I1 => \msg_length_reg_reg[6]__0\(1),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(1),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(1),
      O => \rni_readdata_delayed[1]_i_3_n_0\
    );
\rni_readdata_delayed[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(1),
      I1 => \msg_length_reg_reg[2]__0\(1),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(1),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(1),
      O => \rni_readdata_delayed[1]_i_4_n_0\
    );
\rni_readdata_delayed[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => command_queue_write_i_4_n_0,
      I1 => \interrupt_reg_reg_n_0_[1]\,
      I2 => ADDRBWRADDR(0),
      I3 => \^slave_address\(0),
      I4 => axi_awready_reg_0,
      I5 => clock_tick_reg(1),
      O => \rni_readdata_delayed[1]_i_5_n_0\
    );
\rni_readdata_delayed[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[20]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(20)
    );
\rni_readdata_delayed[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[20]_i_2_n_0\
    );
\rni_readdata_delayed[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[21]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(21)
    );
\rni_readdata_delayed[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[21]_i_2_n_0\
    );
\rni_readdata_delayed[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[22]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(22)
    );
\rni_readdata_delayed[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[22]_i_2_n_0\
    );
\rni_readdata_delayed[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[23]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(23)
    );
\rni_readdata_delayed[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[23]_i_2_n_0\
    );
\rni_readdata_delayed[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[24]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(24)
    );
\rni_readdata_delayed[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[24]_i_2_n_0\
    );
\rni_readdata_delayed[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[25]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(25)
    );
\rni_readdata_delayed[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[25]_i_2_n_0\
    );
\rni_readdata_delayed[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[26]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(26)
    );
\rni_readdata_delayed[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[26]_i_2_n_0\
    );
\rni_readdata_delayed[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[27]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(27)
    );
\rni_readdata_delayed[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[27]_i_2_n_0\
    );
\rni_readdata_delayed[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[28]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(28)
    );
\rni_readdata_delayed[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[28]_i_2_n_0\
    );
\rni_readdata_delayed[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[29]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(29)
    );
\rni_readdata_delayed[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[29]_i_2_n_0\
    );
\rni_readdata_delayed[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[2]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(2)
    );
\rni_readdata_delayed[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4501"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[6]_i_5_n_0\,
      I2 => \rni_readdata_delayed[2]_i_3_n_0\,
      I3 => \rni_readdata_delayed[2]_i_4_n_0\,
      I4 => \rni_readdata_delayed[2]_i_5_n_0\,
      O => \rni_readdata_delayed[2]_i_2_n_0\
    );
\rni_readdata_delayed[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(2),
      I1 => \msg_length_reg_reg[2]__0\(2),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(2),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(2),
      O => \rni_readdata_delayed[2]_i_3_n_0\
    );
\rni_readdata_delayed[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(2),
      I1 => \msg_length_reg_reg[6]__0\(2),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(2),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(2),
      O => \rni_readdata_delayed[2]_i_4_n_0\
    );
\rni_readdata_delayed[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => command_queue_write_i_4_n_0,
      I1 => \interrupt_reg_reg_n_0_[2]\,
      I2 => ADDRBWRADDR(0),
      I3 => \^slave_address\(0),
      I4 => axi_awready_reg_0,
      I5 => clock_tick_reg(2),
      O => \rni_readdata_delayed[2]_i_5_n_0\
    );
\rni_readdata_delayed[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[30]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(30)
    );
\rni_readdata_delayed[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[30]_i_2_n_0\
    );
\rni_readdata_delayed[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(31)
    );
\rni_readdata_delayed[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[31]_i_2_n_0\
    );
\rni_readdata_delayed[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[3]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(3)
    );
\rni_readdata_delayed[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[3]_i_3_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5_n_0\,
      I3 => \rni_readdata_delayed[3]_i_4_n_0\,
      I4 => \rni_readdata_delayed[3]_i_5_n_0\,
      O => \rni_readdata_delayed[3]_i_2_n_0\
    );
\rni_readdata_delayed[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(3),
      I1 => \msg_length_reg_reg[6]__0\(3),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(3),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(3),
      O => \rni_readdata_delayed[3]_i_3_n_0\
    );
\rni_readdata_delayed[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(3),
      I1 => \msg_length_reg_reg[2]__0\(3),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(3),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(3),
      O => \rni_readdata_delayed[3]_i_4_n_0\
    );
\rni_readdata_delayed[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => command_queue_write_i_4_n_0,
      I1 => \interrupt_reg_reg_n_0_[3]\,
      I2 => ADDRBWRADDR(0),
      I3 => \^slave_address\(0),
      I4 => axi_awready_reg_0,
      I5 => clock_tick_reg(3),
      O => \rni_readdata_delayed[3]_i_5_n_0\
    );
\rni_readdata_delayed[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[4]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(4)
    );
\rni_readdata_delayed[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_0,
      I1 => clock_tick_reg(4),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[4]_i_3_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5_n_0\,
      I5 => \rni_readdata_delayed[4]_i_4_n_0\,
      O => \rni_readdata_delayed[4]_i_2_n_0\
    );
\rni_readdata_delayed[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(4),
      I1 => \msg_length_reg_reg[6]__0\(4),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(4),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(4),
      O => \rni_readdata_delayed[4]_i_3_n_0\
    );
\rni_readdata_delayed[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(4),
      I1 => \msg_length_reg_reg[2]__0\(4),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(4),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(4),
      O => \rni_readdata_delayed[4]_i_4_n_0\
    );
\rni_readdata_delayed[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[5]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(5)
    );
\rni_readdata_delayed[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => axi_awready_reg_0,
      I1 => clock_tick_reg(5),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[5]_i_3_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5_n_0\,
      I5 => \rni_readdata_delayed[5]_i_4_n_0\,
      O => \rni_readdata_delayed[5]_i_2_n_0\
    );
\rni_readdata_delayed[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(5),
      I1 => \msg_length_reg_reg[2]__0\(5),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(5),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(5),
      O => \rni_readdata_delayed[5]_i_3_n_0\
    );
\rni_readdata_delayed[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(5),
      I1 => \msg_length_reg_reg[6]__0\(5),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(5),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(5),
      O => \rni_readdata_delayed[5]_i_4_n_0\
    );
\rni_readdata_delayed[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[6]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(6)
    );
\rni_readdata_delayed[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_0,
      I1 => clock_tick_reg(6),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[6]_i_4_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5_n_0\,
      I5 => \rni_readdata_delayed[6]_i_6_n_0\,
      O => \rni_readdata_delayed[6]_i_2_n_0\
    );
\rni_readdata_delayed[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(6),
      I1 => \msg_length_reg_reg[6]__0\(6),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[5]__0\(6),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(6),
      O => \rni_readdata_delayed[6]_i_4_n_0\
    );
\rni_readdata_delayed[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_0_ARADDR(2),
      I2 => S_AXI_0_AWADDR(2),
      I3 => \rni_readdata_delayed[6]_i_7_n_0\,
      O => \rni_readdata_delayed[6]_i_5_n_0\
    );
\rni_readdata_delayed[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(6),
      I1 => \msg_length_reg_reg[2]__0\(6),
      I2 => ADDRBWRADDR(0),
      I3 => \msg_length_reg_reg[1]__0\(6),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(6),
      O => \rni_readdata_delayed[6]_i_6_n_0\
    );
\rni_readdata_delayed[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => ADDRBWRADDR(0),
      I3 => toggle_address_cpu_side(1),
      I4 => \^slave_address\(0),
      I5 => toggle_address_cpu_side(0),
      O => \rni_readdata_delayed[6]_i_7_n_0\
    );
\rni_readdata_delayed[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[7]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(7)
    );
\rni_readdata_delayed[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[7]_i_2_n_0\
    );
\rni_readdata_delayed[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[8]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(8)
    );
\rni_readdata_delayed[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[8]_i_2_n_0\
    );
\rni_readdata_delayed[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[9]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => \rni_readdata_delayed_reg[31]\(9)
    );
\rni_readdata_delayed[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      I1 => axi_awready_reg_0,
      O => \rni_readdata_delayed[9]_i_2_n_0\
    );
\rni_readdata_delayed_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_4_n_0\,
      I1 => \rni_readdata_delayed[0]_i_5_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_2_n_0\,
      S => \^rni_readdata_delayed_reg[0]\
    );
\rni_readdata_delayed_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_12_n_0\,
      I1 => \rni_readdata_delayed[0]_i_13_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_8_n_0\,
      S => ADDRBWRADDR(0)
    );
\rni_readdata_delayed_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_14_n_0\,
      I1 => \rni_readdata_delayed[0]_i_15_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_9_n_0\,
      S => ADDRBWRADDR(0)
    );
send_clock_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state_reg[2]_0\,
      Q => \^send_counter_reg[0]_0\,
      R => reset
    );
\send_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \Flit_id[2]_i_4_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^out\(2),
      O => \send_counter[0]_i_1_n_0\
    );
\send_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \Flit_id[2]_i_3_n_0\,
      I1 => \Flit_id[2]_i_4_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(1),
      I4 => \^send_buffer_address\(0),
      I5 => \^out\(2),
      O => \send_counter[1]_i_1_n_0\
    );
\send_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[2]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(2),
      I3 => \^send_buffer_address\(0),
      I4 => \^send_buffer_address\(1),
      I5 => \^out\(2),
      O => \send_counter[2]_i_1_n_0\
    );
\send_counter[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id[2]_i_3_n_0\,
      I1 => \Flit_id[2]_i_4_n_0\,
      I2 => \Flit_id[2]_i_5_n_0\,
      O => \send_counter[2]_i_2_n_0\
    );
\send_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \send_counter[3]_i_2_n_0\,
      I1 => \send_counter[3]_i_3_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(3),
      I4 => \send_counter[3]_i_4_n_0\,
      I5 => \^out\(2),
      O => \send_counter[3]_i_1_n_0\
    );
\send_counter[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Flit_id[2]_i_5_n_0\,
      I1 => \Flit_id[2]_i_4_n_0\,
      I2 => \Flit_id[2]_i_3_n_0\,
      O => \send_counter[3]_i_2_n_0\
    );
\send_counter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][3]\,
      I4 => \command_queue_mem_reg_n_0_[1][3]\,
      I5 => \command_queue_mem_reg_n_0_[2][3]\,
      O => \send_counter[3]_i_3_n_0\
    );
\send_counter[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(2),
      O => \send_counter[3]_i_4_n_0\
    );
\send_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[4]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(4),
      I3 => \send_counter[4]_i_3_n_0\,
      I4 => \^out\(2),
      O => \send_counter[4]_i_1_n_0\
    );
\send_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \outport[12]_i_3_n_0\,
      I1 => \Flit_id[2]_i_5_n_0\,
      I2 => \Flit_id[2]_i_4_n_0\,
      I3 => \Flit_id[2]_i_3_n_0\,
      I4 => \send_counter[3]_i_3_n_0\,
      O => \send_counter[4]_i_2_n_0\
    );
\send_counter[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^send_buffer_address\(2),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(1),
      I3 => \^send_buffer_address\(3),
      O => \send_counter[4]_i_3_n_0\
    );
\send_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[5]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(5),
      I3 => \send_counter[6]_i_4_n_0\,
      I4 => \^out\(2),
      O => \send_counter[5]_i_1_n_0\
    );
\send_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \outport[13]_i_2_n_0\,
      I1 => \outport[12]_i_3_n_0\,
      I2 => \send_counter[3]_i_3_n_0\,
      I3 => \Flit_id[2]_i_3_n_0\,
      I4 => \Flit_id[2]_i_4_n_0\,
      I5 => \Flit_id[2]_i_5_n_0\,
      O => \send_counter[5]_i_2_n_0\
    );
\send_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111011101110"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      I4 => \^send_counter_reg[0]_0\,
      I5 => \^send_counter_reg[0]_1\,
      O => \send_counter[6]_i_1_n_0\
    );
\send_counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[6]_i_3_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(6),
      I3 => \send_counter[6]_i_4_n_0\,
      I4 => \^send_buffer_address\(5),
      I5 => \^out\(2),
      O => \send_counter[6]_i_2_n_0\
    );
\send_counter[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \Flit_id[6]_i_5_n_0\,
      I1 => \outport[13]_i_2_n_0\,
      I2 => \send_counter[3]_i_2_n_0\,
      I3 => \send_counter[3]_i_3_n_0\,
      I4 => \outport[12]_i_3_n_0\,
      O => \send_counter[6]_i_3_n_0\
    );
\send_counter[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^send_buffer_address\(3),
      I1 => \^send_buffer_address\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^send_buffer_address\(2),
      I4 => \^send_buffer_address\(4),
      O => \send_counter[6]_i_4_n_0\
    );
\send_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[0]_i_1_n_0\,
      Q => \^send_buffer_address\(0),
      R => reset
    );
\send_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[1]_i_1_n_0\,
      Q => \^send_buffer_address\(1),
      R => reset
    );
\send_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[2]_i_1_n_0\,
      Q => \^send_buffer_address\(2),
      R => reset
    );
\send_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[3]_i_1_n_0\,
      Q => \^send_buffer_address\(3),
      R => reset
    );
\send_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[4]_i_1_n_0\,
      Q => \^send_buffer_address\(4),
      R => reset
    );
\send_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[5]_i_1_n_0\,
      Q => \^send_buffer_address\(5),
      R => reset
    );
\send_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \send_counter[6]_i_1_n_0\,
      D => \send_counter[6]_i_2_n_0\,
      Q => \^send_buffer_address\(6),
      R => reset
    );
slave_irq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \heartbeat_generator.GlobalSync_retimed_reg_0\,
      Q => NoC_Irq_0,
      R => '0'
    );
\src_buffer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \src_buffer[0]_i_2_n_0\,
      I1 => \dest_pid[7]_i_4_n_0\,
      O => active_send_channel(0)
    );
\src_buffer[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \dest_pid[7]_i_8_n_0\,
      I1 => \dest_pid[7]_i_7_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\,
      O => \src_buffer[0]_i_2_n_0\
    );
\src_buffer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      O => \src_buffer[1]_i_1_n_0\
    );
\src_buffer[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dest_pid[7]_i_4_n_0\,
      I1 => \dest_pid[7]_i_5_n_0\,
      O => active_send_channel(1)
    );
\src_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \src_buffer[1]_i_1_n_0\,
      D => active_send_channel(0),
      Q => \^send_buffer_address\(7),
      R => reset
    );
\src_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \src_buffer[1]_i_1_n_0\,
      D => active_send_channel(1),
      Q => \^send_buffer_address\(8),
      R => reset
    );
\src_pid[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(0),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(0),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[0]_i_2_n_0\,
      O => \src_pid[0]_i_1_n_0\
    );
\src_pid[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(0),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(0),
      O => \src_pid[0]_i_2_n_0\
    );
\src_pid[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(1),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(1),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[1]_i_2_n_0\,
      O => \src_pid[1]_i_1_n_0\
    );
\src_pid[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(1),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(1),
      O => \src_pid[1]_i_2_n_0\
    );
\src_pid[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(2),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(2),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[2]_i_2_n_0\,
      O => \src_pid[2]_i_1_n_0\
    );
\src_pid[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(2),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(2),
      O => \src_pid[2]_i_2_n_0\
    );
\src_pid[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(3),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(3),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[3]_i_2_n_0\,
      O => \src_pid[3]_i_1_n_0\
    );
\src_pid[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(3),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(3),
      O => \src_pid[3]_i_2_n_0\
    );
\src_pid[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(4),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(4),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[4]_i_2_n_0\,
      O => \src_pid[4]_i_1_n_0\
    );
\src_pid[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(4),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(4),
      O => \src_pid[4]_i_2_n_0\
    );
\src_pid[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(5),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(5),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[5]_i_2_n_0\,
      O => \src_pid[5]_i_1_n_0\
    );
\src_pid[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(5),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(5),
      O => \src_pid[5]_i_2_n_0\
    );
\src_pid[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(6),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(6),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[6]_i_2_n_0\,
      O => \src_pid[6]_i_1_n_0\
    );
\src_pid[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(6),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(6),
      O => \src_pid[6]_i_2_n_0\
    );
\src_pid[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(7),
      I1 => \dest_pid[7]_i_4_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(7),
      I3 => \dest_pid[7]_i_5_n_0\,
      I4 => \src_pid[7]_i_2_n_0\,
      O => \src_pid[7]_i_1_n_0\
    );
\src_pid[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(7),
      I1 => \dest_pid[7]_i_9_n_0\,
      I2 => \src_buffer[0]_i_2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(7),
      O => \src_pid[7]_i_2_n_0\
    );
\src_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[0]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[0]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[1]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[1]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[2]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[2]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[3]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[3]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[4]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[4]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[5]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[5]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[6]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[6]\,
      R => \dest_pid[7]_i_1_n_0\
    );
\src_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => \dest_pid[7]_i_2_n_0\,
      D => \src_pid[7]_i_1_n_0\,
      Q => \src_pid_reg_n_0_[7]\,
      R => \dest_pid[7]_i_1_n_0\
    );
synchronize_flag_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_10_n_0
    );
synchronize_flag_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_11_n_0
    );
synchronize_flag_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_12_n_0
    );
synchronize_flag_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_14_n_0
    );
synchronize_flag_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_15_n_0
    );
synchronize_flag_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_16_n_0
    );
synchronize_flag_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_17_n_0
    );
synchronize_flag_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_19_n_0
    );
synchronize_flag_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => command_queue_write_i_3_n_0,
      I1 => S_AXI_0_AWADDR(0),
      I2 => S_AXI_0_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_0_AWADDR(1),
      I5 => S_AXI_0_ARADDR(1),
      O => \^synchronize_flag_reg_0\
    );
synchronize_flag_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_20_n_0
    );
synchronize_flag_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_21_n_0
    );
synchronize_flag_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_22_n_0
    );
synchronize_flag_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_24_n_0
    );
synchronize_flag_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_25_n_0
    );
synchronize_flag_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_26_n_0
    );
synchronize_flag_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_27_n_0
    );
synchronize_flag_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_29_n_0
    );
synchronize_flag_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_30_n_0
    );
synchronize_flag_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_31_n_0
    );
synchronize_flag_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_32_n_0
    );
synchronize_flag_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_34_n_0
    );
synchronize_flag_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_35_n_0
    );
synchronize_flag_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_36_n_0
    );
synchronize_flag_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_37_n_0
    );
synchronize_flag_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_39_n_0
    );
synchronize_flag_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_40_n_0
    );
synchronize_flag_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_41_n_0
    );
synchronize_flag_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_42_n_0
    );
synchronize_flag_i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_44_n_0
    );
synchronize_flag_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      I1 => S_AXI_0_WDATA(30),
      O => synchronize_flag_i_45_n_0
    );
synchronize_flag_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(27),
      I1 => S_AXI_0_WDATA(28),
      I2 => S_AXI_0_WDATA(29),
      O => synchronize_flag_i_46_n_0
    );
synchronize_flag_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(24),
      I1 => S_AXI_0_WDATA(25),
      I2 => S_AXI_0_WDATA(26),
      O => synchronize_flag_i_47_n_0
    );
synchronize_flag_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(21),
      I1 => S_AXI_0_WDATA(22),
      I2 => S_AXI_0_WDATA(23),
      O => synchronize_flag_i_49_n_0
    );
synchronize_flag_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_5_n_0
    );
synchronize_flag_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(18),
      I1 => S_AXI_0_WDATA(19),
      I2 => S_AXI_0_WDATA(20),
      O => synchronize_flag_i_50_n_0
    );
synchronize_flag_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(15),
      I1 => S_AXI_0_WDATA(16),
      I2 => S_AXI_0_WDATA(17),
      O => synchronize_flag_i_51_n_0
    );
synchronize_flag_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(12),
      I1 => S_AXI_0_WDATA(13),
      I2 => S_AXI_0_WDATA(14),
      O => synchronize_flag_i_52_n_0
    );
synchronize_flag_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(9),
      I1 => S_AXI_0_WDATA(10),
      I2 => S_AXI_0_WDATA(11),
      O => synchronize_flag_i_53_n_0
    );
synchronize_flag_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(6),
      I1 => S_AXI_0_WDATA(7),
      I2 => S_AXI_0_WDATA(8),
      O => synchronize_flag_i_54_n_0
    );
synchronize_flag_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(3),
      I1 => S_AXI_0_WDATA(4),
      I2 => S_AXI_0_WDATA(5),
      O => synchronize_flag_i_55_n_0
    );
synchronize_flag_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_0_WDATA(2),
      I1 => S_AXI_0_WDATA(0),
      I2 => S_AXI_0_WDATA(1),
      O => synchronize_flag_i_56_n_0
    );
synchronize_flag_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_6_n_0
    );
synchronize_flag_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_7_n_0
    );
synchronize_flag_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_WDATA(31),
      O => synchronize_flag_i_9_n_0
    );
synchronize_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => old_GlobalSync_reg_1,
      Q => \^synchronize_flag\
    );
synchronize_flag_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_18_n_0,
      CO(3) => synchronize_flag_reg_i_13_n_0,
      CO(2) => synchronize_flag_reg_i_13_n_1,
      CO(1) => synchronize_flag_reg_i_13_n_2,
      CO(0) => synchronize_flag_reg_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_19_n_0,
      S(2) => synchronize_flag_i_20_n_0,
      S(1) => synchronize_flag_i_21_n_0,
      S(0) => synchronize_flag_i_22_n_0
    );
synchronize_flag_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_23_n_0,
      CO(3) => synchronize_flag_reg_i_18_n_0,
      CO(2) => synchronize_flag_reg_i_18_n_1,
      CO(1) => synchronize_flag_reg_i_18_n_2,
      CO(0) => synchronize_flag_reg_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_18_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_24_n_0,
      S(2) => synchronize_flag_i_25_n_0,
      S(1) => synchronize_flag_i_26_n_0,
      S(0) => synchronize_flag_i_27_n_0
    );
synchronize_flag_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_28_n_0,
      CO(3) => synchronize_flag_reg_i_23_n_0,
      CO(2) => synchronize_flag_reg_i_23_n_1,
      CO(1) => synchronize_flag_reg_i_23_n_2,
      CO(0) => synchronize_flag_reg_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_29_n_0,
      S(2) => synchronize_flag_i_30_n_0,
      S(1) => synchronize_flag_i_31_n_0,
      S(0) => synchronize_flag_i_32_n_0
    );
synchronize_flag_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_33_n_0,
      CO(3) => synchronize_flag_reg_i_28_n_0,
      CO(2) => synchronize_flag_reg_i_28_n_1,
      CO(1) => synchronize_flag_reg_i_28_n_2,
      CO(0) => synchronize_flag_reg_i_28_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_34_n_0,
      S(2) => synchronize_flag_i_35_n_0,
      S(1) => synchronize_flag_i_36_n_0,
      S(0) => synchronize_flag_i_37_n_0
    );
synchronize_flag_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_4_n_0,
      CO(3) => NLW_synchronize_flag_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => synchronize_flag_reg_i_3_n_2,
      CO(0) => synchronize_flag_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => synchronize_flag_i_5_n_0,
      S(1) => synchronize_flag_i_6_n_0,
      S(0) => synchronize_flag_i_7_n_0
    );
synchronize_flag_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_38_n_0,
      CO(3) => synchronize_flag_reg_i_33_n_0,
      CO(2) => synchronize_flag_reg_i_33_n_1,
      CO(1) => synchronize_flag_reg_i_33_n_2,
      CO(0) => synchronize_flag_reg_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_39_n_0,
      S(2) => synchronize_flag_i_40_n_0,
      S(1) => synchronize_flag_i_41_n_0,
      S(0) => synchronize_flag_i_42_n_0
    );
synchronize_flag_reg_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_43_n_0,
      CO(3) => synchronize_flag_reg_i_38_n_0,
      CO(2) => synchronize_flag_reg_i_38_n_1,
      CO(1) => synchronize_flag_reg_i_38_n_2,
      CO(0) => synchronize_flag_reg_i_38_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_38_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_44_n_0,
      S(2) => synchronize_flag_i_45_n_0,
      S(1) => synchronize_flag_i_46_n_0,
      S(0) => synchronize_flag_i_47_n_0
    );
synchronize_flag_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_8_n_0,
      CO(3) => synchronize_flag_reg_i_4_n_0,
      CO(2) => synchronize_flag_reg_i_4_n_1,
      CO(1) => synchronize_flag_reg_i_4_n_2,
      CO(0) => synchronize_flag_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_9_n_0,
      S(2) => synchronize_flag_i_10_n_0,
      S(1) => synchronize_flag_i_11_n_0,
      S(0) => synchronize_flag_i_12_n_0
    );
synchronize_flag_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_48_n_0,
      CO(3) => synchronize_flag_reg_i_43_n_0,
      CO(2) => synchronize_flag_reg_i_43_n_1,
      CO(1) => synchronize_flag_reg_i_43_n_2,
      CO(0) => synchronize_flag_reg_i_43_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_49_n_0,
      S(2) => synchronize_flag_i_50_n_0,
      S(1) => synchronize_flag_i_51_n_0,
      S(0) => synchronize_flag_i_52_n_0
    );
synchronize_flag_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => synchronize_flag_reg_i_48_n_0,
      CO(2) => synchronize_flag_reg_i_48_n_1,
      CO(1) => synchronize_flag_reg_i_48_n_2,
      CO(0) => synchronize_flag_reg_i_48_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_48_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_53_n_0,
      S(2) => synchronize_flag_i_54_n_0,
      S(1) => synchronize_flag_i_55_n_0,
      S(0) => synchronize_flag_i_56_n_0
    );
synchronize_flag_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => synchronize_flag_reg_i_13_n_0,
      CO(3) => synchronize_flag_reg_i_8_n_0,
      CO(2) => synchronize_flag_reg_i_8_n_1,
      CO(1) => synchronize_flag_reg_i_8_n_2,
      CO(0) => synchronize_flag_reg_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_synchronize_flag_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => synchronize_flag_i_14_n_0,
      S(2) => synchronize_flag_i_15_n_0,
      S(1) => synchronize_flag_i_16_n_0,
      S(0) => synchronize_flag_i_17_n_0
    );
\toggle_bits_cpu_side[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BF4040FF40"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_2_n_0\,
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \toggle_bits_cpu_side[0]_i_3_n_0\,
      I3 => slave_irq0_2,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(0),
      O => \toggle_bits_cpu_side[0]_i_1_n_0\
    );
\toggle_bits_cpu_side[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      O => \toggle_bits_cpu_side[0]_i_2_n_0\
    );
\toggle_bits_cpu_side[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \toggle_bits_cpu_side[0]_i_4_n_0\,
      I2 => \^synchronize_flag_reg_0\,
      O => \toggle_bits_cpu_side[0]_i_3_n_0\
    );
\toggle_bits_cpu_side[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFACF0AC0FAC00A"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => S_AXI_0_WDATA(1),
      I3 => S_AXI_0_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \toggle_bits_cpu_side[0]_i_4_n_0\
    );
\toggle_bits_cpu_side[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3_n_0\,
      I1 => \toggle_bits_cpu_side[1]_i_2_n_0\,
      I2 => \^old_heartbeat_0\,
      I3 => \^old_globalsync_reg_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \toggle_bits_cpu_side[1]_i_1_n_0\
    );
\toggle_bits_cpu_side[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_0_WDATA(0),
      I2 => S_AXI_0_WDATA(1),
      O => \toggle_bits_cpu_side[1]_i_2_n_0\
    );
\toggle_bits_cpu_side[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3_n_0\,
      I1 => \toggle_bits_cpu_side[2]_i_2_n_0\,
      I2 => \^old_heartbeat_0\,
      I3 => \^old_globalsync_reg_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \toggle_bits_cpu_side[2]_i_1_n_0\
    );
\toggle_bits_cpu_side[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_0_WDATA(1),
      I2 => S_AXI_0_WDATA(0),
      O => \toggle_bits_cpu_side[2]_i_2_n_0\
    );
\toggle_bits_cpu_side[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF2020FF20"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3_n_0\,
      I1 => \toggle_bits_cpu_side[3]_i_2_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[0]_0\,
      I3 => slave_irq0_2,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \toggle_bits_cpu_side[3]_i_1_n_0\
    );
\toggle_bits_cpu_side[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S_AXI_0_WDATA(1),
      I1 => S_AXI_0_WDATA(0),
      O => \toggle_bits_cpu_side[3]_i_2_n_0\
    );
\toggle_bits_cpu_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_cpu_side[0]_i_1_n_0\,
      Q => toggle_address_cpu_side(0)
    );
\toggle_bits_cpu_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_cpu_side[1]_i_1_n_0\,
      Q => toggle_address_cpu_side(1)
    );
\toggle_bits_cpu_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_cpu_side[2]_i_1_n_0\,
      Q => toggle_address_cpu_side(2)
    );
\toggle_bits_cpu_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_cpu_side[3]_i_1_n_0\,
      Q => toggle_address_cpu_side(3)
    );
\toggle_bits_noc_side[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(0),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => \^old_globalsync_reg_0\,
      I3 => \^old_heartbeat_0\,
      I4 => \toggle_bits_noc_side[0]_i_2_n_0\,
      I5 => \^toggle_address_noc_side\(2),
      O => \toggle_bits_noc_side[0]_i_1_n_0\
    );
\toggle_bits_noc_side[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \toggle_bits_noc_side[0]_i_3_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \recv_counter[3][6]_i_4_n_0\,
      O => \toggle_bits_noc_side[0]_i_2_n_0\
    );
\toggle_bits_noc_side[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \recv_counter[0][6]_i_3_n_0\,
      I1 => \recv_counter_reg[0]__0\(6),
      I2 => \recv_counter_reg[0]__0\(1),
      I3 => \recv_counter_reg[0]__0\(0),
      I4 => \recv_counter_reg[0]__0\(2),
      O => \toggle_bits_noc_side[0]_i_3_n_0\
    );
\toggle_bits_noc_side[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => \^old_globalsync_reg_0\,
      I3 => \^old_heartbeat_0\,
      I4 => \toggle_bits_noc_side[1]_i_2_n_0\,
      I5 => \^toggle_address_noc_side\(1),
      O => \toggle_bits_noc_side[1]_i_1_n_0\
    );
\toggle_bits_noc_side[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \toggle_bits_noc_side[1]_i_3_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \toggle_bits_noc_side[1]_i_2_n_0\
    );
\toggle_bits_noc_side[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \recv_counter[1][6]_i_4_n_0\,
      I1 => \recv_counter_reg[1]__0\(6),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \recv_counter_reg[1]__0\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter_reg[1]__0\(2),
      O => \toggle_bits_noc_side[1]_i_3_n_0\
    );
\toggle_bits_noc_side[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I2 => \^old_globalsync_reg_0\,
      I3 => \^old_heartbeat_0\,
      I4 => \toggle_bits_noc_side[2]_i_2_n_0\,
      I5 => \^toggle_bits_noc_side_reg[2]_0\,
      O => \toggle_bits_noc_side[2]_i_1_n_0\
    );
\toggle_bits_noc_side[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I1 => write_R(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \interrupt[1]_i_3_n_0\,
      O => \toggle_bits_noc_side[2]_i_2_n_0\
    );
\toggle_bits_noc_side[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => \^old_globalsync_reg_0\,
      I3 => \^old_heartbeat_0\,
      I4 => \toggle_bits_noc_side[3]_i_2_n_0\,
      I5 => \^toggle_address_noc_side\(0),
      O => \toggle_bits_noc_side[3]_i_1_n_0\
    );
\toggle_bits_noc_side[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \recv_counter[3][6]_i_4_n_0\,
      I3 => \interrupt[1]_i_2_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \toggle_bits_noc_side[3]_i_2_n_0\
    );
\toggle_bits_noc_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_noc_side[0]_i_1_n_0\,
      Q => \^toggle_address_noc_side\(2)
    );
\toggle_bits_noc_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_noc_side[1]_i_1_n_0\,
      Q => \^toggle_address_noc_side\(1)
    );
\toggle_bits_noc_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_noc_side[2]_i_1_n_0\,
      Q => \^toggle_bits_noc_side_reg[2]_0\
    );
\toggle_bits_noc_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => \toggle_bits_noc_side[3]_i_1_n_0\,
      Q => \^toggle_address_noc_side\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1\ is
  port (
    \global_clock_reg[0]_0\ : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[1]_0\ : out STD_LOGIC;
    recv_buffer_write_reg_0 : out STD_LOGIC;
    \channel_status_reg[1][1]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : out STD_LOGIC;
    \send_counter_reg[0]_0\ : out STD_LOGIC;
    \send_counter_reg[0]_1\ : out STD_LOGIC;
    NoC_Irq_2 : out STD_LOGIC;
    \channel_nr_reg[2]_0\ : out STD_LOGIC;
    synchronize_flag : out STD_LOGIC;
    mem_address : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    send_buffer_address : out STD_LOGIC_VECTOR ( 8 downto 0 );
    synchronize_flag_reg_0 : out STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0\ : out STD_LOGIC;
    dap_rni_select_reg : out STD_LOGIC;
    channel_nr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    toggle_address_noc_side : out STD_LOGIC_VECTOR ( 0 to 3 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rni_readdata_delayed_reg[0]\ : out STD_LOGIC;
    RAM_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    rni_chipselect6_out : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[0]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_3\ : out STD_LOGIC;
    \recv_address_reg[7]_4\ : out STD_LOGIC;
    \channel_status_reg[1][0]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_address_reg[8]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAM_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_2_ACLK : in STD_LOGIC;
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    \FSM_sequential_xmit_state_reg[2]_0\ : in STD_LOGIC;
    \heartbeat_generator.GlobalSync_retimed_reg\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    old_GlobalSync_reg_0 : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    write_R_reg_1 : in STD_LOGIC;
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_2_ARESETN : in STD_LOGIC;
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_2_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    slave_address : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC;
    axi_awready_reg_1 : in STD_LOGIC;
    axi_awready_reg_2 : in STD_LOGIC;
    \recv_state_reg[0]_0\ : in STD_LOGIC;
    write_R_reg_2 : in STD_LOGIC;
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    axi_awready_reg_3 : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0\ : in STD_LOGIC;
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[53]\ : in STD_LOGIC;
    axi_awready_reg_4 : in STD_LOGIC;
    axi_awready_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1\ : entity is "kth_interface_to_Nostrum_noc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_xmit_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Flit_id[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[5]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[6]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\ : STD_LOGIC;
  signal \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][EW]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][NS]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal MSG_type14_out : STD_LOGIC;
  signal \MSG_type_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal active_send_channel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr_reg[2]_0\ : STD_LOGIC;
  signal \channel_status[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_8__0_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_9__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_7__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_7__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \channel_status_reg[0]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_status_reg[1][0]_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]_0\ : STD_LOGIC;
  signal \channel_status_reg[1]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[2]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[3]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[4]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[5]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[6]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[7]__0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \clock_tick[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_5__0_n_0\ : STD_LOGIC;
  signal clock_tick_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clock_tick_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \command_queue_in[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[32]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \command_queue_mem[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][28]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_2__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][28]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_2__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][28]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_2__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][24]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][28]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_2__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \command_queue_read_address[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_read_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_read_i_2__0_n_0\ : STD_LOGIC;
  signal command_queue_read_reg_n_0 : STD_LOGIC;
  signal command_queue_write : STD_LOGIC;
  signal command_queue_write_address : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \command_queue_write_address[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \command_queue_write_address__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \command_queue_write_i_3__0_n_0\ : STD_LOGIC;
  signal \command_queue_write_i_4__0_n_0\ : STD_LOGIC;
  signal command_queue_write_reg_n_0 : STD_LOGIC;
  signal \^dap_rni_select_reg\ : STD_LOGIC;
  signal \delay[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \delay[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \delay[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \delay[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \delay[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \delay[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \delay[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \delay[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \delay__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dest_col : STD_LOGIC;
  signal \dest_col[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_4__0_n_0\ : STD_LOGIC;
  signal dest_pid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_pid[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_9__0_n_0\ : STD_LOGIC;
  signal dest_row : STD_LOGIC;
  signal \dest_row[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_5__0_n_0\ : STD_LOGIC;
  signal global_clock_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^global_clock_reg[0]_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \global_clock_reg__0\ : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \interrupt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \interrupt_request_i_1__0_n_0\ : STD_LOGIC;
  signal interrupt_request_reg_n_0 : STD_LOGIC;
  signal \^mem_address\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \minusOp_inferred__1/i_/i__n_0\ : STD_LOGIC;
  signal \msg_length_reg[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[4][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[5][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[6][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg[7][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \msg_length_reg_reg[0]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[1]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[2]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[3]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[4]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[5]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[6]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[7]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \outport[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \outport[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \outport[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \outport[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \outport[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \outport[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \outport[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \outport_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \outport_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \recv_address[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_19__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_20__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_21__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_24__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_25__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_26__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_27__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_28__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_29__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_30__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_33__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_36__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_37__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_38__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_42__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_43__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_44__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_45__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_46_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \^recv_address_reg[7]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[7]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_0\ : STD_LOGIC;
  signal \^recv_address_reg[8]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \recv_buffer_write_i_1__0_n_0\ : STD_LOGIC;
  signal \^recv_buffer_write_reg_0\ : STD_LOGIC;
  signal \recv_channel_info[0][Source]\ : STD_LOGIC;
  signal \recv_channel_info[2][Source]\ : STD_LOGIC;
  signal \recv_counter[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_4__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_4__0_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_5__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_4__0_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_5__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_4__0_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_5__0_n_0\ : STD_LOGIC;
  signal \recv_counter_reg[0]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[1]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[2]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[3]__0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rni_chipselect6_out\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_7_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_6_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_7_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^rni_readdata_delayed_reg[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^send_buffer_address\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \send_channel_info[0][Enable]\ : STD_LOGIC;
  signal \send_channel_info[2][Enable]\ : STD_LOGIC;
  signal send_clock10_out : STD_LOGIC;
  signal \send_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_1\ : STD_LOGIC;
  signal \src_buffer[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_buffer[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[2]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[3]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[4]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[5]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[6]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[7]\ : STD_LOGIC;
  signal \^synchronize_flag\ : STD_LOGIC;
  signal \synchronize_flag_i_10__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_11__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_12__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_14__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_15__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_16__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_17__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_19__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_20__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_21__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_22__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_24__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_25__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_26__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_27__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_29__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_30__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_31__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_32__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_34__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_35__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_36__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_37__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_39__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_40__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_41__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_42__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_44__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_45__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_46__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_47__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_49__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_50__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_51__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_52__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_53__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_54__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_55__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_56__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_5__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_6__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_7__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_9__0_n_0\ : STD_LOGIC;
  signal \^synchronize_flag_reg_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__0_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__0_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__0_n_3\ : STD_LOGIC;
  signal toggle_address_cpu_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_address_noc_side\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \toggle_bits_cpu_side[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[0]_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[1]_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_clock_tick_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_global_clock_reg[36]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synchronize_flag_reg_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_18__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_23__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_28__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_33__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_38__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synchronize_flag_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_43__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_48__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_xmit_state[1]_i_4__0\ : label is "soft_lutpair266";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_xmit_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \Flit_id[2]_i_2__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \Flit_id[3]_i_2__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Flit_id[5]_i_4__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_3__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_6__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \G_recv_channels_1.recv_channel_info[1][Enable]_i_2__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_2__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_3__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \MSG_type_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_3__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_8__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_9__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \channel_status[1][0]_i_2__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_3__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_6__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_7__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_2__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_3__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_3__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_5__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_6__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \channel_status[3][0]_i_2__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_6__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_7__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_2__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_3__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_5__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_2__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_4__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_5__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_2__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_3__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_3__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_5__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_6__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_5__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_6__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \channel_status[7][0]_i_3__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \channel_status[7][1]_i_4__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \command_queue_mem[0][0]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \command_queue_mem[0][12]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \command_queue_mem[0][13]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \command_queue_mem[0][1]_i_1__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \command_queue_mem[0][24]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \command_queue_mem[0][28]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \command_queue_mem[0][2]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \command_queue_mem[0][32]_i_2__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \command_queue_mem[0][3]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \command_queue_mem[0][4]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \command_queue_mem[0][5]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \command_queue_mem[0][6]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \command_queue_mem[1][0]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \command_queue_mem[1][12]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \command_queue_mem[1][13]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \command_queue_mem[1][1]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \command_queue_mem[1][24]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \command_queue_mem[1][28]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \command_queue_mem[1][2]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \command_queue_mem[1][32]_i_2__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \command_queue_mem[1][3]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \command_queue_mem[1][4]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \command_queue_mem[1][5]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \command_queue_mem[1][6]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \command_queue_mem[2][0]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \command_queue_mem[2][12]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \command_queue_mem[2][13]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \command_queue_mem[2][1]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \command_queue_mem[2][24]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \command_queue_mem[2][28]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \command_queue_mem[2][2]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \command_queue_mem[2][32]_i_2__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \command_queue_mem[2][3]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \command_queue_mem[2][4]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \command_queue_mem[2][5]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \command_queue_mem[2][6]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \command_queue_mem[3][0]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \command_queue_mem[3][12]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \command_queue_mem[3][13]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \command_queue_mem[3][1]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \command_queue_mem[3][24]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \command_queue_mem[3][28]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \command_queue_mem[3][2]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \command_queue_mem[3][32]_i_2__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \command_queue_mem[3][3]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \command_queue_mem[3][4]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \command_queue_mem[3][5]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \command_queue_mem[3][6]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \command_queue_read_address[1]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \command_queue_read_address[2]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \command_queue_write_address[1]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \command_queue_write_address[2]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \command_queue_write_i_2__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \command_queue_write_i_4__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \delay[4]_i_2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \delay[5]_i_3__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_3__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_4__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_5__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_9__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \interrupt[0]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \interrupt[1]_i_3__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \interrupt[1]_i_4__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \interrupt_reg[0]_i_2__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \interrupt_reg[3]_i_3__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \interrupt_request_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \minusOp_inferred__1/i_/i_\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \outport[31]_i_2__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \recv_address[7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \recv_address[8]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \recv_buffer_write_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \recv_counter[0][0]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \recv_counter[0][1]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \recv_counter[0][6]_i_4__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \recv_counter[1][0]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \recv_counter[1][1]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \recv_counter[1][2]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \recv_counter[1][6]_i_5__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \recv_counter[2][0]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \recv_counter[2][1]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \recv_counter[2][2]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_3__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_4__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_5__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \recv_counter[3][0]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \recv_counter[3][1]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \recv_counter[3][4]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \recv_counter[3][5]_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_4__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_5__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[0]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_2__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_2__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_2__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_2__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_2__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_2__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_2__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_2__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_2__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[1]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_2__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_2__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_2__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_2__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_2__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_2__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_2__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_2__0\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_1__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_2__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[2]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_2__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[31]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[3]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[4]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[5]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_5__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_1__0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_2__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_2__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_2__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \send_counter[2]_i_2__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \send_counter[3]_i_2__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \send_counter[3]_i_4__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \send_counter[4]_i_2__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \send_counter[4]_i_3__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \send_counter[6]_i_4__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_2__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \src_buffer[1]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[0]_i_2__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[1]_i_2__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[2]_i_2__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[3]_i_2__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[0]_i_3__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[2]_i_2__0\ : label is "soft_lutpair235";
begin
  CO(0) <= \^co\(0);
  \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0\ <= \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  RAM_reg(2 downto 0) <= \^ram_reg\(2 downto 0);
  channel_nr(1 downto 0) <= \^channel_nr\(1 downto 0);
  \channel_nr_reg[2]_0\ <= \^channel_nr_reg[2]_0\;
  \channel_status_reg[1][0]_0\ <= \^channel_status_reg[1][0]_0\;
  \channel_status_reg[1][1]_0\ <= \^channel_status_reg[1][1]_0\;
  dap_rni_select_reg <= \^dap_rni_select_reg\;
  \global_clock_reg[0]_0\ <= \^global_clock_reg[0]_0\;
  mem_address(1 downto 0) <= \^mem_address\(1 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \recv_address_reg[7]_1\(3 downto 0) <= \^recv_address_reg[7]_1\(3 downto 0);
  \recv_address_reg[7]_2\(3 downto 0) <= \^recv_address_reg[7]_2\(3 downto 0);
  \recv_address_reg[8]_0\ <= \^recv_address_reg[8]_0\;
  \recv_address_reg[8]_2\(3 downto 0) <= \^recv_address_reg[8]_2\(3 downto 0);
  \recv_address_reg[8]_4\(2 downto 0) <= \^recv_address_reg[8]_4\(2 downto 0);
  recv_buffer_write_reg_0 <= \^recv_buffer_write_reg_0\;
  rni_chipselect6_out <= \^rni_chipselect6_out\;
  \rni_readdata_delayed_reg[0]\ <= \^rni_readdata_delayed_reg[0]\;
  send_buffer_address(8 downto 0) <= \^send_buffer_address\(8 downto 0);
  \send_counter_reg[0]_0\ <= \^send_counter_reg[0]_0\;
  \send_counter_reg[0]_1\ <= \^send_counter_reg[0]_1\;
  synchronize_flag <= \^synchronize_flag\;
  synchronize_flag_reg_0 <= \^synchronize_flag_reg_0\;
  toggle_address_noc_side(0 to 3) <= \^toggle_address_noc_side\(0 to 3);
  \toggle_bits_cpu_side_reg[0]_0\ <= \^toggle_bits_cpu_side_reg[0]_0\;
  \toggle_bits_cpu_side_reg[1]_0\ <= \^toggle_bits_cpu_side_reg[1]_0\;
\FSM_sequential_xmit_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1154FFFF11540000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I3 => \^out\(1),
      I4 => \FSM_sequential_xmit_state[2]_i_2__0_n_0\,
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[0]_i_1__0_n_0\
    );
\FSM_sequential_xmit_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => p_5_in,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][32]\,
      I4 => \command_queue_mem_reg_n_0_[1][32]\,
      I5 => \command_queue_mem_reg_n_0_[2][32]\,
      O => \FSM_sequential_xmit_state[0]_i_2__0_n_0\
    );
\FSM_sequential_xmit_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_2__0_n_0\,
      I1 => \FSM_sequential_xmit_state[2]_i_2__0_n_0\,
      I2 => \^out\(1),
      O => \FSM_sequential_xmit_state[1]_i_1__0_n_0\
    );
\FSM_sequential_xmit_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DD00FFDDDDFF0F"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_3__0_n_0\,
      I1 => \FSM_sequential_xmit_state[1]_i_4__0_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[1]_i_2__0_n_0\
    );
\FSM_sequential_xmit_state[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^send_buffer_address\(5),
      I1 => \^send_buffer_address\(6),
      I2 => \^send_buffer_address\(4),
      O => \FSM_sequential_xmit_state[1]_i_3__0_n_0\
    );
\FSM_sequential_xmit_state[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(3),
      I3 => \^send_buffer_address\(2),
      O => \FSM_sequential_xmit_state[1]_i_4__0_n_0\
    );
\FSM_sequential_xmit_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[2]_i_2__0_n_0\,
      I3 => \^out\(2),
      O => \FSM_sequential_xmit_state[2]_i_1__0_n_0\
    );
\FSM_sequential_xmit_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333373403033734"
    )
        port map (
      I0 => \delay[8]_i_4__0_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => MSG_type14_out,
      I4 => \^out\(1),
      I5 => read_R(0),
      O => \FSM_sequential_xmit_state[2]_i_2__0_n_0\
    );
\FSM_sequential_xmit_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[0]_i_1__0_n_0\,
      Q => \^out\(0),
      R => \^global_clock_reg[0]_0\
    );
\FSM_sequential_xmit_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[1]_i_1__0_n_0\,
      Q => \^out\(1),
      R => \^global_clock_reg[0]_0\
    );
\FSM_sequential_xmit_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[2]_i_1__0_n_0\,
      Q => \^out\(2),
      R => \^global_clock_reg[0]_0\
    );
\Flit_id[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \^out\(1),
      I2 => \Flit_id[2]_i_4__0_n_0\,
      O => \Flit_id[0]_i_1__0_n_0\
    );
\Flit_id[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F909F90909F"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I4 => \Flit_id[2]_i_4__0_n_0\,
      I5 => \Flit_id[2]_i_3__0_n_0\,
      O => \Flit_id[1]_i_1__0_n_0\
    );
\Flit_id[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBB8B888888B"
    )
        port map (
      I0 => \Flit_id[2]_i_2__0_n_0\,
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I3 => \Flit_id[2]_i_3__0_n_0\,
      I4 => \Flit_id[2]_i_4__0_n_0\,
      I5 => \Flit_id[2]_i_5__0_n_0\,
      O => \Flit_id[2]_i_1__0_n_0\
    );
\Flit_id[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[1]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[2]\,
      O => \Flit_id[2]_i_2__0_n_0\
    );
\Flit_id[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][1]\,
      I4 => \command_queue_mem_reg_n_0_[1][1]\,
      I5 => \command_queue_mem_reg_n_0_[2][1]\,
      O => \Flit_id[2]_i_3__0_n_0\
    );
\Flit_id[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][0]\,
      I4 => \command_queue_mem_reg_n_0_[1][0]\,
      I5 => \command_queue_mem_reg_n_0_[2][0]\,
      O => \Flit_id[2]_i_4__0_n_0\
    );
\Flit_id[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][2]\,
      I4 => \command_queue_mem_reg_n_0_[1][2]\,
      I5 => \command_queue_mem_reg_n_0_[2][2]\,
      O => \Flit_id[2]_i_5__0_n_0\
    );
\Flit_id[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[2]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[1]\,
      I3 => \Flit_id_reg_n_0_[3]\,
      I4 => \^out\(1),
      I5 => \Flit_id[3]_i_2__0_n_0\,
      O => \Flit_id[3]_i_1__0_n_0\
    );
\Flit_id[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I1 => \send_counter[3]_i_3__0_n_0\,
      I2 => \Flit_id[2]_i_3__0_n_0\,
      I3 => \Flit_id[2]_i_4__0_n_0\,
      I4 => \Flit_id[2]_i_5__0_n_0\,
      O => \Flit_id[3]_i_2__0_n_0\
    );
\Flit_id[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I1 => \outport[12]_i_3__0_n_0\,
      I2 => \Flit_id[2]_i_5__0_n_0\,
      I3 => \Flit_id[2]_i_4__0_n_0\,
      I4 => \Flit_id[2]_i_3__0_n_0\,
      I5 => \send_counter[3]_i_3__0_n_0\,
      O => \Flit_id[4]_i_2__0_n_0\
    );
\Flit_id[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \Flit_id[4]_i_3__0_n_0\
    );
\Flit_id[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40F00FBF40FF00"
    )
        port map (
      I0 => \outport[12]_i_2__0_n_0\,
      I1 => \Flit_id[2]_i_4__0_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I3 => \outport[13]_i_2__0_n_0\,
      I4 => \outport[12]_i_3__0_n_0\,
      I5 => \Flit_id[5]_i_4__0_n_0\,
      O => \Flit_id[5]_i_2__0_n_0\
    );
\Flit_id[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[4]\,
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[1]\,
      I4 => \Flit_id_reg_n_0_[3]\,
      I5 => \Flit_id_reg_n_0_[5]\,
      O => \Flit_id[5]_i_3__0_n_0\
    );
\Flit_id[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \send_counter[3]_i_3__0_n_0\,
      I1 => \Flit_id[2]_i_3__0_n_0\,
      I2 => \Flit_id[2]_i_4__0_n_0\,
      I3 => \Flit_id[2]_i_5__0_n_0\,
      O => \Flit_id[5]_i_4__0_n_0\
    );
\Flit_id[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410001000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => MSG_type14_out,
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_2_ARESETN,
      O => \Flit_id[6]_i_1__0_n_0\
    );
\Flit_id[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[5]\,
      I1 => \minusOp_inferred__1/i_/i__n_0\,
      I2 => \Flit_id_reg_n_0_[6]\,
      I3 => \^out\(1),
      I4 => \Flit_id[6]_i_4__0_n_0\,
      O => \Flit_id[6]_i_2__0_n_0\
    );
\Flit_id[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => \command_queue_read_i_1__0_n_0\,
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \dest_pid[7]_i_5__0_n_0\,
      I3 => \dest_pid[7]_i_9__0_n_0\,
      I4 => \src_buffer[0]_i_2__0_n_0\,
      O => MSG_type14_out
    );
\Flit_id[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80F00F7F80FF00"
    )
        port map (
      I0 => \Flit_id[2]_i_4__0_n_0\,
      I1 => \outport[13]_i_3__0_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I3 => \Flit_id[6]_i_5__0_n_0\,
      I4 => \outport[13]_i_2__0_n_0\,
      I5 => \Flit_id[6]_i_6__0_n_0\,
      O => \Flit_id[6]_i_4__0_n_0\
    );
\Flit_id[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][6]\,
      I4 => \command_queue_mem_reg_n_0_[1][6]\,
      I5 => \command_queue_mem_reg_n_0_[2][6]\,
      O => \Flit_id[6]_i_5__0_n_0\
    );
\Flit_id[6]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Flit_id[2]_i_5__0_n_0\,
      I1 => \Flit_id[2]_i_4__0_n_0\,
      I2 => \Flit_id[2]_i_3__0_n_0\,
      I3 => \send_counter[3]_i_3__0_n_0\,
      I4 => \outport[12]_i_3__0_n_0\,
      O => \Flit_id[6]_i_6__0_n_0\
    );
\Flit_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id[0]_i_1__0_n_0\,
      Q => \Flit_id_reg_n_0_[0]\,
      R => '0'
    );
\Flit_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id[1]_i_1__0_n_0\,
      Q => \Flit_id_reg_n_0_[1]\,
      R => '0'
    );
\Flit_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id[2]_i_1__0_n_0\,
      Q => \Flit_id_reg_n_0_[2]\,
      R => '0'
    );
\Flit_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id[3]_i_1__0_n_0\,
      Q => \Flit_id_reg_n_0_[3]\,
      R => '0'
    );
\Flit_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id_reg[4]_i_1__0_n_0\,
      Q => \Flit_id_reg_n_0_[4]\,
      R => '0'
    );
\Flit_id_reg[4]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[4]_i_2__0_n_0\,
      I1 => \Flit_id[4]_i_3__0_n_0\,
      O => \Flit_id_reg[4]_i_1__0_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id_reg[5]_i_1__0_n_0\,
      Q => \Flit_id_reg_n_0_[5]\,
      R => '0'
    );
\Flit_id_reg[5]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[5]_i_2__0_n_0\,
      I1 => \Flit_id[5]_i_3__0_n_0\,
      O => \Flit_id_reg[5]_i_1__0_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \Flit_id[6]_i_1__0_n_0\,
      D => \Flit_id[6]_i_2__0_n_0\,
      Q => \Flit_id_reg_n_0_[6]\,
      R => '0'
    );
\G_recv_channels_1.recv_channel_info[0][Enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005303500000000"
    )
        port map (
      I0 => S_AXI_2_AWADDR(0),
      I1 => S_AXI_2_ARADDR(0),
      I2 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I3 => S_AXI_2_AWADDR(1),
      I4 => S_AXI_2_ARADDR(1),
      I5 => p_31_out,
      O => \recv_channel_info[0][Source]\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_2_AWADDR(1),
      I2 => S_AXI_2_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => S_AXI_2_AWADDR(7),
      I1 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^ram_reg\(2),
      I4 => \^ram_reg\(1),
      O => p_31_out
    );
\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088A000A088"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_2_AWADDR(1),
      I2 => S_AXI_2_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \recv_channel_info[2][Source]\
    );
\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_2_AWADDR(0),
      I2 => S_AXI_2_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(1),
      I5 => S_AXI_2_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \^q\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \^q\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \^q\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \^q\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \^recv_address_reg[8]_2\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \^recv_address_reg[8]_2\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \^recv_address_reg[8]_2\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \^recv_address_reg[8]_2\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \recv_address_reg[8]_5\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \^recv_address_reg[8]_4\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \^recv_address_reg[8]_4\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \^recv_address_reg[8]_4\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_channel_info[2][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \^recv_address_reg[7]_2\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \^recv_address_reg[7]_2\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \^recv_address_reg[7]_2\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \^recv_address_reg[7]_2\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \^recv_address_reg[7]_1\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \^recv_address_reg[7]_1\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \^recv_address_reg[7]_1\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \^recv_address_reg[7]_1\(3)
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220A000A22"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_2_AWADDR(0),
      I2 => S_AXI_2_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(1),
      I5 => S_AXI_2_ARADDR(1),
      O => \send_channel_info[0][Enable]\
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => S_AXI_2_AWADDR(7),
      I1 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^ram_reg\(1),
      I4 => \^ram_reg\(2),
      O => p_33_out
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S_AXI_2_WVALID,
      I1 => S_AXI_2_AWVALID,
      I2 => axi_awready_reg_3,
      I3 => axi_wready_reg,
      O => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\
    );
\G_send_channels_1.send_channel_info[1][Enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_2_AWADDR(1),
      I2 => S_AXI_2_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\
    );
\G_send_channels_1.send_channel_info[2][Enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088A000A088"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_2_AWADDR(1),
      I2 => S_AXI_2_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \send_channel_info[2][Enable]\
    );
\G_send_channels_1.send_channel_info[3][Enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_2_AWADDR(0),
      I2 => S_AXI_2_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(1),
      I5 => S_AXI_2_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\
    );
\G_send_channels_1.send_channel_info_reg[0][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[0][EW]\
    );
\G_send_channels_1.send_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[0][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[0][NS]\
    );
\G_send_channels_1.send_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[1][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[2][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_channel_info[2][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[3][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(7)
    );
\MSG_type_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \src_buffer[1]_i_1__0_n_0\,
      I1 => S_AXI_2_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I3 => \^send_counter_reg[0]_1\,
      O => \MSG_type_i_1__0_n_0\
    );
MSG_type_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \MSG_type_i_1__0_n_0\,
      Q => \^send_counter_reg[0]_1\,
      R => '0'
    );
\RAM_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => axi_awready_reg_4,
      I3 => toggle_address_cpu_side(1),
      I4 => axi_awready_reg_5(0),
      I5 => toggle_address_cpu_side(0),
      O => ADDRBWRADDR(0)
    );
\RAM_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(6),
      I1 => S_AXI_2_ARADDR(6),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg_3,
      I5 => axi_wready_reg,
      O => \^ram_reg\(2)
    );
\RAM_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(5),
      I1 => S_AXI_2_ARADDR(5),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg_3,
      I5 => axi_wready_reg,
      O => \^ram_reg\(1)
    );
\RAM_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(0),
      I1 => S_AXI_2_ARADDR(0),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg_3,
      I5 => axi_wready_reg,
      O => \^ram_reg\(0)
    );
\axi_arready_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_2_ARESETN,
      O => \^global_clock_reg[0]_0\
    );
\channel_nr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => write_R_reg,
      Q => \^channel_nr_reg[2]_0\,
      R => '0'
    );
\channel_status[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \channel_status[0][1]_i_2__0_n_0\,
      I1 => \channel_status[0][1]_i_3__0_n_0\,
      I2 => \channel_status[0][1]_i_4__0_n_0\,
      I3 => \channel_status[0][1]_i_5__0_n_0\,
      I4 => \channel_status_reg[0]__0__0\(0),
      O => \channel_status[0][0]_i_1__0_n_0\
    );
\channel_status[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \channel_status[0][1]_i_2__0_n_0\,
      I1 => \channel_status[0][1]_i_3__0_n_0\,
      I2 => \channel_status[0][1]_i_4__0_n_0\,
      I3 => \channel_status[0][1]_i_5__0_n_0\,
      I4 => \channel_status_reg[0]__0__0\(1),
      O => \channel_status[0][1]_i_1__0_n_0\
    );
\channel_status[0][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[0][1]_i_2__0_n_0\
    );
\channel_status[0][1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \channel_status[0][1]_i_6__0_n_0\,
      I2 => toggle_address_cpu_side(0),
      I3 => S_AXI_2_WDATA(0),
      I4 => S_AXI_2_WDATA(1),
      O => \channel_status[0][1]_i_3__0_n_0\
    );
\channel_status[0][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(1),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[0][1]_i_4__0_n_0\
    );
\channel_status[0][1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F88F8F88888"
    )
        port map (
      I0 => \recv_state_reg[0]_0\,
      I1 => \channel_status[0][1]_i_8__0_n_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[0][1]_i_9__0_n_0\,
      I5 => toggle_address_cpu_side(0),
      O => \channel_status[0][1]_i_5__0_n_0\
    );
\channel_status[0][1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^synchronize_flag_reg_0\,
      I1 => S_AXI_2_WVALID,
      I2 => S_AXI_2_AWVALID,
      I3 => axi_awready_reg_3,
      I4 => axi_wready_reg,
      I5 => \^rni_chipselect6_out\,
      O => \channel_status[0][1]_i_6__0_n_0\
    );
\channel_status[0][1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[0][1]_i_8__0_n_0\
    );
\channel_status[0][1]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      I2 => toggle_address_cpu_side(0),
      I3 => \channel_status[0][1]_i_6__0_n_0\,
      O => \channel_status[0][1]_i_9__0_n_0\
    );
\channel_status[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[1][1]_i_2__0_n_0\,
      I1 => \channel_status[1][0]_i_2__0_n_0\,
      I2 => \channel_status[1][0]_i_3__0_n_0\,
      I3 => \^channel_status_reg[1][0]_0\,
      I4 => \channel_status[1][1]_i_5__0_n_0\,
      I5 => \channel_status_reg[1]__0__0\(0),
      O => \channel_status[1][0]_i_1__0_n_0\
    );
\channel_status[1][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[1][0]_i_2__0_n_0\
    );
\channel_status[1][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \channel_status[1][0]_i_3__0_n_0\
    );
\channel_status[1][0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F101F303F3030"
    )
        port map (
      I0 => \interrupt[1]_i_2__0_n_0\,
      I1 => \channel_status[1][0]_i_5__0_n_0\,
      I2 => \^mem_address\(1),
      I3 => \toggle_bits_noc_side[1]_i_3__0_n_0\,
      I4 => \toggle_bits_noc_side[0]_i_3__0_n_0\,
      I5 => \^mem_address\(0),
      O => \^channel_status_reg[1][0]_0\
    );
\channel_status[1][0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \recv_counter[2][6]_i_4__0_n_0\,
      I2 => \recv_counter_reg[2]__0__0\(1),
      I3 => \recv_counter_reg[2]__0__0\(2),
      I4 => \recv_counter_reg[2]__0__0\(0),
      I5 => \recv_counter_reg[2]__0__0\(6),
      O => \channel_status[1][0]_i_5__0_n_0\
    );
\channel_status[1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[1][1]_i_2__0_n_0\,
      I2 => \channel_status[1][1]_i_3__0_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[1][1]_i_5__0_n_0\,
      I5 => \channel_status_reg[1]__0__0\(1),
      O => \channel_status[1][1]_i_1__0_n_0\
    );
\channel_status[1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB000000FF00"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      I2 => \channel_status[0][1]_i_6__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(1),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_2__0_n_0\
    );
\channel_status[1][1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[1][1]_i_3__0_n_0\
    );
\channel_status[1][1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D55FFFFFFFF"
    )
        port map (
      I0 => \channel_status[1][1]_i_6__0_n_0\,
      I1 => toggle_address_cpu_side(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[1][0]_i_2__0_n_0\,
      I5 => \channel_status[1][1]_i_7__0_n_0\,
      O => \channel_status[1][1]_i_5__0_n_0\
    );
\channel_status[1][1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[1][1]_i_6__0_n_0\
    );
\channel_status[1][1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \channel_status[0][1]_i_6__0_n_0\,
      I2 => S_AXI_2_WDATA(0),
      I3 => S_AXI_2_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_7__0_n_0\
    );
\channel_status[2][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[2][0]_i_2__0_n_0\,
      I1 => \recv_counter[2][6]_i_3__0_n_0\,
      I2 => \channel_status[2][1]_i_2__0_n_0\,
      I3 => \channel_status[2][0]_i_3__0_n_0\,
      I4 => \channel_status[2][1]_i_4__0_n_0\,
      I5 => \channel_status_reg[2]__0__0\(0),
      O => \channel_status[2][0]_i_1__0_n_0\
    );
\channel_status[2][0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[2][0]_i_2__0_n_0\
    );
\channel_status[2][0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[2][0]_i_3__0_n_0\
    );
\channel_status[2][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[2][1]_i_2__0_n_0\,
      I2 => \channel_status[2][1]_i_3__0_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[2][1]_i_4__0_n_0\,
      I5 => \channel_status_reg[2]__0__0\(1),
      O => \channel_status[2][1]_i_1__0_n_0\
    );
\channel_status[2][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB000000FF00"
    )
        port map (
      I0 => S_AXI_2_WDATA(0),
      I1 => S_AXI_2_WDATA(1),
      I2 => \channel_status[0][1]_i_6__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_2__0_n_0\
    );
\channel_status[2][1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[2][1]_i_3__0_n_0\
    );
\channel_status[2][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D55FFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][1]_i_5__0_n_0\,
      I1 => toggle_address_cpu_side(2),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[2][0]_i_3__0_n_0\,
      I5 => \channel_status[2][1]_i_6__0_n_0\,
      O => \channel_status[2][1]_i_4__0_n_0\
    );
\channel_status[2][1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[2][1]_i_5__0_n_0\
    );
\channel_status[2][1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \channel_status[0][1]_i_6__0_n_0\,
      I2 => S_AXI_2_WDATA(1),
      I3 => S_AXI_2_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_6__0_n_0\
    );
\channel_status[3][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A00"
    )
        port map (
      I0 => \channel_status[3][0]_i_2__0_n_0\,
      I1 => \channel_status[3][1]_i_2__0_n_0\,
      I2 => \channel_status[3][1]_i_3__0_n_0\,
      I3 => \channel_status[3][1]_i_5__0_n_0\,
      I4 => \channel_status_reg[3]__0__0\(0),
      O => \channel_status[3][0]_i_1__0_n_0\
    );
\channel_status[3][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][0]_i_2__0_n_0\,
      I1 => write_R(0),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[3][0]_i_2__0_n_0\
    );
\channel_status[3][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => \channel_status[3][1]_i_2__0_n_0\,
      I1 => \channel_status[3][1]_i_3__0_n_0\,
      I2 => \channel_status[3][1]_i_4__0_n_0\,
      I3 => \channel_status[3][1]_i_5__0_n_0\,
      I4 => \channel_status_reg[3]__0__0\(1),
      O => \channel_status[3][1]_i_1__0_n_0\
    );
\channel_status[3][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[3][1]_i_2__0_n_0\
    );
\channel_status[3][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF08FFFFFF00FF"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      I2 => \channel_status[0][1]_i_6__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_3__0_n_0\
    );
\channel_status[3][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_4__0_n_0\
    );
\channel_status[3][1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4F4F4F4F4"
    )
        port map (
      I0 => \channel_status[3][1]_i_6__0_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[3][1]_i_7__0_n_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[3][1]_i_5__0_n_0\
    );
\channel_status[3][1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(1),
      I3 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_6__0_n_0\
    );
\channel_status[3][1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6__0_n_0\,
      I2 => S_AXI_2_WDATA(0),
      I3 => S_AXI_2_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_7__0_n_0\
    );
\channel_status[4][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[4][0]_i_2__0_n_0\,
      I1 => \channel_status[4][0]_i_3__0_n_0\,
      I2 => \channel_status[4][1]_i_4__0_n_0\,
      I3 => \channel_status[4][0]_i_4__0_n_0\,
      I4 => \channel_status_reg[4]__0__0\(0),
      O => \channel_status[4][0]_i_1__0_n_0\
    );
\channel_status[4][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5__0_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => write_R(0),
      O => \channel_status[4][0]_i_2__0_n_0\
    );
\channel_status[4][0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => S_AXI_2_WDATA(0),
      I2 => S_AXI_2_WDATA(1),
      I3 => toggle_address_cpu_side(0),
      I4 => \channel_status[0][1]_i_6__0_n_0\,
      O => \channel_status[4][0]_i_3__0_n_0\
    );
\channel_status[4][0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F5FFFF5755"
    )
        port map (
      I0 => \channel_status[4][1]_i_2__0_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[4][1]_i_4__0_n_0\,
      I5 => \channel_status[4][1]_i_5__0_n_0\,
      O => \channel_status[4][0]_i_4__0_n_0\
    );
\channel_status[4][0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[4][0]_i_5__0_n_0\
    );
\channel_status[4][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050F0707050D0505"
    )
        port map (
      I0 => \channel_status[4][1]_i_2__0_n_0\,
      I1 => \channel_status[4][1]_i_3__0_n_0\,
      I2 => \channel_status[4][1]_i_4__0_n_0\,
      I3 => \channel_status[4][1]_i_5__0_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => \channel_status_reg[4]__0__0\(1),
      O => \channel_status[4][1]_i_1__0_n_0\
    );
\channel_status[4][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[4][1]_i_2__0_n_0\
    );
\channel_status[4][1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[1]_0\,
      I1 => Heartbeat,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => toggle_address_cpu_side(0),
      O => \channel_status[4][1]_i_3__0_n_0\
    );
\channel_status[4][1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => \^mem_address\(1),
      O => \channel_status[4][1]_i_4__0_n_0\
    );
\channel_status[4][1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__0_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => S_AXI_2_WDATA(1),
      I3 => S_AXI_2_WDATA(0),
      O => \channel_status[4][1]_i_5__0_n_0\
    );
\channel_status[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[5][0]_i_2__0_n_0\,
      I1 => \channel_status[5][1]_i_2__0_n_0\,
      I2 => \channel_status[5][0]_i_3__0_n_0\,
      I3 => \channel_status[5][1]_i_4__0_n_0\,
      I4 => \channel_status_reg[5]__0__0\(0),
      O => \channel_status[5][0]_i_1__0_n_0\
    );
\channel_status[5][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5__0_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => write_R(0),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_2__0_n_0\
    );
\channel_status[5][0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_3__0_n_0\
    );
\channel_status[5][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[5][1]_i_2__0_n_0\,
      I2 => \channel_status[5][1]_i_3__0_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[5][1]_i_4__0_n_0\,
      I5 => \channel_status_reg[5]__0__0\(1),
      O => \channel_status[5][1]_i_1__0_n_0\
    );
\channel_status[5][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FF00FF000000"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      I2 => \channel_status[0][1]_i_6__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_2__0_n_0\
    );
\channel_status[5][1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[5][1]_i_3__0_n_0\
    );
\channel_status[5][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5755FFFFFFFF"
    )
        port map (
      I0 => \channel_status[5][1]_i_5__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => toggle_address_cpu_side(1),
      I3 => slave_irq0,
      I4 => \channel_status[5][0]_i_3__0_n_0\,
      I5 => \channel_status[5][1]_i_6__1_n_0\,
      O => \channel_status[5][1]_i_4__0_n_0\
    );
\channel_status[5][1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[5][1]_i_5__0_n_0\
    );
\channel_status[5][1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__0_n_0\,
      I1 => S_AXI_2_WDATA(0),
      I2 => S_AXI_2_WDATA(1),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_6__1_n_0\
    );
\channel_status[6][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => \channel_status[6][0]_i_2__0_n_0\,
      I1 => \^channel_status_reg[1][0]_0\,
      I2 => \recv_counter[2][6]_i_3__0_n_0\,
      I3 => \channel_status[6][0]_i_3__0_n_0\,
      I4 => \channel_status[6][1]_i_3__0_n_0\,
      I5 => \channel_status_reg[6]__0__0\(0),
      O => \channel_status[6][0]_i_1__0_n_0\
    );
\channel_status[6][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => \channel_status[6][1]_i_4__0_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[6][0]_i_2__0_n_0\
    );
\channel_status[6][0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      O => \channel_status[6][0]_i_3__0_n_0\
    );
\channel_status[6][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[6][1]_i_2__0_n_0\,
      I1 => \channel_status[6][1]_i_3__0_n_0\,
      I2 => \channel_status_reg[6]__0__0\(1),
      O => \channel_status[6][1]_i_1__0_n_0\
    );
\channel_status[6][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEA2AAAAAAA2"
    )
        port map (
      I0 => \channel_status[6][1]_i_4__0_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3__0_n_0\,
      I5 => write_R_reg_2,
      O => \channel_status[6][1]_i_2__0_n_0\
    );
\channel_status[6][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \channel_status[6][1]_i_5__0_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[6][1]_i_6__1_n_0\,
      I3 => slave_irq0,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[6][1]_i_3__0_n_0\
    );
\channel_status[6][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FF00FF000000"
    )
        port map (
      I0 => S_AXI_2_WDATA(0),
      I1 => S_AXI_2_WDATA(1),
      I2 => \channel_status[0][1]_i_6__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_4__0_n_0\
    );
\channel_status[6][1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[6][1]_i_5__0_n_0\
    );
\channel_status[6][1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__0_n_0\,
      I1 => S_AXI_2_WDATA(1),
      I2 => S_AXI_2_WDATA(0),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_6__1_n_0\
    );
\channel_status[7][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFCFFFF4CFC0000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \channel_status[7][0]_i_2__0_n_0\,
      I2 => \channel_status[7][0]_i_3__0_n_0\,
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[7][1]_i_3__0_n_0\,
      I5 => \channel_status_reg[7]__0__0\(0),
      O => \channel_status[7][0]_i_1__0_n_0\
    );
\channel_status[7][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF000000"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      I2 => \channel_status[0][1]_i_6__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[7][0]_i_2__0_n_0\
    );
\channel_status[7][0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[7][0]_i_3__0_n_0\
    );
\channel_status[7][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[7][1]_i_2__0_n_0\,
      I1 => \channel_status[7][1]_i_3__0_n_0\,
      I2 => \channel_status_reg[7]__0__0\(1),
      O => \channel_status[7][1]_i_1__0_n_0\
    );
\channel_status[7][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F00008000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3__0_n_0\,
      I5 => \channel_status[7][0]_i_2__0_n_0\,
      O => \channel_status[7][1]_i_2__0_n_0\
    );
\channel_status[7][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8FFF8"
    )
        port map (
      I0 => \channel_status[7][0]_i_3__0_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[7][1]_i_4__0_n_0\,
      I3 => slave_irq0,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_3__0_n_0\
    );
\channel_status[7][1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6__0_n_0\,
      I2 => S_AXI_2_WDATA(0),
      I3 => S_AXI_2_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_4__0_n_0\
    );
\channel_status_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[0][0]_i_1__0_n_0\,
      Q => \channel_status_reg[0]__0__0\(0)
    );
\channel_status_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[0][1]_i_1__0_n_0\,
      Q => \channel_status_reg[0]__0__0\(1)
    );
\channel_status_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[1][0]_i_1__0_n_0\,
      Q => \channel_status_reg[1]__0__0\(0)
    );
\channel_status_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[1][1]_i_1__0_n_0\,
      Q => \channel_status_reg[1]__0__0\(1)
    );
\channel_status_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[2][0]_i_1__0_n_0\,
      Q => \channel_status_reg[2]__0__0\(0)
    );
\channel_status_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[2][1]_i_1__0_n_0\,
      Q => \channel_status_reg[2]__0__0\(1)
    );
\channel_status_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[3][0]_i_1__0_n_0\,
      Q => \channel_status_reg[3]__0__0\(0)
    );
\channel_status_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[3][1]_i_1__0_n_0\,
      Q => \channel_status_reg[3]__0__0\(1)
    );
\channel_status_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[4][0]_i_1__0_n_0\,
      Q => \channel_status_reg[4]__0__0\(0)
    );
\channel_status_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[4][1]_i_1__0_n_0\,
      Q => \channel_status_reg[4]__0__0\(1)
    );
\channel_status_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[5][0]_i_1__0_n_0\,
      Q => \channel_status_reg[5]__0__0\(0)
    );
\channel_status_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[5][1]_i_1__0_n_0\,
      Q => \channel_status_reg[5]__0__0\(1)
    );
\channel_status_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[6][0]_i_1__0_n_0\,
      Q => \channel_status_reg[6]__0__0\(0)
    );
\channel_status_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[6][1]_i_1__0_n_0\,
      Q => \channel_status_reg[6]__0__0\(1)
    );
\channel_status_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[7][0]_i_1__0_n_0\,
      Q => \channel_status_reg[7]__0__0\(0)
    );
\channel_status_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[7][1]_i_1__0_n_0\,
      Q => \channel_status_reg[7]__0__0\(1)
    );
\clock_tick[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(3),
      O => \clock_tick[0]_i_2__0_n_0\
    );
\clock_tick[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(2),
      O => \clock_tick[0]_i_3__0_n_0\
    );
\clock_tick[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(1),
      O => \clock_tick[0]_i_4__0_n_0\
    );
\clock_tick[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_tick_reg(0),
      O => \clock_tick[0]_i_5__0_n_0\
    );
\clock_tick[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      O => \clock_tick[12]_i_2__0_n_0\
    );
\clock_tick[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      O => \clock_tick[12]_i_3__0_n_0\
    );
\clock_tick[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      O => \clock_tick[12]_i_4__0_n_0\
    );
\clock_tick[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      O => \clock_tick[12]_i_5__0_n_0\
    );
\clock_tick[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      O => \clock_tick[16]_i_2__0_n_0\
    );
\clock_tick[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      O => \clock_tick[16]_i_3__0_n_0\
    );
\clock_tick[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      O => \clock_tick[16]_i_4__0_n_0\
    );
\clock_tick[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      O => \clock_tick[16]_i_5__0_n_0\
    );
\clock_tick[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      O => \clock_tick[20]_i_2__0_n_0\
    );
\clock_tick[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      O => \clock_tick[20]_i_3__0_n_0\
    );
\clock_tick[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      O => \clock_tick[20]_i_4__0_n_0\
    );
\clock_tick[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      O => \clock_tick[20]_i_5__0_n_0\
    );
\clock_tick[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      O => \clock_tick[24]_i_2__0_n_0\
    );
\clock_tick[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      O => \clock_tick[24]_i_3__0_n_0\
    );
\clock_tick[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      O => \clock_tick[24]_i_4__0_n_0\
    );
\clock_tick[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      O => \clock_tick[24]_i_5__0_n_0\
    );
\clock_tick[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      O => \clock_tick[28]_i_2__0_n_0\
    );
\clock_tick[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      O => \clock_tick[28]_i_3__0_n_0\
    );
\clock_tick[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      O => \clock_tick[28]_i_4__0_n_0\
    );
\clock_tick[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      O => \clock_tick[28]_i_5__0_n_0\
    );
\clock_tick[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      O => \clock_tick[4]_i_2__0_n_0\
    );
\clock_tick[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(6),
      O => \clock_tick[4]_i_3__0_n_0\
    );
\clock_tick[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(5),
      O => \clock_tick[4]_i_4__0_n_0\
    );
\clock_tick[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(4),
      O => \clock_tick[4]_i_5__0_n_0\
    );
\clock_tick[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      O => \clock_tick[8]_i_2__0_n_0\
    );
\clock_tick[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      O => \clock_tick[8]_i_3__0_n_0\
    );
\clock_tick[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      O => \clock_tick[8]_i_4__0_n_0\
    );
\clock_tick[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      O => \clock_tick[8]_i_5__0_n_0\
    );
\clock_tick_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__0_n_7\,
      Q => clock_tick_reg(0)
    );
\clock_tick_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clock_tick_reg[0]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[0]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[0]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clock_tick_reg[0]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[0]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[0]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[0]_i_1__0_n_7\,
      S(3) => \clock_tick[0]_i_2__0_n_0\,
      S(2) => \clock_tick[0]_i_3__0_n_0\,
      S(1) => \clock_tick[0]_i_4__0_n_0\,
      S(0) => \clock_tick[0]_i_5__0_n_0\
    );
\clock_tick_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__0_n_5\,
      Q => clock_tick_reg(10)
    );
\clock_tick_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__0_n_4\,
      Q => clock_tick_reg(11)
    );
\clock_tick_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__0_n_7\,
      Q => clock_tick_reg(12)
    );
\clock_tick_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[8]_i_1__0_n_0\,
      CO(3) => \clock_tick_reg[12]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[12]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[12]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[12]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[12]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[12]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[12]_i_1__0_n_7\,
      S(3) => \clock_tick[12]_i_2__0_n_0\,
      S(2) => \clock_tick[12]_i_3__0_n_0\,
      S(1) => \clock_tick[12]_i_4__0_n_0\,
      S(0) => \clock_tick[12]_i_5__0_n_0\
    );
\clock_tick_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__0_n_6\,
      Q => clock_tick_reg(13)
    );
\clock_tick_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__0_n_5\,
      Q => clock_tick_reg(14)
    );
\clock_tick_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__0_n_4\,
      Q => clock_tick_reg(15)
    );
\clock_tick_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__0_n_7\,
      Q => clock_tick_reg(16)
    );
\clock_tick_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[12]_i_1__0_n_0\,
      CO(3) => \clock_tick_reg[16]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[16]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[16]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[16]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[16]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[16]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[16]_i_1__0_n_7\,
      S(3) => \clock_tick[16]_i_2__0_n_0\,
      S(2) => \clock_tick[16]_i_3__0_n_0\,
      S(1) => \clock_tick[16]_i_4__0_n_0\,
      S(0) => \clock_tick[16]_i_5__0_n_0\
    );
\clock_tick_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__0_n_6\,
      Q => clock_tick_reg(17)
    );
\clock_tick_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__0_n_5\,
      Q => clock_tick_reg(18)
    );
\clock_tick_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__0_n_4\,
      Q => clock_tick_reg(19)
    );
\clock_tick_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__0_n_6\,
      Q => clock_tick_reg(1)
    );
\clock_tick_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__0_n_7\,
      Q => clock_tick_reg(20)
    );
\clock_tick_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[16]_i_1__0_n_0\,
      CO(3) => \clock_tick_reg[20]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[20]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[20]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[20]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[20]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[20]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[20]_i_1__0_n_7\,
      S(3) => \clock_tick[20]_i_2__0_n_0\,
      S(2) => \clock_tick[20]_i_3__0_n_0\,
      S(1) => \clock_tick[20]_i_4__0_n_0\,
      S(0) => \clock_tick[20]_i_5__0_n_0\
    );
\clock_tick_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__0_n_6\,
      Q => clock_tick_reg(21)
    );
\clock_tick_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__0_n_5\,
      Q => clock_tick_reg(22)
    );
\clock_tick_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__0_n_4\,
      Q => clock_tick_reg(23)
    );
\clock_tick_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__0_n_7\,
      Q => clock_tick_reg(24)
    );
\clock_tick_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[20]_i_1__0_n_0\,
      CO(3) => \clock_tick_reg[24]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[24]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[24]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[24]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[24]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[24]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[24]_i_1__0_n_7\,
      S(3) => \clock_tick[24]_i_2__0_n_0\,
      S(2) => \clock_tick[24]_i_3__0_n_0\,
      S(1) => \clock_tick[24]_i_4__0_n_0\,
      S(0) => \clock_tick[24]_i_5__0_n_0\
    );
\clock_tick_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__0_n_6\,
      Q => clock_tick_reg(25)
    );
\clock_tick_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__0_n_5\,
      Q => clock_tick_reg(26)
    );
\clock_tick_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__0_n_4\,
      Q => clock_tick_reg(27)
    );
\clock_tick_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__0_n_7\,
      Q => clock_tick_reg(28)
    );
\clock_tick_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_clock_tick_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \clock_tick_reg[28]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[28]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[28]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[28]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[28]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[28]_i_1__0_n_7\,
      S(3) => \clock_tick[28]_i_2__0_n_0\,
      S(2) => \clock_tick[28]_i_3__0_n_0\,
      S(1) => \clock_tick[28]_i_4__0_n_0\,
      S(0) => \clock_tick[28]_i_5__0_n_0\
    );
\clock_tick_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__0_n_6\,
      Q => clock_tick_reg(29)
    );
\clock_tick_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__0_n_5\,
      Q => clock_tick_reg(2)
    );
\clock_tick_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__0_n_5\,
      Q => clock_tick_reg(30)
    );
\clock_tick_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__0_n_4\,
      Q => clock_tick_reg(31)
    );
\clock_tick_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__0_n_4\,
      Q => clock_tick_reg(3)
    );
\clock_tick_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__0_n_7\,
      Q => clock_tick_reg(4)
    );
\clock_tick_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[0]_i_1__0_n_0\,
      CO(3) => \clock_tick_reg[4]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[4]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[4]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[4]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[4]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[4]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[4]_i_1__0_n_7\,
      S(3) => \clock_tick[4]_i_2__0_n_0\,
      S(2) => \clock_tick[4]_i_3__0_n_0\,
      S(1) => \clock_tick[4]_i_4__0_n_0\,
      S(0) => \clock_tick[4]_i_5__0_n_0\
    );
\clock_tick_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__0_n_6\,
      Q => clock_tick_reg(5)
    );
\clock_tick_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__0_n_5\,
      Q => clock_tick_reg(6)
    );
\clock_tick_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__0_n_4\,
      Q => clock_tick_reg(7)
    );
\clock_tick_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__0_n_7\,
      Q => clock_tick_reg(8)
    );
\clock_tick_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[4]_i_1__0_n_0\,
      CO(3) => \clock_tick_reg[8]_i_1__0_n_0\,
      CO(2) => \clock_tick_reg[8]_i_1__0_n_1\,
      CO(1) => \clock_tick_reg[8]_i_1__0_n_2\,
      CO(0) => \clock_tick_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[8]_i_1__0_n_4\,
      O(2) => \clock_tick_reg[8]_i_1__0_n_5\,
      O(1) => \clock_tick_reg[8]_i_1__0_n_6\,
      O(0) => \clock_tick_reg[8]_i_1__0_n_7\,
      S(3) => \clock_tick[8]_i_2__0_n_0\,
      S(2) => \clock_tick[8]_i_3__0_n_0\,
      S(1) => \clock_tick[8]_i_4__0_n_0\,
      S(0) => \clock_tick[8]_i_5__0_n_0\
    );
\clock_tick_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__0_n_6\,
      Q => clock_tick_reg(9)
    );
\command_queue_in[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF8000FFFF"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg_3,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_ARADDR(1),
      I5 => S_AXI_2_AWADDR(1),
      O => \command_queue_in[32]_i_1__0_n_0\
    );
\command_queue_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(0),
      Q => \command_queue_in_reg_n_0_[0]\
    );
\command_queue_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(12),
      Q => \command_queue_in_reg_n_0_[12]\
    );
\command_queue_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(13),
      Q => \command_queue_in_reg_n_0_[13]\
    );
\command_queue_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(1),
      Q => \command_queue_in_reg_n_0_[1]\
    );
\command_queue_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(24),
      Q => \command_queue_in_reg_n_0_[24]\
    );
\command_queue_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(28),
      Q => \command_queue_in_reg_n_0_[28]\
    );
\command_queue_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(2),
      Q => \command_queue_in_reg_n_0_[2]\
    );
\command_queue_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_in[32]_i_1__0_n_0\,
      Q => \command_queue_in_reg_n_0_[32]\
    );
\command_queue_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(3),
      Q => \command_queue_in_reg_n_0_[3]\
    );
\command_queue_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(4),
      Q => \command_queue_in_reg_n_0_[4]\
    );
\command_queue_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(5),
      Q => \command_queue_in_reg_n_0_[5]\
    );
\command_queue_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_2_WDATA(6),
      Q => \command_queue_in_reg_n_0_[6]\
    );
\command_queue_mem[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][0]_i_1__0_n_0\
    );
\command_queue_mem[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][12]_i_1__0_n_0\
    );
\command_queue_mem[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][13]_i_1__0_n_0\
    );
\command_queue_mem[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][1]_i_1__0_n_0\
    );
\command_queue_mem[0][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][24]_i_1__0_n_0\
    );
\command_queue_mem[0][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][28]_i_1__0_n_0\
    );
\command_queue_mem[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][2]_i_1__0_n_0\
    );
\command_queue_mem[0][32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010FF1010"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[0][32]_i_1__0_n_0\
    );
\command_queue_mem[0][32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][32]_i_2__0_n_0\
    );
\command_queue_mem[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][3]_i_1__0_n_0\
    );
\command_queue_mem[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][4]_i_1__0_n_0\
    );
\command_queue_mem[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][5]_i_1__0_n_0\
    );
\command_queue_mem[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][6]_i_1__0_n_0\
    );
\command_queue_mem[1][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][0]_i_1__0_n_0\
    );
\command_queue_mem[1][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][12]_i_1__0_n_0\
    );
\command_queue_mem[1][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][13]_i_1__0_n_0\
    );
\command_queue_mem[1][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][1]_i_1__0_n_0\
    );
\command_queue_mem[1][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][24]_i_1__0_n_0\
    );
\command_queue_mem[1][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][28]_i_1__0_n_0\
    );
\command_queue_mem[1][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][2]_i_1__0_n_0\
    );
\command_queue_mem[1][32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[1][32]_i_1__0_n_0\
    );
\command_queue_mem[1][32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][32]_i_2__0_n_0\
    );
\command_queue_mem[1][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][3]_i_1__0_n_0\
    );
\command_queue_mem[1][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][4]_i_1__0_n_0\
    );
\command_queue_mem[1][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][5]_i_1__0_n_0\
    );
\command_queue_mem[1][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][6]_i_1__0_n_0\
    );
\command_queue_mem[2][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][0]_i_1__0_n_0\
    );
\command_queue_mem[2][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][12]_i_1__0_n_0\
    );
\command_queue_mem[2][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][13]_i_1__0_n_0\
    );
\command_queue_mem[2][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][1]_i_1__0_n_0\
    );
\command_queue_mem[2][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][24]_i_1__0_n_0\
    );
\command_queue_mem[2][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][28]_i_1__0_n_0\
    );
\command_queue_mem[2][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][2]_i_1__0_n_0\
    );
\command_queue_mem[2][32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_address(1),
      I5 => command_queue_write_reg_n_0,
      O => \command_queue_mem[2][32]_i_1__0_n_0\
    );
\command_queue_mem[2][32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][32]_i_2__0_n_0\
    );
\command_queue_mem[2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][3]_i_1__0_n_0\
    );
\command_queue_mem[2][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][4]_i_1__0_n_0\
    );
\command_queue_mem[2][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][5]_i_1__0_n_0\
    );
\command_queue_mem[2][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][6]_i_1__0_n_0\
    );
\command_queue_mem[3][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][0]_i_1__0_n_0\
    );
\command_queue_mem[3][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][12]_i_1__0_n_0\
    );
\command_queue_mem[3][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][13]_i_1__0_n_0\
    );
\command_queue_mem[3][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][1]_i_1__0_n_0\
    );
\command_queue_mem[3][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][24]_i_1__0_n_0\
    );
\command_queue_mem[3][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][28]_i_1__0_n_0\
    );
\command_queue_mem[3][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][2]_i_1__0_n_0\
    );
\command_queue_mem[3][32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[3][32]_i_1__0_n_0\
    );
\command_queue_mem[3][32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][32]_i_2__0_n_0\
    );
\command_queue_mem[3][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][3]_i_1__0_n_0\
    );
\command_queue_mem[3][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][4]_i_1__0_n_0\
    );
\command_queue_mem[3][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][5]_i_1__0_n_0\
    );
\command_queue_mem[3][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][6]_i_1__0_n_0\
    );
\command_queue_mem_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][0]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][0]\
    );
\command_queue_mem_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][12]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][12]\
    );
\command_queue_mem_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][13]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][13]\
    );
\command_queue_mem_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][1]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][1]\
    );
\command_queue_mem_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][24]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][24]\
    );
\command_queue_mem_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][28]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][28]\
    );
\command_queue_mem_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][2]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][2]\
    );
\command_queue_mem_reg[0][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][32]_i_2__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][32]\
    );
\command_queue_mem_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][3]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][3]\
    );
\command_queue_mem_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][4]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][4]\
    );
\command_queue_mem_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][5]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][5]\
    );
\command_queue_mem_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[0][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][6]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][6]\
    );
\command_queue_mem_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][0]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][0]\
    );
\command_queue_mem_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][12]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][12]\
    );
\command_queue_mem_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][13]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][13]\
    );
\command_queue_mem_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][1]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][1]\
    );
\command_queue_mem_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][24]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][24]\
    );
\command_queue_mem_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][28]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][28]\
    );
\command_queue_mem_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][2]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][2]\
    );
\command_queue_mem_reg[1][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][32]_i_2__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][32]\
    );
\command_queue_mem_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][3]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][3]\
    );
\command_queue_mem_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][4]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][4]\
    );
\command_queue_mem_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][5]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][5]\
    );
\command_queue_mem_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[1][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][6]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][6]\
    );
\command_queue_mem_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][0]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][0]\
    );
\command_queue_mem_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][12]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][12]\
    );
\command_queue_mem_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][13]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][13]\
    );
\command_queue_mem_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][1]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][1]\
    );
\command_queue_mem_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][24]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][24]\
    );
\command_queue_mem_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][28]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][28]\
    );
\command_queue_mem_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][2]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][2]\
    );
\command_queue_mem_reg[2][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][32]_i_2__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][32]\
    );
\command_queue_mem_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][3]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][3]\
    );
\command_queue_mem_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][4]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][4]\
    );
\command_queue_mem_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][5]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][5]\
    );
\command_queue_mem_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[2][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][6]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][6]\
    );
\command_queue_mem_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][0]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][0]\
    );
\command_queue_mem_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][12]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][12]\
    );
\command_queue_mem_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][13]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][13]\
    );
\command_queue_mem_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][1]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][1]\
    );
\command_queue_mem_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][24]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][24]\
    );
\command_queue_mem_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][28]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][28]\
    );
\command_queue_mem_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][2]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][2]\
    );
\command_queue_mem_reg[3][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][32]_i_2__0_n_0\,
      Q => p_5_in
    );
\command_queue_mem_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][3]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][3]\
    );
\command_queue_mem_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][4]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][4]\
    );
\command_queue_mem_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][5]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][5]\
    );
\command_queue_mem_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \command_queue_mem[3][32]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][6]_i_1__0_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][6]\
    );
\command_queue_read_address[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_read_reg_n_0,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      O => \command_queue_read_address[0]_i_1__0_n_0\
    );
\command_queue_read_address[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => command_queue_read_reg_n_0,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      O => \command_queue_read_address[1]_i_1__0_n_0\
    );
\command_queue_read_address[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_address[2]_i_1__0_n_0\
    );
\command_queue_read_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[0]_i_1__0_n_0\,
      Q => \command_queue_read_address_reg_n_0_[0]\
    );
\command_queue_read_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[1]_i_1__0_n_0\,
      Q => \command_queue_read_address_reg_n_0_[1]\
    );
\command_queue_read_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[2]_i_1__0_n_0\,
      Q => \command_queue_read_address_reg_n_0_[2]\
    );
\command_queue_read_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \command_queue_read_i_2__0_n_0\,
      O => \command_queue_read_i_1__0_n_0\
    );
\command_queue_read_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_write_address(1),
      I4 => \command_queue_write_address__0\(2),
      I5 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_i_2__0_n_0\
    );
command_queue_read_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \command_queue_read_i_1__0_n_0\,
      Q => command_queue_read_reg_n_0,
      R => \^global_clock_reg[0]_0\
    );
\command_queue_write_address[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_write_reg_n_0,
      I1 => command_queue_write_address(0),
      O => \command_queue_write_address[0]_i_1__0_n_0\
    );
\command_queue_write_address[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => command_queue_write_reg_n_0,
      I2 => command_queue_write_address(1),
      O => \command_queue_write_address[1]_i_1__0_n_0\
    );
\command_queue_write_address[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => command_queue_write_address(1),
      I1 => command_queue_write_address(0),
      I2 => command_queue_write_reg_n_0,
      I3 => \command_queue_write_address__0\(2),
      O => \command_queue_write_address[2]_i_1__0_n_0\
    );
\command_queue_write_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[0]_i_1__0_n_0\,
      Q => command_queue_write_address(0)
    );
\command_queue_write_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[1]_i_1__0_n_0\,
      Q => command_queue_write_address(1)
    );
\command_queue_write_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[2]_i_1__0_n_0\,
      Q => \command_queue_write_address__0\(2)
    );
\command_queue_write_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ram_reg\(0),
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \command_queue_write_i_3__0_n_0\,
      O => command_queue_write
    );
\command_queue_write_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => S_AXI_2_WVALID,
      I1 => S_AXI_2_AWVALID,
      I2 => axi_awready_reg_3,
      I3 => axi_wready_reg,
      I4 => \^rni_chipselect6_out\,
      O => \^toggle_bits_cpu_side_reg[0]_0\
    );
\command_queue_write_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFACFCA"
    )
        port map (
      I0 => S_AXI_2_AWADDR(3),
      I1 => S_AXI_2_ARADDR(3),
      I2 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I3 => S_AXI_2_AWADDR(4),
      I4 => S_AXI_2_ARADDR(4),
      I5 => \command_queue_write_i_4__0_n_0\,
      O => \command_queue_write_i_3__0_n_0\
    );
\command_queue_write_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD8"
    )
        port map (
      I0 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_2_ARADDR(2),
      I2 => S_AXI_2_AWADDR(2),
      I3 => \^rni_readdata_delayed_reg[0]\,
      O => \command_queue_write_i_4__0_n_0\
    );
command_queue_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => command_queue_write,
      Q => command_queue_write_reg_n_0
    );
\dap_rni_select_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000330A000A33"
    )
        port map (
      I0 => \^dap_rni_select_reg\,
      I1 => S_AXI_2_AWADDR(9),
      I2 => S_AXI_2_ARADDR(9),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(8),
      I5 => S_AXI_2_ARADDR(8),
      O => \^rni_chipselect6_out\
    );
\dap_send_buffer_select_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_2_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      O => \^dap_rni_select_reg\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(0),
      Q => RAM_reg_1(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(2),
      Q => RAM_reg_1(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(3),
      Q => RAM_reg_1(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(4),
      Q => RAM_reg_1(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(5),
      Q => RAM_reg_1(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(6),
      Q => RAM_reg_1(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(7),
      Q => RAM_reg_1(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(8),
      Q => RAM_reg_1(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(9),
      Q => RAM_reg_1(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(10),
      Q => RAM_reg_1(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(11),
      Q => RAM_reg_1(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(1),
      Q => RAM_reg_1(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(12),
      Q => RAM_reg_1(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(13),
      Q => RAM_reg_1(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(14),
      Q => RAM_reg_1(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(15),
      Q => RAM_reg_1(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(16),
      Q => RAM_reg_1(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(17),
      Q => RAM_reg_1(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(18),
      Q => RAM_reg_1(26)
    );
\data_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(19),
      Q => RAM_reg_1(27)
    );
\data_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(20),
      Q => RAM_reg_1(28)
    );
\data_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(21),
      Q => RAM_reg_1(29)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(2),
      Q => RAM_reg_1(2)
    );
\data_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(22),
      Q => RAM_reg_1(30)
    );
\data_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(23),
      Q => RAM_reg_1(31)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(3),
      Q => RAM_reg_1(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(4),
      Q => RAM_reg_1(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(5),
      Q => RAM_reg_1(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(6),
      Q => RAM_reg_1(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(7),
      Q => RAM_reg_1(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(0),
      Q => RAM_reg_1(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(1),
      Q => RAM_reg_1(9)
    );
\delay[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(0),
      I2 => \^out\(1),
      O => \delay[0]_i_1__0_n_0\
    );
\delay[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \^out\(1),
      O => \delay[1]_i_1__0_n_0\
    );
\delay[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(1),
      I1 => \delay__0\(0),
      I2 => \delay__0\(2),
      I3 => \^out\(0),
      O => \delay[2]_i_1__0_n_0\
    );
\delay[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444441"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(3),
      I2 => \delay__0\(1),
      I3 => \delay__0\(0),
      I4 => \delay__0\(2),
      I5 => \^out\(1),
      O => \delay[3]_i_1__0_n_0\
    );
\delay[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(4),
      I2 => \delay[4]_i_2__0_n_0\,
      I3 => \^out\(1),
      O => \delay[4]_i_1__0_n_0\
    );
\delay[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(2),
      I1 => \delay__0\(0),
      I2 => \delay__0\(1),
      I3 => \delay__0\(3),
      O => \delay[4]_i_2__0_n_0\
    );
\delay[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_2_ARESETN,
      O => \delay[5]_i_1__0_n_0\
    );
\delay[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(5),
      I2 => \delay[5]_i_3__0_n_0\,
      I3 => \^out\(1),
      O => \delay[5]_i_2__0_n_0\
    );
\delay[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay__0\(3),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \delay__0\(2),
      I4 => \delay__0\(4),
      O => \delay[5]_i_3__0_n_0\
    );
\delay[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \delay[8]_i_5__0_n_0\,
      I1 => \delay__0\(6),
      I2 => \^out\(0),
      O => \delay[6]_i_1__0_n_0\
    );
\delay[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(6),
      I1 => \delay[8]_i_5__0_n_0\,
      I2 => \delay__0\(7),
      I3 => \^out\(0),
      O => \delay[7]_i_1__0_n_0\
    );
\delay[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_2_ARESETN,
      O => \delay[8]_i_1__0_n_0\
    );
\delay[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5008000800000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \delay[8]_i_4__0_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_2_ARESETN,
      O => \delay[8]_i_2__0_n_0\
    );
\delay[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5__0_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      I4 => \^out\(0),
      O => \delay[8]_i_3__0_n_0\
    );
\delay[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5__0_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      O => \delay[8]_i_4__0_n_0\
    );
\delay[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay__0\(4),
      I1 => \delay__0\(2),
      I2 => \delay__0\(0),
      I3 => \delay__0\(1),
      I4 => \delay__0\(3),
      I5 => \delay__0\(5),
      O => \delay[8]_i_5__0_n_0\
    );
\delay_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[0]_i_1__0_n_0\,
      Q => \delay__0\(0),
      S => \delay[5]_i_1__0_n_0\
    );
\delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[1]_i_1__0_n_0\,
      Q => \delay__0\(1),
      S => \delay[5]_i_1__0_n_0\
    );
\delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[2]_i_1__0_n_0\,
      Q => \delay__0\(2),
      R => \delay[8]_i_1__0_n_0\
    );
\delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[3]_i_1__0_n_0\,
      Q => \delay__0\(3),
      S => \delay[5]_i_1__0_n_0\
    );
\delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[4]_i_1__0_n_0\,
      Q => \delay__0\(4),
      S => \delay[5]_i_1__0_n_0\
    );
\delay_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[5]_i_2__0_n_0\,
      Q => \delay__0\(5),
      S => \delay[5]_i_1__0_n_0\
    );
\delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[6]_i_1__0_n_0\,
      Q => \delay__0\(6),
      R => \delay[8]_i_1__0_n_0\
    );
\delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[7]_i_1__0_n_0\,
      Q => \delay__0\(7),
      R => \delay[8]_i_1__0_n_0\
    );
\delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \delay[8]_i_2__0_n_0\,
      D => \delay[8]_i_3__0_n_0\,
      Q => \delay__0\(8),
      R => \delay[8]_i_1__0_n_0\
    );
\dest_col[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1__0_n_0\,
      I1 => S_AXI_2_ARESETN,
      I2 => \dest_col[0]_i_2__0_n_0\,
      I3 => \dest_col[0]_i_3__0_n_0\,
      I4 => dest_col,
      O => \dest_col[0]_i_1__0_n_0\
    );
\dest_col[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\,
      I3 => \src_buffer[0]_i_2__0_n_0\,
      I4 => \dest_pid[7]_i_9__0_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][EW]\,
      O => \dest_col[0]_i_2__0_n_0\
    );
\dest_col[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4__0_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\,
      I2 => \dest_pid[7]_i_5__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I5 => \dest_col[0]_i_4__0_n_0\,
      O => \dest_col[0]_i_3__0_n_0\
    );
\dest_col[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][28]\,
      I4 => \command_queue_mem_reg_n_0_[1][28]\,
      I5 => \command_queue_mem_reg_n_0_[2][28]\,
      O => \dest_col[0]_i_4__0_n_0\
    );
\dest_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \dest_col[0]_i_1__0_n_0\,
      Q => dest_col,
      R => '0'
    );
\dest_pid[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(0),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(0),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[0]_i_2__0_n_0\,
      O => \dest_pid[0]_i_1__0_n_0\
    );
\dest_pid[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(0),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(0),
      O => \dest_pid[0]_i_2__0_n_0\
    );
\dest_pid[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(1),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(1),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[1]_i_2__0_n_0\,
      O => \dest_pid[1]_i_1__0_n_0\
    );
\dest_pid[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(1),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(1),
      O => \dest_pid[1]_i_2__0_n_0\
    );
\dest_pid[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(2),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(2),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[2]_i_2__0_n_0\,
      O => \dest_pid[2]_i_1__0_n_0\
    );
\dest_pid[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(2),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(2),
      O => \dest_pid[2]_i_2__0_n_0\
    );
\dest_pid[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(3),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(3),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[3]_i_2__0_n_0\,
      O => \dest_pid[3]_i_1__0_n_0\
    );
\dest_pid[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(3),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(3),
      O => \dest_pid[3]_i_2__0_n_0\
    );
\dest_pid[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(4),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(4),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[4]_i_2__0_n_0\,
      O => \dest_pid[4]_i_1__0_n_0\
    );
\dest_pid[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(4),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(4),
      O => \dest_pid[4]_i_2__0_n_0\
    );
\dest_pid[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(5),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(5),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[5]_i_2__0_n_0\,
      O => \dest_pid[5]_i_1__0_n_0\
    );
\dest_pid[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(5),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(5),
      O => \dest_pid[5]_i_2__0_n_0\
    );
\dest_pid[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(6),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(6),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[6]_i_2__0_n_0\,
      O => \dest_pid[6]_i_1__0_n_0\
    );
\dest_pid[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(6),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(6),
      O => \dest_pid[6]_i_2__0_n_0\
    );
\dest_pid[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \src_buffer[1]_i_1__0_n_0\,
      I1 => S_AXI_2_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      O => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \src_buffer[1]_i_1__0_n_0\,
      I1 => S_AXI_2_ARESETN,
      O => \dest_pid[7]_i_2__0_n_0\
    );
\dest_pid[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0__0\(7),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0__0\(7),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \dest_pid[7]_i_6__0_n_0\,
      O => \dest_pid[7]_i_3__0_n_0\
    );
\dest_pid[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \dest_pid[7]_i_7__0_n_0\,
      I1 => \dest_pid[7]_i_8__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\,
      O => \dest_pid[7]_i_4__0_n_0\
    );
\dest_pid[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \dest_pid[7]_i_8__0_n_0\,
      I1 => \dest_pid[7]_i_7__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\,
      O => \dest_pid[7]_i_5__0_n_0\
    );
\dest_pid[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0__0\(7),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0__0\(7),
      O => \dest_pid[7]_i_6__0_n_0\
    );
\dest_pid[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][12]\,
      I4 => \command_queue_mem_reg_n_0_[1][12]\,
      I5 => \command_queue_mem_reg_n_0_[2][12]\,
      O => \dest_pid[7]_i_7__0_n_0\
    );
\dest_pid[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][13]\,
      I4 => \command_queue_mem_reg_n_0_[1][13]\,
      I5 => \command_queue_mem_reg_n_0_[2][13]\,
      O => \dest_pid[7]_i_8__0_n_0\
    );
\dest_pid[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dest_pid[7]_i_7__0_n_0\,
      I1 => \dest_pid[7]_i_8__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\,
      O => \dest_pid[7]_i_9__0_n_0\
    );
\dest_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[0]_i_1__0_n_0\,
      Q => dest_pid(0),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[1]_i_1__0_n_0\,
      Q => dest_pid(1),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[2]_i_1__0_n_0\,
      Q => dest_pid(2),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[3]_i_1__0_n_0\,
      Q => dest_pid(3),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[4]_i_1__0_n_0\,
      Q => dest_pid(4),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[5]_i_1__0_n_0\,
      Q => dest_pid(5),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[6]_i_1__0_n_0\,
      Q => dest_pid(6),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \dest_pid[7]_i_3__0_n_0\,
      Q => dest_pid(7),
      R => \dest_pid[7]_i_1__0_n_0\
    );
\dest_row[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1__0_n_0\,
      I1 => S_AXI_2_ARESETN,
      I2 => \dest_row[0]_i_2__0_n_0\,
      I3 => \dest_row[0]_i_3__0_n_0\,
      I4 => dest_row,
      O => \dest_row[0]_i_1__0_n_0\
    );
\dest_row[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\,
      I3 => \src_buffer[0]_i_2__0_n_0\,
      I4 => \dest_pid[7]_i_9__0_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][NS]\,
      O => \dest_row[0]_i_2__0_n_0\
    );
\dest_row[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4__0_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\,
      I2 => \dest_pid[7]_i_5__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2__0_n_0\,
      I5 => \dest_row[0]_i_4__0_n_0\,
      O => \dest_row[0]_i_3__0_n_0\
    );
\dest_row[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][24]\,
      I4 => \command_queue_mem_reg_n_0_[1][24]\,
      I5 => \command_queue_mem_reg_n_0_[2][24]\,
      O => \dest_row[0]_i_4__0_n_0\
    );
\dest_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \dest_row[0]_i_1__0_n_0\,
      Q => dest_row,
      R => '0'
    );
\global_clock[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(3),
      O => \global_clock[0]_i_3__0_n_0\
    );
\global_clock[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(2),
      O => \global_clock[0]_i_4__0_n_0\
    );
\global_clock[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(1),
      O => \global_clock[0]_i_5__0_n_0\
    );
\global_clock[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => global_clock_reg(0),
      O => \global_clock[0]_i_6__0_n_0\
    );
\global_clock[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(15),
      O => \global_clock[12]_i_2__0_n_0\
    );
\global_clock[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(14),
      O => \global_clock[12]_i_3__0_n_0\
    );
\global_clock[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(13),
      O => \global_clock[12]_i_4__0_n_0\
    );
\global_clock[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(12),
      O => \global_clock[12]_i_5__0_n_0\
    );
\global_clock[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(19),
      O => \global_clock[16]_i_2__0_n_0\
    );
\global_clock[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(18),
      O => \global_clock[16]_i_3__0_n_0\
    );
\global_clock[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(17),
      O => \global_clock[16]_i_4__0_n_0\
    );
\global_clock[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(16),
      O => \global_clock[16]_i_5__0_n_0\
    );
\global_clock[20]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(23),
      O => \global_clock[20]_i_2__0_n_0\
    );
\global_clock[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(22),
      O => \global_clock[20]_i_3__0_n_0\
    );
\global_clock[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(21),
      O => \global_clock[20]_i_4__0_n_0\
    );
\global_clock[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(20),
      O => \global_clock[20]_i_5__0_n_0\
    );
\global_clock[24]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(27),
      O => \global_clock[24]_i_2__0_n_0\
    );
\global_clock[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(26),
      O => \global_clock[24]_i_3__0_n_0\
    );
\global_clock[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(25),
      O => \global_clock[24]_i_4__0_n_0\
    );
\global_clock[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(24),
      O => \global_clock[24]_i_5__0_n_0\
    );
\global_clock[28]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(31),
      O => \global_clock[28]_i_2__0_n_0\
    );
\global_clock[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(30),
      O => \global_clock[28]_i_3__0_n_0\
    );
\global_clock[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(29),
      O => \global_clock[28]_i_4__0_n_0\
    );
\global_clock[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(28),
      O => \global_clock[28]_i_5__0_n_0\
    );
\global_clock[32]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(35),
      O => \global_clock[32]_i_2__0_n_0\
    );
\global_clock[32]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(34),
      O => \global_clock[32]_i_3__0_n_0\
    );
\global_clock[32]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(33),
      O => \global_clock[32]_i_4__0_n_0\
    );
\global_clock[32]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(32),
      O => \global_clock[32]_i_5__0_n_0\
    );
\global_clock[36]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(39),
      O => \global_clock[36]_i_2__0_n_0\
    );
\global_clock[36]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(38),
      O => \global_clock[36]_i_3__0_n_0\
    );
\global_clock[36]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(37),
      O => \global_clock[36]_i_4__0_n_0\
    );
\global_clock[36]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(36),
      O => \global_clock[36]_i_5__0_n_0\
    );
\global_clock[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(7),
      O => \global_clock[4]_i_2__0_n_0\
    );
\global_clock[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(6),
      O => \global_clock[4]_i_3__0_n_0\
    );
\global_clock[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(5),
      O => \global_clock[4]_i_4__0_n_0\
    );
\global_clock[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(4),
      O => \global_clock[4]_i_5__0_n_0\
    );
\global_clock[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(11),
      O => \global_clock[8]_i_2__0_n_0\
    );
\global_clock[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(10),
      O => \global_clock[8]_i_3__0_n_0\
    );
\global_clock[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(9),
      O => \global_clock[8]_i_4__0_n_0\
    );
\global_clock[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(8),
      O => \global_clock[8]_i_5__0_n_0\
    );
\global_clock_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__0_n_7\,
      Q => global_clock_reg(0)
    );
\global_clock_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \global_clock_reg[0]_i_2__0_n_0\,
      CO(2) => \global_clock_reg[0]_i_2__0_n_1\,
      CO(1) => \global_clock_reg[0]_i_2__0_n_2\,
      CO(0) => \global_clock_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \global_clock_reg[0]_i_2__0_n_4\,
      O(2) => \global_clock_reg[0]_i_2__0_n_5\,
      O(1) => \global_clock_reg[0]_i_2__0_n_6\,
      O(0) => \global_clock_reg[0]_i_2__0_n_7\,
      S(3) => \global_clock[0]_i_3__0_n_0\,
      S(2) => \global_clock[0]_i_4__0_n_0\,
      S(1) => \global_clock[0]_i_5__0_n_0\,
      S(0) => \global_clock[0]_i_6__0_n_0\
    );
\global_clock_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__0_n_5\,
      Q => global_clock_reg(10)
    );
\global_clock_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__0_n_4\,
      Q => global_clock_reg(11)
    );
\global_clock_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__0_n_7\,
      Q => global_clock_reg(12)
    );
\global_clock_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[8]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[12]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[12]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[12]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[12]_i_1__0_n_4\,
      O(2) => \global_clock_reg[12]_i_1__0_n_5\,
      O(1) => \global_clock_reg[12]_i_1__0_n_6\,
      O(0) => \global_clock_reg[12]_i_1__0_n_7\,
      S(3) => \global_clock[12]_i_2__0_n_0\,
      S(2) => \global_clock[12]_i_3__0_n_0\,
      S(1) => \global_clock[12]_i_4__0_n_0\,
      S(0) => \global_clock[12]_i_5__0_n_0\
    );
\global_clock_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__0_n_6\,
      Q => global_clock_reg(13)
    );
\global_clock_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__0_n_5\,
      Q => global_clock_reg(14)
    );
\global_clock_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__0_n_4\,
      Q => global_clock_reg(15)
    );
\global_clock_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__0_n_7\,
      Q => global_clock_reg(16)
    );
\global_clock_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[12]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[16]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[16]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[16]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[16]_i_1__0_n_4\,
      O(2) => \global_clock_reg[16]_i_1__0_n_5\,
      O(1) => \global_clock_reg[16]_i_1__0_n_6\,
      O(0) => \global_clock_reg[16]_i_1__0_n_7\,
      S(3) => \global_clock[16]_i_2__0_n_0\,
      S(2) => \global_clock[16]_i_3__0_n_0\,
      S(1) => \global_clock[16]_i_4__0_n_0\,
      S(0) => \global_clock[16]_i_5__0_n_0\
    );
\global_clock_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__0_n_6\,
      Q => global_clock_reg(17)
    );
\global_clock_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__0_n_5\,
      Q => global_clock_reg(18)
    );
\global_clock_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__0_n_4\,
      Q => global_clock_reg(19)
    );
\global_clock_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__0_n_6\,
      Q => global_clock_reg(1)
    );
\global_clock_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__0_n_7\,
      Q => global_clock_reg(20)
    );
\global_clock_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[16]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[20]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[20]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[20]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[20]_i_1__0_n_4\,
      O(2) => \global_clock_reg[20]_i_1__0_n_5\,
      O(1) => \global_clock_reg[20]_i_1__0_n_6\,
      O(0) => \global_clock_reg[20]_i_1__0_n_7\,
      S(3) => \global_clock[20]_i_2__0_n_0\,
      S(2) => \global_clock[20]_i_3__0_n_0\,
      S(1) => \global_clock[20]_i_4__0_n_0\,
      S(0) => \global_clock[20]_i_5__0_n_0\
    );
\global_clock_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__0_n_6\,
      Q => global_clock_reg(21)
    );
\global_clock_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__0_n_5\,
      Q => global_clock_reg(22)
    );
\global_clock_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__0_n_4\,
      Q => global_clock_reg(23)
    );
\global_clock_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__0_n_7\,
      Q => global_clock_reg(24)
    );
\global_clock_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[20]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[24]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[24]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[24]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[24]_i_1__0_n_4\,
      O(2) => \global_clock_reg[24]_i_1__0_n_5\,
      O(1) => \global_clock_reg[24]_i_1__0_n_6\,
      O(0) => \global_clock_reg[24]_i_1__0_n_7\,
      S(3) => \global_clock[24]_i_2__0_n_0\,
      S(2) => \global_clock[24]_i_3__0_n_0\,
      S(1) => \global_clock[24]_i_4__0_n_0\,
      S(0) => \global_clock[24]_i_5__0_n_0\
    );
\global_clock_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__0_n_6\,
      Q => global_clock_reg(25)
    );
\global_clock_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__0_n_5\,
      Q => global_clock_reg(26)
    );
\global_clock_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__0_n_4\,
      Q => global_clock_reg(27)
    );
\global_clock_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__0_n_7\,
      Q => global_clock_reg(28)
    );
\global_clock_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[24]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[28]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[28]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[28]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[28]_i_1__0_n_4\,
      O(2) => \global_clock_reg[28]_i_1__0_n_5\,
      O(1) => \global_clock_reg[28]_i_1__0_n_6\,
      O(0) => \global_clock_reg[28]_i_1__0_n_7\,
      S(3) => \global_clock[28]_i_2__0_n_0\,
      S(2) => \global_clock[28]_i_3__0_n_0\,
      S(1) => \global_clock[28]_i_4__0_n_0\,
      S(0) => \global_clock[28]_i_5__0_n_0\
    );
\global_clock_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__0_n_6\,
      Q => global_clock_reg(29)
    );
\global_clock_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__0_n_5\,
      Q => global_clock_reg(2)
    );
\global_clock_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__0_n_5\,
      Q => global_clock_reg(30)
    );
\global_clock_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__0_n_4\,
      Q => global_clock_reg(31)
    );
\global_clock_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__0_n_7\,
      Q => \global_clock_reg__0\(32)
    );
\global_clock_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[28]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[32]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[32]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[32]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[32]_i_1__0_n_4\,
      O(2) => \global_clock_reg[32]_i_1__0_n_5\,
      O(1) => \global_clock_reg[32]_i_1__0_n_6\,
      O(0) => \global_clock_reg[32]_i_1__0_n_7\,
      S(3) => \global_clock[32]_i_2__0_n_0\,
      S(2) => \global_clock[32]_i_3__0_n_0\,
      S(1) => \global_clock[32]_i_4__0_n_0\,
      S(0) => \global_clock[32]_i_5__0_n_0\
    );
\global_clock_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__0_n_6\,
      Q => \global_clock_reg__0\(33)
    );
\global_clock_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__0_n_5\,
      Q => \global_clock_reg__0\(34)
    );
\global_clock_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__0_n_4\,
      Q => \global_clock_reg__0\(35)
    );
\global_clock_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__0_n_7\,
      Q => \global_clock_reg__0\(36)
    );
\global_clock_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[32]_i_1__0_n_0\,
      CO(3) => \NLW_global_clock_reg[36]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \global_clock_reg[36]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[36]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[36]_i_1__0_n_4\,
      O(2) => \global_clock_reg[36]_i_1__0_n_5\,
      O(1) => \global_clock_reg[36]_i_1__0_n_6\,
      O(0) => \global_clock_reg[36]_i_1__0_n_7\,
      S(3) => \global_clock[36]_i_2__0_n_0\,
      S(2) => \global_clock[36]_i_3__0_n_0\,
      S(1) => \global_clock[36]_i_4__0_n_0\,
      S(0) => \global_clock[36]_i_5__0_n_0\
    );
\global_clock_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__0_n_6\,
      Q => \global_clock_reg__0\(37)
    );
\global_clock_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__0_n_5\,
      Q => \global_clock_reg__0\(38)
    );
\global_clock_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__0_n_4\,
      Q => \global_clock_reg__0\(39)
    );
\global_clock_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__0_n_4\,
      Q => global_clock_reg(3)
    );
\global_clock_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__0_n_7\,
      Q => global_clock_reg(4)
    );
\global_clock_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[0]_i_2__0_n_0\,
      CO(3) => \global_clock_reg[4]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[4]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[4]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[4]_i_1__0_n_4\,
      O(2) => \global_clock_reg[4]_i_1__0_n_5\,
      O(1) => \global_clock_reg[4]_i_1__0_n_6\,
      O(0) => \global_clock_reg[4]_i_1__0_n_7\,
      S(3) => \global_clock[4]_i_2__0_n_0\,
      S(2) => \global_clock[4]_i_3__0_n_0\,
      S(1) => \global_clock[4]_i_4__0_n_0\,
      S(0) => \global_clock[4]_i_5__0_n_0\
    );
\global_clock_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__0_n_6\,
      Q => global_clock_reg(5)
    );
\global_clock_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__0_n_5\,
      Q => global_clock_reg(6)
    );
\global_clock_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__0_n_4\,
      Q => global_clock_reg(7)
    );
\global_clock_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__0_n_7\,
      Q => global_clock_reg(8)
    );
\global_clock_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[4]_i_1__0_n_0\,
      CO(3) => \global_clock_reg[8]_i_1__0_n_0\,
      CO(2) => \global_clock_reg[8]_i_1__0_n_1\,
      CO(1) => \global_clock_reg[8]_i_1__0_n_2\,
      CO(0) => \global_clock_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[8]_i_1__0_n_4\,
      O(2) => \global_clock_reg[8]_i_1__0_n_5\,
      O(1) => \global_clock_reg[8]_i_1__0_n_6\,
      O(0) => \global_clock_reg[8]_i_1__0_n_7\,
      S(3) => \global_clock[8]_i_2__0_n_0\,
      S(2) => \global_clock[8]_i_3__0_n_0\,
      S(1) => \global_clock[8]_i_4__0_n_0\,
      S(0) => \global_clock[8]_i_5__0_n_0\
    );
\global_clock_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__0_n_6\,
      Q => global_clock_reg(9)
    );
\interrupt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][0]_0\,
      O => \interrupt[0]_i_1__0_n_0\
    );
\interrupt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \recv_counter[3][6]_i_4__0_n_0\,
      I1 => \interrupt[1]_i_2__0_n_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \interrupt[1]_i_3__0_n_0\,
      O => \interrupt[1]_i_1__0_n_0\
    );
\interrupt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(5),
      I1 => \recv_counter_reg[3]__0__0\(6),
      I2 => \recv_counter_reg[3]__0__0\(2),
      I3 => \recv_counter_reg[3]__0__0\(1),
      I4 => \recv_counter_reg[3]__0__0\(0),
      I5 => \interrupt[1]_i_4__0_n_0\,
      O => \interrupt[1]_i_2__0_n_0\
    );
\interrupt[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(2),
      I1 => \recv_counter_reg[2]__0__0\(4),
      I2 => \recv_counter_reg[2]__0__0\(5),
      I3 => \interrupt[1]_i_5__0_n_0\,
      O => \interrupt[1]_i_3__0_n_0\
    );
\interrupt[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(3),
      I1 => \recv_counter_reg[3]__0__0\(4),
      O => \interrupt[1]_i_4__0_n_0\
    );
\interrupt[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \recv_counter_reg[2]__0__0\(3),
      I3 => \recv_counter_reg[2]__0__0\(6),
      I4 => \recv_counter_reg[2]__0__0\(1),
      I5 => \recv_counter_reg[2]__0__0\(0),
      O => \interrupt[1]_i_5__0_n_0\
    );
\interrupt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt[0]_i_1__0_n_0\,
      Q => \interrupt_reg_n_0_[0]\
    );
\interrupt_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFF04040404"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__0_n_0\,
      I4 => \interrupt_reg[0]_i_2__0_n_0\,
      I5 => \interrupt_reg_reg_n_0_[0]\,
      O => \interrupt_reg[0]_i_1__0_n_0\
    );
\interrupt_reg[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_2_WDATA(0),
      I2 => S_AXI_2_WDATA(1),
      O => \interrupt_reg[0]_i_2__0_n_0\
    );
\interrupt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt[1]_i_1__0_n_0\,
      Q => \interrupt_reg_n_0_[1]\
    );
\interrupt_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFF40404040"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__0_n_0\,
      I4 => \toggle_bits_cpu_side[1]_i_2__0_n_0\,
      I5 => \interrupt_reg_reg_n_0_[1]\,
      O => \interrupt_reg[1]_i_1__0_n_0\
    );
\interrupt_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF08080808"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__0_n_0\,
      I4 => \toggle_bits_cpu_side[2]_i_2__0_n_0\,
      I5 => \interrupt_reg_reg_n_0_[2]\,
      O => \interrupt_reg[2]_i_1__0_n_0\
    );
\interrupt_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF80808080"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__0_n_0\,
      I4 => \interrupt_reg[3]_i_3__0_n_0\,
      I5 => \interrupt_reg_reg_n_0_[3]\,
      O => \interrupt_reg[3]_i_1__0_n_0\
    );
\interrupt_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAFFFFEEFFFF"
    )
        port map (
      I0 => \command_queue_write_i_3__0_n_0\,
      I1 => S_AXI_2_AWADDR(1),
      I2 => S_AXI_2_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \interrupt_reg[3]_i_2__0_n_0\
    );
\interrupt_reg[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_2_WDATA(0),
      I2 => S_AXI_2_WDATA(1),
      O => \interrupt_reg[3]_i_3__0_n_0\
    );
\interrupt_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[0]_i_1__0_n_0\,
      Q => \interrupt_reg_reg_n_0_[0]\
    );
\interrupt_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[1]_i_1__0_n_0\,
      Q => \interrupt_reg_reg_n_0_[1]\
    );
\interrupt_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[2]_i_1__0_n_0\,
      Q => \interrupt_reg_reg_n_0_[2]\
    );
\interrupt_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[3]_i_1__0_n_0\,
      Q => \interrupt_reg_reg_n_0_[3]\
    );
\interrupt_request_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^channel_status_reg[1][0]_0\,
      O => \interrupt_request_i_1__0_n_0\
    );
interrupt_request_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_request_i_1__0_n_0\,
      Q => interrupt_request_reg_n_0
    );
\mem_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => write_R_reg_1,
      Q => \^mem_address\(0),
      R => '0'
    );
\mem_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => write_R_reg_0,
      Q => \^mem_address\(1),
      R => '0'
    );
\minusOp_inferred__1/i_/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \minusOp_inferred__1/i_/i__n_0\
    );
\msg_length_reg[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__0_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[0][6]_i_1__0_n_0\
    );
\msg_length_reg[1][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__0_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[1][6]_i_1__0_n_0\
    );
\msg_length_reg[2][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[2][6]_i_1__0_n_0\
    );
\msg_length_reg[3][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[3][6]_i_1__0_n_0\
    );
\msg_length_reg[4][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__0_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[4][6]_i_1__0_n_0\
    );
\msg_length_reg[5][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__0_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[5][6]_i_1__0_n_0\
    );
\msg_length_reg[6][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \^toggle_address_noc_side\(2),
      I2 => \mem_reg[64]_1\,
      O => \msg_length_reg[6][6]_i_1__0_n_0\
    );
\msg_length_reg[7][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[7][6]_i_1__0_n_0\
    );
\msg_length_reg[7][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^toggle_address_noc_side\(2),
      I1 => \^toggle_address_noc_side\(3),
      I2 => \^recv_address_reg[8]_0\,
      I3 => \^channel_nr\(0),
      I4 => \^toggle_address_noc_side\(0),
      I5 => \^toggle_address_noc_side\(1),
      O => \^channel_nr\(1)
    );
\msg_length_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[0]__0__0\(0)
    );
\msg_length_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[0]__0__0\(1)
    );
\msg_length_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[0]__0__0\(2)
    );
\msg_length_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[0]__0__0\(3)
    );
\msg_length_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[0]__0__0\(4)
    );
\msg_length_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[0]__0__0\(5)
    );
\msg_length_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[0][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[0]__0__0\(6)
    );
\msg_length_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[1]__0__0\(0)
    );
\msg_length_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[1]__0__0\(1)
    );
\msg_length_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[1]__0__0\(2)
    );
\msg_length_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[1]__0__0\(3)
    );
\msg_length_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[1]__0__0\(4)
    );
\msg_length_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[1]__0__0\(5)
    );
\msg_length_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[1][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[1]__0__0\(6)
    );
\msg_length_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[2]__0__0\(0)
    );
\msg_length_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[2]__0__0\(1)
    );
\msg_length_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[2]__0__0\(2)
    );
\msg_length_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[2]__0__0\(3)
    );
\msg_length_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[2]__0__0\(4)
    );
\msg_length_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[2]__0__0\(5)
    );
\msg_length_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[2][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[2]__0__0\(6)
    );
\msg_length_reg_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[3]__0__0\(0)
    );
\msg_length_reg_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[3]__0__0\(1)
    );
\msg_length_reg_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[3]__0__0\(2)
    );
\msg_length_reg_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[3]__0__0\(3)
    );
\msg_length_reg_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[3]__0__0\(4)
    );
\msg_length_reg_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[3]__0__0\(5)
    );
\msg_length_reg_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[3][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[3]__0__0\(6)
    );
\msg_length_reg_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[4]__0__0\(0)
    );
\msg_length_reg_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[4]__0__0\(1)
    );
\msg_length_reg_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[4]__0__0\(2)
    );
\msg_length_reg_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[4]__0__0\(3)
    );
\msg_length_reg_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[4]__0__0\(4)
    );
\msg_length_reg_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[4]__0__0\(5)
    );
\msg_length_reg_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[4][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[4]__0__0\(6)
    );
\msg_length_reg_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[5]__0__0\(0)
    );
\msg_length_reg_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[5]__0__0\(1)
    );
\msg_length_reg_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[5]__0__0\(2)
    );
\msg_length_reg_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[5]__0__0\(3)
    );
\msg_length_reg_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[5]__0__0\(4)
    );
\msg_length_reg_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[5]__0__0\(5)
    );
\msg_length_reg_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[5][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[5]__0__0\(6)
    );
\msg_length_reg_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[6]__0__0\(0)
    );
\msg_length_reg_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[6]__0__0\(1)
    );
\msg_length_reg_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[6]__0__0\(2)
    );
\msg_length_reg_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[6]__0__0\(3)
    );
\msg_length_reg_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[6]__0__0\(4)
    );
\msg_length_reg_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[6]__0__0\(5)
    );
\msg_length_reg_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[6][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[6]__0__0\(6)
    );
\msg_length_reg_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[7]__0__0\(0)
    );
\msg_length_reg_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[7]__0__0\(1)
    );
\msg_length_reg_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[7]__0__0\(2)
    );
\msg_length_reg_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[7]__0__0\(3)
    );
\msg_length_reg_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[7]__0__0\(4)
    );
\msg_length_reg_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[7]__0__0\(5)
    );
\msg_length_reg_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \msg_length_reg[7][6]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[7]__0__0\(6)
    );
old_GlobalSync_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => Heartbeat,
      Q => \^toggle_bits_cpu_side_reg[1]_0\
    );
\outport[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(32),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[0]_i_2__0_n_0\,
      O => \outport[0]_i_1__0_n_0\
    );
\outport[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(0),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(0),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[0]_i_2__0_n_0\
    );
\outport[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3__0_n_0\,
      I2 => \Flit_id[2]_i_5__0_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[10]_i_2__0_n_0\,
      O => \outport[10]_i_1__0_n_0\
    );
\outport[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(10),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(10),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[10]_i_2__0_n_0\
    );
\outport[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(11),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(11),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[11]_i_2__0_n_0\
    );
\outport[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \send_counter[3]_i_3__0_n_0\,
      I2 => \Flit_id[2]_i_5__0_n_0\,
      I3 => \Flit_id[2]_i_3__0_n_0\,
      I4 => \^out\(2),
      O => \outport[11]_i_3__0_n_0\
    );
\outport[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041FFFF00410000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[12]_i_2__0_n_0\,
      I2 => \outport[12]_i_3__0_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[12]_i_4__0_n_0\,
      O => \outport[12]_i_1__0_n_0\
    );
\outport[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Flit_id[2]_i_5__0_n_0\,
      I1 => \Flit_id[2]_i_3__0_n_0\,
      I2 => \send_counter[3]_i_3__0_n_0\,
      O => \outport[12]_i_2__0_n_0\
    );
\outport[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][4]\,
      I4 => \command_queue_mem_reg_n_0_[1][4]\,
      I5 => \command_queue_mem_reg_n_0_[2][4]\,
      O => \outport[12]_i_3__0_n_0\
    );
\outport[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(12),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(12),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[12]_i_4__0_n_0\
    );
\outport[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[13]_i_2__0_n_0\,
      I2 => \outport[13]_i_3__0_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[13]_i_4__0_n_0\,
      O => \outport[13]_i_1__0_n_0\
    );
\outport[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][5]\,
      I4 => \command_queue_mem_reg_n_0_[1][5]\,
      I5 => \command_queue_mem_reg_n_0_[2][5]\,
      O => \outport[13]_i_2__0_n_0\
    );
\outport[13]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outport[12]_i_3__0_n_0\,
      I1 => \outport[12]_i_2__0_n_0\,
      O => \outport[13]_i_3__0_n_0\
    );
\outport[13]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(13),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(13),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[13]_i_4__0_n_0\
    );
\outport[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(14),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(14),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[14]_i_2__0_n_0\
    );
\outport[14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[6]_i_5__0_n_0\,
      I2 => \outport[13]_i_3__0_n_0\,
      I3 => \outport[13]_i_2__0_n_0\,
      I4 => \^out\(2),
      O => \outport[14]_i_3__0_n_0\
    );
\outport[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(15),
      I3 => send_clock10_out,
      I4 => DOADO(15),
      I5 => \^out\(1),
      O => \outport[15]_i_1__0_n_0\
    );
\outport[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(16),
      I3 => send_clock10_out,
      I4 => DOADO(16),
      I5 => \^out\(1),
      O => \outport[16]_i_1__0_n_0\
    );
\outport[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(17),
      I3 => send_clock10_out,
      I4 => DOADO(17),
      I5 => \^out\(1),
      O => \outport[17]_i_1__0_n_0\
    );
\outport[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(18),
      I3 => send_clock10_out,
      I4 => DOADO(18),
      I5 => \^out\(1),
      O => \outport[18]_i_1__0_n_0\
    );
\outport[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(19),
      I3 => send_clock10_out,
      I4 => DOADO(19),
      I5 => \^out\(1),
      O => \outport[19]_i_1__0_n_0\
    );
\outport[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(33),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[1]_i_2__0_n_0\,
      O => \outport[1]_i_1__0_n_0\
    );
\outport[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(1),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(1),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[1]_i_2__0_n_0\
    );
\outport[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(20),
      I3 => send_clock10_out,
      I4 => DOADO(20),
      I5 => \^out\(1),
      O => \outport[20]_i_1__0_n_0\
    );
\outport[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(21),
      I3 => send_clock10_out,
      I4 => DOADO(21),
      I5 => \^out\(1),
      O => \outport[21]_i_1__0_n_0\
    );
\outport[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(22),
      I3 => send_clock10_out,
      I4 => DOADO(22),
      I5 => \^out\(1),
      O => \outport[22]_i_1__0_n_0\
    );
\outport[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(23),
      I3 => send_clock10_out,
      I4 => DOADO(23),
      I5 => \^out\(1),
      O => \outport[23]_i_1__0_n_0\
    );
\outport[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(24),
      I3 => send_clock10_out,
      I4 => DOADO(24),
      I5 => \^out\(1),
      O => \outport[24]_i_1__0_n_0\
    );
\outport[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(25),
      I3 => send_clock10_out,
      I4 => DOADO(25),
      I5 => \^out\(1),
      O => \outport[25]_i_1__0_n_0\
    );
\outport[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(26),
      I3 => send_clock10_out,
      I4 => DOADO(26),
      I5 => \^out\(1),
      O => \outport[26]_i_1__0_n_0\
    );
\outport[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(27),
      I3 => send_clock10_out,
      I4 => DOADO(27),
      I5 => \^out\(1),
      O => \outport[27]_i_1__0_n_0\
    );
\outport[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(28),
      I3 => send_clock10_out,
      I4 => DOADO(28),
      I5 => \^out\(1),
      O => \outport[28]_i_1__0_n_0\
    );
\outport[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(29),
      I3 => send_clock10_out,
      I4 => DOADO(29),
      I5 => \^out\(1),
      O => \outport[29]_i_1__0_n_0\
    );
\outport[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(34),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[2]_i_2__0_n_0\,
      O => \outport[2]_i_1__0_n_0\
    );
\outport[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(2),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(2),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[2]_i_2__0_n_0\
    );
\outport[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(30),
      I3 => send_clock10_out,
      I4 => DOADO(30),
      I5 => \^out\(1),
      O => \outport[30]_i_1__0_n_0\
    );
\outport[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(31),
      I3 => send_clock10_out,
      I4 => DOADO(31),
      I5 => \^out\(1),
      O => \outport[31]_i_1__0_n_0\
    );
\outport[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^send_counter_reg[0]_0\,
      I1 => \^send_counter_reg[0]_1\,
      O => send_clock10_out
    );
\outport[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_col,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[32]_i_1__0_n_0\
    );
\outport[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_row,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[33]_i_1__0_n_0\
    );
\outport[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(35),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[3]_i_2__0_n_0\,
      O => \outport[3]_i_1__0_n_0\
    );
\outport[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(3),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(3),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[3]_i_2__0_n_0\
    );
\outport[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[40]_i_1__0_n_0\
    );
\outport[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(1),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[41]_i_1__0_n_0\
    );
\outport[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(2),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[42]_i_1__0_n_0\
    );
\outport[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(3),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[43]_i_1__0_n_0\
    );
\outport[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(4),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[44]_i_1__0_n_0\
    );
\outport[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(5),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[45]_i_1__0_n_0\
    );
\outport[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(6),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[46]_i_1__0_n_0\
    );
\outport[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(7),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[47]_i_1__0_n_0\
    );
\outport[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[48]_i_1__0_n_0\
    );
\outport[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[49]_i_1__0_n_0\
    );
\outport[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(36),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[4]_i_2__0_n_0\,
      O => \outport[4]_i_1__0_n_0\
    );
\outport[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(4),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(4),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[4]_i_2__0_n_0\
    );
\outport[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[50]_i_1__0_n_0\
    );
\outport[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[51]_i_1__0_n_0\
    );
\outport[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[52]_i_1__0_n_0\
    );
\outport[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[53]_i_1__0_n_0\
    );
\outport[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[54]_i_1__0_n_0\
    );
\outport[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[7]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[55]_i_1__0_n_0\
    );
\outport[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[56]_i_1__0_n_0\
    );
\outport[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[57]_i_1__0_n_0\
    );
\outport[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[58]_i_1__0_n_0\
    );
\outport[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[59]_i_1__0_n_0\
    );
\outport[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(37),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[5]_i_2__0_n_0\,
      O => \outport[5]_i_1__0_n_0\
    );
\outport[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(5),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(5),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[5]_i_2__0_n_0\
    );
\outport[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[60]_i_1__0_n_0\
    );
\outport[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[61]_i_1__0_n_0\
    );
\outport[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[62]_i_1__0_n_0\
    );
\outport[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[63]_i_1__0_n_0\
    );
\outport[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      O => \outport[64]_i_1__0_n_0\
    );
\outport[64]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[64]_i_2__0_n_0\
    );
\outport[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(38),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[6]_i_2__0_n_0\,
      O => \outport[6]_i_1__0_n_0\
    );
\outport[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(6),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(6),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[6]_i_2__0_n_0\
    );
\outport[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(39),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[7]_i_2__0_n_0\,
      O => \outport[7]_i_1__0_n_0\
    );
\outport[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(7),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(7),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[7]_i_2__0_n_0\
    );
\outport[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_4__0_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[8]_i_2__0_n_0\,
      O => \outport[8]_i_1__0_n_0\
    );
\outport[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(8),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(8),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[8]_i_2__0_n_0\
    );
\outport[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3__0_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[9]_i_2__0_n_0\,
      O => \outport[9]_i_1__0_n_0\
    );
\outport[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(9),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(9),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[9]_i_2__0_n_0\
    );
\outport_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[0]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(0),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[10]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(10),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport_reg[11]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(11),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[11]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[11]_i_2__0_n_0\,
      I1 => \outport[11]_i_3__0_n_0\,
      O => \outport_reg[11]_i_1__0_n_0\,
      S => \^out\(0)
    );
\outport_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[12]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(12),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[13]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(13),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport_reg[14]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(14),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[14]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[14]_i_2__0_n_0\,
      I1 => \outport[14]_i_3__0_n_0\,
      O => \outport_reg[14]_i_1__0_n_0\,
      S => \^out\(0)
    );
\outport_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[15]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(15),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[16]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(16),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[17]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(17),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[18]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(18),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[19]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(19),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[1]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(1),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[20]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(20),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[21]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(21),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[22]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(22),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[23]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(23),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[24]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(24),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[25]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(25),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[26]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(26),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[27]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(27),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[28]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(28),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[29]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(29),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[2]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(2),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[30]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(30),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[31]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(31),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[32]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(32),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[33]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(33),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[3]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(3),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[40]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(34),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[41]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(35),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[42]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(36),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[43]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(37),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[44]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(38),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[45]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(39),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[46]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(40),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[47]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(41),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[48]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(42),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[49]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(43),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[4]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(4),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[50]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(44),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[51]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(45),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[52]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(46),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[53]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(47),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[54]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(48),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[55]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(49),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[56]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(50),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[57]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(51),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[58]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(52),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[59]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(53),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[5]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(5),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[60]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(54),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[61]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(55),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[62]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(56),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[63]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(57),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[64]_i_2__0_n_0\,
      Q => \G0.mem_reg[64]\(58),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[6]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(6),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[7]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(7),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[8]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(8),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \outport[64]_i_1__0_n_0\,
      D => \outport[9]_i_1__0_n_0\,
      Q => \G0.mem_reg[64]\(9),
      R => \^global_clock_reg[0]_0\
    );
\recv_address[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \recv_address[8]_i_6__0_n_0\,
      I1 => \recv_address[8]_i_5__0_n_0\,
      I2 => \recv_address[8]_i_3__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\,
      O => \^channel_nr\(0)
    );
\recv_address[8]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(3),
      I1 => \mem_reg[64]_2\(18),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(2),
      I3 => \mem_reg[64]_2\(25),
      I4 => \mem_reg[64]_2\(15),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(0),
      O => \recv_address[8]_i_10__0_n_0\
    );
\recv_address[8]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(7),
      I1 => \mem_reg[64]_2\(30),
      I2 => \mem_reg[64]_2\(29),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(6),
      I4 => \mem_reg[64]_2\(25),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(2),
      O => \recv_address[8]_i_11__0_n_0\
    );
\recv_address[8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(3),
      I1 => \mem_reg[64]_2\(26),
      I2 => \mem_reg[64]_2\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(6),
      I4 => \mem_reg[64]_2\(24),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(1),
      O => \recv_address[8]_i_12__0_n_0\
    );
\recv_address[8]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_36__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\,
      I2 => \mem_reg[64]_2\(28),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(5),
      I4 => \mem_reg[64]_2\(20),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(5),
      O => \recv_address_reg[7]_3\
    );
\recv_address[8]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_37__0_n_0\,
      I1 => \^recv_address_reg[7]_1\(1),
      I2 => \mem_reg[64]_2\(17),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(2),
      I4 => \mem_reg[64]_2\(25),
      I5 => \recv_address[8]_i_38__0_n_0\,
      O => \recv_address_reg[7]_0\
    );
\recv_address[8]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(0),
      I1 => \mem_reg[64]_2\(15),
      I2 => \mem_reg[64]_2\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(6),
      I4 => \mem_reg[64]_2\(24),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(1),
      O => \recv_address_reg[7]_4\
    );
\recv_address[8]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(6),
      I1 => \mem_reg[64]_2\(21),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(4),
      I3 => \mem_reg[64]_2\(19),
      I4 => \mem_reg[64]_2\(30),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(7),
      O => \recv_address[8]_i_19__0_n_0\
    );
\recv_address[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => write_R(0),
      O => \recv_address[8]_i_1__0_n_0\
    );
\recv_address[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \recv_address[8]_i_3__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\,
      I2 => \recv_address[8]_i_5__0_n_0\,
      I3 => \recv_address[8]_i_6__0_n_0\,
      O => \^recv_address_reg[8]_0\
    );
\recv_address[8]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(1),
      I1 => \mem_reg[64]_2\(24),
      I2 => \mem_reg[64]_2\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(6),
      I4 => \^q\(2),
      I5 => \mem_reg[64]_2\(27),
      O => \recv_address[8]_i_20__0_n_0\
    );
\recv_address[8]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(4),
      I1 => \mem_reg[64]_2\(19),
      I2 => \mem_reg[64]_2\(29),
      I3 => \^q\(3),
      I4 => \mem_reg[64]_2\(15),
      I5 => \^recv_address_reg[8]_2\(0),
      O => \recv_address[8]_i_21__0_n_0\
    );
\recv_address[8]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(2),
      I1 => \mem_reg[64]_2\(25),
      I2 => \mem_reg[64]_2\(16),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(1),
      I4 => \mem_reg[64]_2\(22),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0__0\(7),
      O => \recv_address[8]_i_24__0_n_0\
    );
\recv_address[8]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_42__0_n_0\,
      I1 => \mem_reg[64]_2\(15),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(0),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(3),
      I4 => \mem_reg[64]_2\(26),
      I5 => \recv_address[8]_i_43__0_n_0\,
      O => \recv_address[8]_i_25__0_n_0\
    );
\recv_address[8]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(1),
      I1 => \mem_reg[64]_2\(16),
      I2 => \mem_reg[64]_2\(24),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(7),
      I5 => \mem_reg[64]_2\(30),
      O => \recv_address[8]_i_26__0_n_0\
    );
\recv_address[8]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_44__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\,
      I2 => \mem_reg[64]_2\(20),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(5),
      I4 => \mem_reg[64]_2\(21),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(6),
      O => \recv_address[8]_i_27__0_n_0\
    );
\recv_address[8]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(2),
      I1 => \mem_reg[64]_2\(25),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(1),
      I3 => \mem_reg[64]_2\(24),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(3),
      I5 => \mem_reg[64]_2\(26),
      O => \recv_address[8]_i_28__0_n_0\
    );
\recv_address[8]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(4),
      I1 => \mem_reg[64]_2\(27),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(4),
      I3 => \mem_reg[64]_2\(19),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(0),
      I5 => \mem_reg[64]_2\(23),
      O => \recv_address[8]_i_29__0_n_0\
    );
\recv_address[8]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(7),
      I1 => \mem_reg[64]_2\(22),
      I2 => \mem_reg[64]_2\(18),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(3),
      I4 => \mem_reg[64]_2\(29),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(6),
      O => \recv_address[8]_i_30__0_n_0\
    );
\recv_address[8]_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \mem_reg[64]_2\(16),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(1),
      I2 => \mem_reg[64]_2\(23),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(0),
      I4 => \recv_address[8]_i_45__0_n_0\,
      O => \recv_address_reg[8]_3\
    );
\recv_address[8]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(4),
      I1 => \mem_reg[64]_2\(27),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(1),
      I3 => \mem_reg[64]_2\(16),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(0),
      I5 => \mem_reg[64]_2\(23),
      O => \recv_address[8]_i_33__0_n_0\
    );
\recv_address[8]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(3),
      I1 => \mem_reg[64]_2\(26),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(5),
      I3 => \mem_reg[64]_2\(28),
      I4 => \^recv_address_reg[7]_1\(2),
      I5 => \mem_reg[64]_2\(18),
      O => \recv_address[8]_i_36__0_n_0\
    );
\recv_address[8]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^recv_address_reg[7]_2\(3),
      I1 => \mem_reg[64]_2\(30),
      I2 => \^recv_address_reg[7]_2\(0),
      I3 => \mem_reg[64]_2\(23),
      O => \recv_address[8]_i_37__0_n_0\
    );
\recv_address[8]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0__0\(4),
      I1 => \mem_reg[64]_2\(19),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0__0\(2),
      I3 => \mem_reg[64]_2\(25),
      I4 => \mem_reg[64]_2\(27),
      I5 => \^recv_address_reg[7]_2\(1),
      O => \recv_address[8]_i_38__0_n_0\
    );
\recv_address[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_reg[42]\,
      I1 => \mem_reg[53]\,
      I2 => \recv_address[8]_i_9__0_n_0\,
      I3 => \recv_address[8]_i_10__0_n_0\,
      I4 => \recv_address[8]_i_11__0_n_0\,
      I5 => \recv_address[8]_i_12__0_n_0\,
      O => \recv_address[8]_i_3__0_n_0\
    );
\recv_address[8]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0__0\(5),
      I1 => \mem_reg[64]_2\(28),
      I2 => \mem_reg[64]_2\(17),
      I3 => \^recv_address_reg[8]_2\(1),
      I4 => \mem_reg[64]_2\(23),
      I5 => \^q\(0),
      O => \recv_address_reg[8]_1\
    );
\recv_address[8]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(7),
      I1 => \mem_reg[64]_2\(30),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(5),
      I3 => \mem_reg[64]_2\(28),
      O => \recv_address[8]_i_42__0_n_0\
    );
\recv_address[8]_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(5),
      I1 => \mem_reg[64]_2\(28),
      I2 => \mem_reg[64]_2\(23),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(0),
      I4 => \recv_address[8]_i_46_n_0\,
      O => \recv_address[8]_i_43__0_n_0\
    );
\recv_address[8]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(5),
      I1 => \mem_reg[64]_2\(20),
      I2 => \mem_reg[64]_2\(17),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(2),
      I4 => \mem_reg[64]_2\(27),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0__0\(4),
      O => \recv_address[8]_i_44__0_n_0\
    );
\recv_address[8]_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^recv_address_reg[8]_4\(0),
      I1 => \mem_reg[64]_2\(17),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(3),
      I3 => \mem_reg[64]_2\(18),
      O => \recv_address[8]_i_45__0_n_0\
    );
\recv_address[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(0),
      I1 => \mem_reg[64]_2\(15),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0__0\(1),
      I3 => \mem_reg[64]_2\(16),
      O => \recv_address[8]_i_46_n_0\
    );
\recv_address[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \recv_address[8]_i_19__0_n_0\,
      I1 => \recv_address[8]_i_20__0_n_0\,
      I2 => \recv_address[8]_i_21__0_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0\,
      I5 => \recv_address[8]_i_24__0_n_0\,
      O => \recv_address[8]_i_5__0_n_0\
    );
\recv_address[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \recv_address[8]_i_25__0_n_0\,
      I1 => \recv_address[8]_i_26__0_n_0\,
      I2 => \recv_address[8]_i_27__0_n_0\,
      I3 => \recv_address[8]_i_28__0_n_0\,
      I4 => \recv_address[8]_i_29__0_n_0\,
      I5 => \recv_address[8]_i_30__0_n_0\,
      O => \recv_address[8]_i_6__0_n_0\
    );
\recv_address[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_33__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0__0\(6),
      I3 => \mem_reg[64]_2\(29),
      I4 => \mem_reg[64]_2\(22),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0__0\(7),
      O => \recv_address[8]_i_9__0_n_0\
    );
\recv_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(31),
      Q => RAM_reg_0(0)
    );
\recv_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(32),
      Q => RAM_reg_0(1)
    );
\recv_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(33),
      Q => RAM_reg_0(2)
    );
\recv_address_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(34),
      Q => RAM_reg_0(3)
    );
\recv_address_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(35),
      Q => RAM_reg_0(4)
    );
\recv_address_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(36),
      Q => RAM_reg_0(5)
    );
\recv_address_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(37),
      Q => RAM_reg_0(6)
    );
\recv_address_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \^channel_nr\(0),
      Q => RAM_reg_0(7)
    );
\recv_address_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_address[8]_i_1__0_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \^recv_address_reg[8]_0\,
      Q => RAM_reg_0(8)
    );
\recv_buffer_write_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      O => \recv_buffer_write_i_1__0_n_0\
    );
recv_buffer_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \recv_buffer_write_i_1__0_n_0\,
      Q => WEA(0)
    );
\recv_counter[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[0]__0__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][0]_i_1__0_n_0\
    );
\recv_counter[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[0]__0__0\(0),
      I2 => \recv_counter_reg[0]__0__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][1]_i_1__0_n_0\
    );
\recv_counter[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(2),
      I1 => \recv_counter_reg[0]__0__0\(1),
      I2 => \recv_counter_reg[0]__0__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[0][2]_i_1__0_n_0\
    );
\recv_counter[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(3),
      I1 => \recv_counter_reg[0]__0__0\(2),
      I2 => \recv_counter_reg[0]__0__0\(0),
      I3 => \recv_counter_reg[0]__0__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[0][3]_i_1__0_n_0\
    );
\recv_counter[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(4),
      I1 => \recv_counter_reg[0]__0__0\(3),
      I2 => \recv_counter[0][6]_i_4__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[0][4]_i_1__0_n_0\
    );
\recv_counter[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(5),
      I1 => \recv_counter_reg[0]__0__0\(3),
      I2 => \recv_counter_reg[0]__0__0\(4),
      I3 => \recv_counter[0][6]_i_4__0_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[0][5]_i_1__0_n_0\
    );
\recv_counter[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010F010101010"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__0_n_0\,
      I2 => S_AXI_2_ARESETN,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter[3][6]_i_4__0_n_0\,
      O => \recv_counter[0][6]_i_1__0_n_0\
    );
\recv_counter[0][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(6),
      I1 => \recv_counter[0][6]_i_3__0_n_0\,
      I2 => \recv_counter[0][6]_i_4__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[0][6]_i_2__0_n_0\
    );
\recv_counter[0][6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(5),
      I1 => \recv_counter_reg[0]__0__0\(4),
      I2 => \recv_counter_reg[0]__0__0\(3),
      O => \recv_counter[0][6]_i_3__0_n_0\
    );
\recv_counter[0][6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[0]__0__0\(1),
      I1 => \recv_counter_reg[0]__0__0\(0),
      I2 => \recv_counter_reg[0]__0__0\(2),
      O => \recv_counter[0][6]_i_4__0_n_0\
    );
\recv_counter[1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[1]__0__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][0]_i_1__0_n_0\
    );
\recv_counter[1][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[1]__0__0\(0),
      I2 => \recv_counter_reg[1]__0__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][1]_i_1__0_n_0\
    );
\recv_counter[1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(2),
      I1 => \recv_counter_reg[1]__0__0\(1),
      I2 => \recv_counter_reg[1]__0__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[1][2]_i_1__0_n_0\
    );
\recv_counter[1][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(3),
      I1 => \recv_counter_reg[1]__0__0\(2),
      I2 => \recv_counter_reg[1]__0__0\(0),
      I3 => \recv_counter_reg[1]__0__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[1][3]_i_1__0_n_0\
    );
\recv_counter[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(4),
      I1 => \recv_counter_reg[1]__0__0\(3),
      I2 => \recv_counter[1][6]_i_5__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[1][4]_i_1__0_n_0\
    );
\recv_counter[1][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(5),
      I1 => \recv_counter_reg[1]__0__0\(3),
      I2 => \recv_counter_reg[1]__0__0\(4),
      I3 => \recv_counter[1][6]_i_5__0_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[1][5]_i_1__0_n_0\
    );
\recv_counter[1][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020F02020202020"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__0_n_0\,
      I2 => S_AXI_2_ARESETN,
      I3 => \recv_counter[3][6]_i_4__0_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[1][6]_i_1__0_n_0\
    );
\recv_counter[1][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(6),
      I1 => \recv_counter[1][6]_i_4__0_n_0\,
      I2 => \recv_counter[1][6]_i_5__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[1][6]_i_2__0_n_0\
    );
\recv_counter[1][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^recv_address_reg[8]_0\,
      I1 => \mem_reg[64]_2\(39),
      I2 => \mem_reg[64]_2\(38),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => write_R(0),
      O => \recv_counter[1][6]_i_3__0_n_0\
    );
\recv_counter[1][6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(5),
      I1 => \recv_counter_reg[1]__0__0\(4),
      I2 => \recv_counter_reg[1]__0__0\(3),
      O => \recv_counter[1][6]_i_4__0_n_0\
    );
\recv_counter[1][6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[1]__0__0\(1),
      I1 => \recv_counter_reg[1]__0__0\(0),
      I2 => \recv_counter_reg[1]__0__0\(2),
      O => \recv_counter[1][6]_i_5__0_n_0\
    );
\recv_counter[2][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[2]__0__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][0]_i_1__0_n_0\
    );
\recv_counter[2][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[2]__0__0\(0),
      I2 => \recv_counter_reg[2]__0__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][1]_i_1__0_n_0\
    );
\recv_counter[2][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(2),
      I1 => \recv_counter_reg[2]__0__0\(1),
      I2 => \recv_counter_reg[2]__0__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[2][2]_i_1__0_n_0\
    );
\recv_counter[2][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(3),
      I1 => \recv_counter_reg[2]__0__0\(2),
      I2 => \recv_counter_reg[2]__0__0\(0),
      I3 => \recv_counter_reg[2]__0__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[2][3]_i_1__0_n_0\
    );
\recv_counter[2][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(4),
      I1 => \recv_counter_reg[2]__0__0\(3),
      I2 => \recv_counter[2][6]_i_5__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[2][4]_i_1__0_n_0\
    );
\recv_counter[2][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(5),
      I1 => \recv_counter_reg[2]__0__0\(4),
      I2 => \recv_counter[2][6]_i_5__0_n_0\,
      I3 => \recv_counter_reg[2]__0__0\(3),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[2][5]_i_1__0_n_0\
    );
\recv_counter[2][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F01010"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_2_ARESETN,
      I3 => \recv_counter[2][6]_i_3__0_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][6]_i_1__0_n_0\
    );
\recv_counter[2][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(6),
      I1 => \recv_counter[2][6]_i_4__0_n_0\,
      I2 => \recv_counter[2][6]_i_5__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[2][6]_i_2__0_n_0\
    );
\recv_counter[2][6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => write_R(0),
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^channel_status_reg[1][1]_0\,
      O => \recv_counter[2][6]_i_3__0_n_0\
    );
\recv_counter[2][6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(4),
      I1 => \recv_counter_reg[2]__0__0\(5),
      I2 => \recv_counter_reg[2]__0__0\(3),
      O => \recv_counter[2][6]_i_4__0_n_0\
    );
\recv_counter[2][6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[2]__0__0\(1),
      I1 => \recv_counter_reg[2]__0__0\(0),
      I2 => \recv_counter_reg[2]__0__0\(2),
      O => \recv_counter[2][6]_i_5__0_n_0\
    );
\recv_counter[3][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[3]__0__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][0]_i_1__0_n_0\
    );
\recv_counter[3][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[3]__0__0\(0),
      I2 => \recv_counter_reg[3]__0__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][1]_i_1__0_n_0\
    );
\recv_counter[3][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(2),
      I1 => \recv_counter_reg[3]__0__0\(1),
      I2 => \recv_counter_reg[3]__0__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[3][2]_i_1__0_n_0\
    );
\recv_counter[3][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(3),
      I1 => \recv_counter_reg[3]__0__0\(2),
      I2 => \recv_counter_reg[3]__0__0\(0),
      I3 => \recv_counter_reg[3]__0__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[3][3]_i_1__0_n_0\
    );
\recv_counter[3][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(4),
      I1 => \recv_counter_reg[3]__0__0\(3),
      I2 => \recv_counter[3][5]_i_2__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[3][4]_i_1__0_n_0\
    );
\recv_counter[3][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(5),
      I1 => \recv_counter_reg[3]__0__0\(3),
      I2 => \recv_counter_reg[3]__0__0\(4),
      I3 => \recv_counter[3][5]_i_2__0_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[3][5]_i_1__0_n_0\
    );
\recv_counter[3][5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(1),
      I1 => \recv_counter_reg[3]__0__0\(0),
      I2 => \recv_counter_reg[3]__0__0\(2),
      O => \recv_counter[3][5]_i_2__0_n_0\
    );
\recv_counter[3][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020202020202020"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_2_ARESETN,
      I3 => \recv_counter[3][6]_i_4__0_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[3][6]_i_1__0_n_0\
    );
\recv_counter[3][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(6),
      I1 => \recv_counter_reg[3]__0__0\(5),
      I2 => \recv_counter[3][6]_i_5__0_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[3][6]_i_2__0_n_0\
    );
\recv_counter[3][6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_R(0),
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][6]_i_4__0_n_0\
    );
\recv_counter[3][6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \recv_counter_reg[3]__0__0\(2),
      I1 => \recv_counter_reg[3]__0__0\(0),
      I2 => \recv_counter_reg[3]__0__0\(1),
      I3 => \recv_counter_reg[3]__0__0\(4),
      I4 => \recv_counter_reg[3]__0__0\(3),
      O => \recv_counter[3][6]_i_5__0_n_0\
    );
\recv_counter_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][0]_i_1__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(0),
      R => '0'
    );
\recv_counter_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][1]_i_1__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(1),
      R => '0'
    );
\recv_counter_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][2]_i_1__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(2),
      R => '0'
    );
\recv_counter_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][3]_i_1__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(3),
      R => '0'
    );
\recv_counter_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][4]_i_1__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(4),
      R => '0'
    );
\recv_counter_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][5]_i_1__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(5),
      R => '0'
    );
\recv_counter_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[0][6]_i_1__0_n_0\,
      D => \recv_counter[0][6]_i_2__0_n_0\,
      Q => \recv_counter_reg[0]__0__0\(6),
      R => '0'
    );
\recv_counter_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][0]_i_1__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(0),
      R => '0'
    );
\recv_counter_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][1]_i_1__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(1),
      R => '0'
    );
\recv_counter_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][2]_i_1__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(2),
      R => '0'
    );
\recv_counter_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][3]_i_1__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(3),
      R => '0'
    );
\recv_counter_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][4]_i_1__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(4),
      R => '0'
    );
\recv_counter_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][5]_i_1__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(5),
      R => '0'
    );
\recv_counter_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[1][6]_i_1__0_n_0\,
      D => \recv_counter[1][6]_i_2__0_n_0\,
      Q => \recv_counter_reg[1]__0__0\(6),
      R => '0'
    );
\recv_counter_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][0]_i_1__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(0),
      R => '0'
    );
\recv_counter_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][1]_i_1__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(1),
      R => '0'
    );
\recv_counter_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][2]_i_1__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(2),
      R => '0'
    );
\recv_counter_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][3]_i_1__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(3),
      R => '0'
    );
\recv_counter_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][4]_i_1__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(4),
      R => '0'
    );
\recv_counter_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][5]_i_1__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(5),
      R => '0'
    );
\recv_counter_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[2][6]_i_1__0_n_0\,
      D => \recv_counter[2][6]_i_2__0_n_0\,
      Q => \recv_counter_reg[2]__0__0\(6),
      R => '0'
    );
\recv_counter_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][0]_i_1__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(0),
      R => '0'
    );
\recv_counter_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][1]_i_1__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(1),
      R => '0'
    );
\recv_counter_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][2]_i_1__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(2),
      R => '0'
    );
\recv_counter_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][3]_i_1__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(3),
      R => '0'
    );
\recv_counter_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][4]_i_1__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(4),
      R => '0'
    );
\recv_counter_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][5]_i_1__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(5),
      R => '0'
    );
\recv_counter_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \recv_counter[3][6]_i_1__0_n_0\,
      D => \recv_counter[3][6]_i_2__0_n_0\,
      Q => \recv_counter_reg[3]__0__0\(6),
      R => '0'
    );
\recv_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_0\,
      Q => \^channel_status_reg[1][1]_0\
    );
\recv_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]\,
      Q => \^recv_buffer_write_reg_0\
    );
\rni_readdata_delayed[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(0),
      I1 => \msg_length_reg_reg[6]__0__0\(0),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(0),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(0),
      O => \rni_readdata_delayed[0]_i_10__0_n_0\
    );
\rni_readdata_delayed[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(0),
      I1 => \msg_length_reg_reg[2]__0__0\(0),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(0),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(0),
      O => \rni_readdata_delayed[0]_i_11__0_n_0\
    );
\rni_readdata_delayed[0]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[5]__0__0\(1),
      I1 => \channel_status_reg[5]__0__0\(0),
      I2 => \^ram_reg\(0),
      I3 => \channel_status_reg[4]__0__0\(1),
      I4 => \channel_status_reg[4]__0__0\(0),
      O => \rni_readdata_delayed[0]_i_12__0_n_0\
    );
\rni_readdata_delayed[0]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[7]__0__0\(1),
      I1 => \channel_status_reg[7]__0__0\(0),
      I2 => \^ram_reg\(0),
      I3 => \channel_status_reg[6]__0__0\(1),
      I4 => \channel_status_reg[6]__0__0\(0),
      O => \rni_readdata_delayed[0]_i_13__0_n_0\
    );
\rni_readdata_delayed[0]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[1]__0__0\(1),
      I1 => \channel_status_reg[1]__0__0\(0),
      I2 => \^ram_reg\(0),
      I3 => \channel_status_reg[0]__0__0\(1),
      I4 => \channel_status_reg[0]__0__0\(0),
      O => \rni_readdata_delayed[0]_i_14__0_n_0\
    );
\rni_readdata_delayed[0]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \channel_status_reg[3]__0__0\(1),
      I1 => \channel_status_reg[3]__0__0\(0),
      I2 => \^ram_reg\(0),
      I3 => \channel_status_reg[2]__0__0\(1),
      I4 => \channel_status_reg[2]__0__0\(0),
      O => \rni_readdata_delayed[0]_i_15__0_n_0\
    );
\rni_readdata_delayed[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[0]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(0)
    );
\rni_readdata_delayed[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B800B833B833"
    )
        port map (
      I0 => clock_tick_reg(0),
      I1 => slave_address(1),
      I2 => \rni_readdata_delayed[0]_i_5__0_n_0\,
      I3 => axi_awready_reg_0,
      I4 => \^out\(1),
      I5 => \rni_readdata_delayed[0]_i_7_n_0\,
      O => \rni_readdata_delayed[0]_i_3__0_n_0\
    );
\rni_readdata_delayed[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[0]_i_8__0_n_0\,
      I1 => \rni_readdata_delayed_reg[0]_i_9__0_n_0\,
      I2 => \^ram_reg\(2),
      I3 => \rni_readdata_delayed[0]_i_10__0_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I5 => \rni_readdata_delayed[0]_i_11__0_n_0\,
      O => \rni_readdata_delayed[0]_i_4__0_n_0\
    );
\rni_readdata_delayed[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^synchronize_flag\,
      I1 => \^ram_reg\(0),
      I2 => \interrupt_reg_reg_n_0_[0]\,
      O => \rni_readdata_delayed[0]_i_5__0_n_0\
    );
\rni_readdata_delayed[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      O => \rni_readdata_delayed[0]_i_7_n_0\
    );
\rni_readdata_delayed[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[10]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(10)
    );
\rni_readdata_delayed[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[10]_i_2__0_n_0\
    );
\rni_readdata_delayed[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[11]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(11)
    );
\rni_readdata_delayed[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[11]_i_2__0_n_0\
    );
\rni_readdata_delayed[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[12]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(12)
    );
\rni_readdata_delayed[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[12]_i_2__0_n_0\
    );
\rni_readdata_delayed[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[13]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(13)
    );
\rni_readdata_delayed[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[13]_i_2__0_n_0\
    );
\rni_readdata_delayed[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[14]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(14)
    );
\rni_readdata_delayed[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[14]_i_2__0_n_0\
    );
\rni_readdata_delayed[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[15]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(15)
    );
\rni_readdata_delayed[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[15]_i_2__0_n_0\
    );
\rni_readdata_delayed[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[16]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(16)
    );
\rni_readdata_delayed[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[16]_i_2__0_n_0\
    );
\rni_readdata_delayed[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[17]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(17)
    );
\rni_readdata_delayed[17]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[17]_i_2__0_n_0\
    );
\rni_readdata_delayed[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[18]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(18)
    );
\rni_readdata_delayed[18]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[18]_i_2__0_n_0\
    );
\rni_readdata_delayed[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[19]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(19)
    );
\rni_readdata_delayed[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[19]_i_2__0_n_0\
    );
\rni_readdata_delayed[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[1]_i_2_n_0\,
      I1 => axi_awready_reg,
      O => D(1)
    );
\rni_readdata_delayed[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFCFC"
    )
        port map (
      I0 => S_AXI_2_ARADDR(7),
      I1 => S_AXI_2_AWADDR(7),
      I2 => S_AXI_2_AWADDR(5),
      I3 => S_AXI_2_ARADDR(5),
      I4 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I5 => \^ram_reg\(2),
      O => \^rni_readdata_delayed_reg[0]\
    );
\rni_readdata_delayed[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F800F8"
    )
        port map (
      I0 => \interrupt_reg_reg_n_0_[1]\,
      I1 => slave_address(0),
      I2 => slave_address(1),
      I3 => \^ram_reg\(0),
      I4 => clock_tick_reg(1),
      O => \rni_readdata_delayed[1]_i_4__0_n_0\
    );
\rni_readdata_delayed[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => \rni_readdata_delayed[1]_i_6_n_0\,
      I1 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I2 => \rni_readdata_delayed[1]_i_7_n_0\,
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_ARADDR(6),
      I5 => S_AXI_2_AWADDR(6),
      O => \rni_readdata_delayed[1]_i_5__0_n_0\
    );
\rni_readdata_delayed[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(1),
      I1 => \msg_length_reg_reg[2]__0__0\(1),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(1),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(1),
      O => \rni_readdata_delayed[1]_i_6_n_0\
    );
\rni_readdata_delayed[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(1),
      I1 => \msg_length_reg_reg[6]__0__0\(1),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(1),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(1),
      O => \rni_readdata_delayed[1]_i_7_n_0\
    );
\rni_readdata_delayed[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[20]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(20)
    );
\rni_readdata_delayed[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[20]_i_2__0_n_0\
    );
\rni_readdata_delayed[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[21]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(21)
    );
\rni_readdata_delayed[21]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[21]_i_2__0_n_0\
    );
\rni_readdata_delayed[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[22]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(22)
    );
\rni_readdata_delayed[22]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[22]_i_2__0_n_0\
    );
\rni_readdata_delayed[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[23]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(23)
    );
\rni_readdata_delayed[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[23]_i_2__0_n_0\
    );
\rni_readdata_delayed[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[24]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(24)
    );
\rni_readdata_delayed[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[24]_i_2__0_n_0\
    );
\rni_readdata_delayed[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[25]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(25)
    );
\rni_readdata_delayed[25]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[25]_i_2__0_n_0\
    );
\rni_readdata_delayed[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[26]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(26)
    );
\rni_readdata_delayed[26]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[26]_i_2__0_n_0\
    );
\rni_readdata_delayed[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[27]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(27)
    );
\rni_readdata_delayed[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[27]_i_2__0_n_0\
    );
\rni_readdata_delayed[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[28]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(28)
    );
\rni_readdata_delayed[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[28]_i_2__0_n_0\
    );
\rni_readdata_delayed[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[29]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(29)
    );
\rni_readdata_delayed[29]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[29]_i_2__0_n_0\
    );
\rni_readdata_delayed[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[2]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(2)
    );
\rni_readdata_delayed[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_2,
      I1 => \rni_readdata_delayed[2]_i_3__0_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I3 => \rni_readdata_delayed[2]_i_4__0_n_0\,
      I4 => \rni_readdata_delayed[2]_i_5__0_n_0\,
      O => \rni_readdata_delayed[2]_i_2__0_n_0\
    );
\rni_readdata_delayed[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(2),
      I1 => \msg_length_reg_reg[6]__0__0\(2),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(2),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(2),
      O => \rni_readdata_delayed[2]_i_3__0_n_0\
    );
\rni_readdata_delayed[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(2),
      I1 => \msg_length_reg_reg[2]__0__0\(2),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(2),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(2),
      O => \rni_readdata_delayed[2]_i_4__0_n_0\
    );
\rni_readdata_delayed[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => slave_address(0),
      I1 => \interrupt_reg_reg_n_0_[2]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => slave_address(1),
      I4 => \^ram_reg\(0),
      I5 => clock_tick_reg(2),
      O => \rni_readdata_delayed[2]_i_5__0_n_0\
    );
\rni_readdata_delayed[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[30]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(30)
    );
\rni_readdata_delayed[30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[30]_i_2__0_n_0\
    );
\rni_readdata_delayed[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(31)
    );
\rni_readdata_delayed[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[31]_i_2__0_n_0\
    );
\rni_readdata_delayed[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[3]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(3)
    );
\rni_readdata_delayed[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_2,
      I1 => \rni_readdata_delayed[3]_i_3__0_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I3 => \rni_readdata_delayed[3]_i_4__0_n_0\,
      I4 => \rni_readdata_delayed[3]_i_5__0_n_0\,
      O => \rni_readdata_delayed[3]_i_2__0_n_0\
    );
\rni_readdata_delayed[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(3),
      I1 => \msg_length_reg_reg[6]__0__0\(3),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(3),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(3),
      O => \rni_readdata_delayed[3]_i_3__0_n_0\
    );
\rni_readdata_delayed[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(3),
      I1 => \msg_length_reg_reg[2]__0__0\(3),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(3),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(3),
      O => \rni_readdata_delayed[3]_i_4__0_n_0\
    );
\rni_readdata_delayed[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => slave_address(0),
      I1 => \interrupt_reg_reg_n_0_[3]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => slave_address(1),
      I4 => \^ram_reg\(0),
      I5 => clock_tick_reg(3),
      O => \rni_readdata_delayed[3]_i_5__0_n_0\
    );
\rni_readdata_delayed[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[4]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(4)
    );
\rni_readdata_delayed[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => clock_tick_reg(4),
      I2 => axi_awready_reg_2,
      I3 => \rni_readdata_delayed[4]_i_3__0_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I5 => \rni_readdata_delayed[4]_i_4__0_n_0\,
      O => \rni_readdata_delayed[4]_i_2__0_n_0\
    );
\rni_readdata_delayed[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(4),
      I1 => \msg_length_reg_reg[6]__0__0\(4),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(4),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(4),
      O => \rni_readdata_delayed[4]_i_3__0_n_0\
    );
\rni_readdata_delayed[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(4),
      I1 => \msg_length_reg_reg[2]__0__0\(4),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(4),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(4),
      O => \rni_readdata_delayed[4]_i_4__0_n_0\
    );
\rni_readdata_delayed[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[5]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(5)
    );
\rni_readdata_delayed[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => clock_tick_reg(5),
      I2 => axi_awready_reg_2,
      I3 => \rni_readdata_delayed[5]_i_3__0_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I5 => \rni_readdata_delayed[5]_i_4__0_n_0\,
      O => \rni_readdata_delayed[5]_i_2__0_n_0\
    );
\rni_readdata_delayed[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(5),
      I1 => \msg_length_reg_reg[2]__0__0\(5),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(5),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(5),
      O => \rni_readdata_delayed[5]_i_3__0_n_0\
    );
\rni_readdata_delayed[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(5),
      I1 => \msg_length_reg_reg[6]__0__0\(5),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(5),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(5),
      O => \rni_readdata_delayed[5]_i_4__0_n_0\
    );
\rni_readdata_delayed[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[6]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(6)
    );
\rni_readdata_delayed[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => clock_tick_reg(6),
      I2 => axi_awready_reg_2,
      I3 => \rni_readdata_delayed[6]_i_4__0_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__0_n_0\,
      I5 => \rni_readdata_delayed[6]_i_6__0_n_0\,
      O => \rni_readdata_delayed[6]_i_2__0_n_0\
    );
\rni_readdata_delayed[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0__0\(6),
      I1 => \msg_length_reg_reg[6]__0__0\(6),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[5]__0__0\(6),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[4]__0__0\(6),
      O => \rni_readdata_delayed[6]_i_4__0_n_0\
    );
\rni_readdata_delayed[6]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_2_ARADDR(2),
      I2 => S_AXI_2_AWADDR(2),
      I3 => \rni_readdata_delayed[6]_i_7__0_n_0\,
      O => \rni_readdata_delayed[6]_i_5__0_n_0\
    );
\rni_readdata_delayed[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0__0\(6),
      I1 => \msg_length_reg_reg[2]__0__0\(6),
      I2 => slave_address(0),
      I3 => \msg_length_reg_reg[1]__0__0\(6),
      I4 => \^ram_reg\(0),
      I5 => \msg_length_reg_reg[0]__0__0\(6),
      O => \rni_readdata_delayed[6]_i_6__0_n_0\
    );
\rni_readdata_delayed[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => slave_address(0),
      I3 => toggle_address_cpu_side(1),
      I4 => \^ram_reg\(0),
      I5 => toggle_address_cpu_side(0),
      O => \rni_readdata_delayed[6]_i_7__0_n_0\
    );
\rni_readdata_delayed[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[7]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(7)
    );
\rni_readdata_delayed[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[7]_i_2__0_n_0\
    );
\rni_readdata_delayed[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[8]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(8)
    );
\rni_readdata_delayed[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[8]_i_2__0_n_0\
    );
\rni_readdata_delayed[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[9]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(9)
    );
\rni_readdata_delayed[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      I1 => axi_awready_reg_1,
      O => \rni_readdata_delayed[9]_i_2__0_n_0\
    );
\rni_readdata_delayed_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_3__0_n_0\,
      I1 => \rni_readdata_delayed[0]_i_4__0_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_2__0_n_0\,
      S => \^rni_readdata_delayed_reg[0]\
    );
\rni_readdata_delayed_reg[0]_i_8__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_12__0_n_0\,
      I1 => \rni_readdata_delayed[0]_i_13__0_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_8__0_n_0\,
      S => slave_address(0)
    );
\rni_readdata_delayed_reg[0]_i_9__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_14__0_n_0\,
      I1 => \rni_readdata_delayed[0]_i_15__0_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_9__0_n_0\,
      S => slave_address(0)
    );
\rni_readdata_delayed_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[1]_i_4__0_n_0\,
      I1 => \rni_readdata_delayed[1]_i_5__0_n_0\,
      O => \rni_readdata_delayed_reg[1]_i_2_n_0\,
      S => \^rni_readdata_delayed_reg[0]\
    );
send_clock_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state_reg[2]_0\,
      Q => \^send_counter_reg[0]_0\,
      R => \^global_clock_reg[0]_0\
    );
\send_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \Flit_id[2]_i_4__0_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^out\(2),
      O => \send_counter[0]_i_1__0_n_0\
    );
\send_counter[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \Flit_id[2]_i_3__0_n_0\,
      I1 => \Flit_id[2]_i_4__0_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(1),
      I4 => \^send_buffer_address\(0),
      I5 => \^out\(2),
      O => \send_counter[1]_i_1__0_n_0\
    );
\send_counter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[2]_i_2__0_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(2),
      I3 => \^send_buffer_address\(0),
      I4 => \^send_buffer_address\(1),
      I5 => \^out\(2),
      O => \send_counter[2]_i_1__0_n_0\
    );
\send_counter[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id[2]_i_3__0_n_0\,
      I1 => \Flit_id[2]_i_4__0_n_0\,
      I2 => \Flit_id[2]_i_5__0_n_0\,
      O => \send_counter[2]_i_2__0_n_0\
    );
\send_counter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \send_counter[3]_i_2__0_n_0\,
      I1 => \send_counter[3]_i_3__0_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(3),
      I4 => \send_counter[3]_i_4__0_n_0\,
      I5 => \^out\(2),
      O => \send_counter[3]_i_1__0_n_0\
    );
\send_counter[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Flit_id[2]_i_5__0_n_0\,
      I1 => \Flit_id[2]_i_4__0_n_0\,
      I2 => \Flit_id[2]_i_3__0_n_0\,
      O => \send_counter[3]_i_2__0_n_0\
    );
\send_counter[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][3]\,
      I4 => \command_queue_mem_reg_n_0_[1][3]\,
      I5 => \command_queue_mem_reg_n_0_[2][3]\,
      O => \send_counter[3]_i_3__0_n_0\
    );
\send_counter[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(2),
      O => \send_counter[3]_i_4__0_n_0\
    );
\send_counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[4]_i_2__0_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(4),
      I3 => \send_counter[4]_i_3__0_n_0\,
      I4 => \^out\(2),
      O => \send_counter[4]_i_1__0_n_0\
    );
\send_counter[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \outport[12]_i_3__0_n_0\,
      I1 => \Flit_id[2]_i_5__0_n_0\,
      I2 => \Flit_id[2]_i_4__0_n_0\,
      I3 => \Flit_id[2]_i_3__0_n_0\,
      I4 => \send_counter[3]_i_3__0_n_0\,
      O => \send_counter[4]_i_2__0_n_0\
    );
\send_counter[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^send_buffer_address\(2),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(1),
      I3 => \^send_buffer_address\(3),
      O => \send_counter[4]_i_3__0_n_0\
    );
\send_counter[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[5]_i_2__0_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(5),
      I3 => \send_counter[6]_i_4__0_n_0\,
      I4 => \^out\(2),
      O => \send_counter[5]_i_1__0_n_0\
    );
\send_counter[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \outport[13]_i_2__0_n_0\,
      I1 => \outport[12]_i_3__0_n_0\,
      I2 => \send_counter[3]_i_3__0_n_0\,
      I3 => \Flit_id[2]_i_3__0_n_0\,
      I4 => \Flit_id[2]_i_4__0_n_0\,
      I5 => \Flit_id[2]_i_5__0_n_0\,
      O => \send_counter[5]_i_2__0_n_0\
    );
\send_counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111011101110"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      I4 => \^send_counter_reg[0]_0\,
      I5 => \^send_counter_reg[0]_1\,
      O => \send_counter[6]_i_1__0_n_0\
    );
\send_counter[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[6]_i_3__0_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(6),
      I3 => \send_counter[6]_i_4__0_n_0\,
      I4 => \^send_buffer_address\(5),
      I5 => \^out\(2),
      O => \send_counter[6]_i_2__0_n_0\
    );
\send_counter[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \Flit_id[6]_i_5__0_n_0\,
      I1 => \outport[13]_i_2__0_n_0\,
      I2 => \send_counter[3]_i_2__0_n_0\,
      I3 => \send_counter[3]_i_3__0_n_0\,
      I4 => \outport[12]_i_3__0_n_0\,
      O => \send_counter[6]_i_3__0_n_0\
    );
\send_counter[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^send_buffer_address\(3),
      I1 => \^send_buffer_address\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^send_buffer_address\(2),
      I4 => \^send_buffer_address\(4),
      O => \send_counter[6]_i_4__0_n_0\
    );
\send_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[0]_i_1__0_n_0\,
      Q => \^send_buffer_address\(0),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[1]_i_1__0_n_0\,
      Q => \^send_buffer_address\(1),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[2]_i_1__0_n_0\,
      Q => \^send_buffer_address\(2),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[3]_i_1__0_n_0\,
      Q => \^send_buffer_address\(3),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[4]_i_1__0_n_0\,
      Q => \^send_buffer_address\(4),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[5]_i_1__0_n_0\,
      Q => \^send_buffer_address\(5),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \send_counter[6]_i_1__0_n_0\,
      D => \send_counter[6]_i_2__0_n_0\,
      Q => \^send_buffer_address\(6),
      R => \^global_clock_reg[0]_0\
    );
slave_irq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \heartbeat_generator.GlobalSync_retimed_reg\,
      Q => NoC_Irq_2,
      R => '0'
    );
\src_buffer[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \src_buffer[0]_i_2__0_n_0\,
      I1 => \dest_pid[7]_i_4__0_n_0\,
      O => active_send_channel(0)
    );
\src_buffer[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \dest_pid[7]_i_8__0_n_0\,
      I1 => \dest_pid[7]_i_7__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\,
      O => \src_buffer[0]_i_2__0_n_0\
    );
\src_buffer[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      O => \src_buffer[1]_i_1__0_n_0\
    );
\src_buffer[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dest_pid[7]_i_4__0_n_0\,
      I1 => \dest_pid[7]_i_5__0_n_0\,
      O => active_send_channel(1)
    );
\src_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \src_buffer[1]_i_1__0_n_0\,
      D => active_send_channel(0),
      Q => \^send_buffer_address\(7),
      R => \^global_clock_reg[0]_0\
    );
\src_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \src_buffer[1]_i_1__0_n_0\,
      D => active_send_channel(1),
      Q => \^send_buffer_address\(8),
      R => \^global_clock_reg[0]_0\
    );
\src_pid[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(0),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(0),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[0]_i_2__0_n_0\,
      O => \src_pid[0]_i_1__0_n_0\
    );
\src_pid[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(0),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(0),
      O => \src_pid[0]_i_2__0_n_0\
    );
\src_pid[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(1),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(1),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[1]_i_2__0_n_0\,
      O => \src_pid[1]_i_1__0_n_0\
    );
\src_pid[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(1),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(1),
      O => \src_pid[1]_i_2__0_n_0\
    );
\src_pid[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(2),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(2),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[2]_i_2__0_n_0\,
      O => \src_pid[2]_i_1__0_n_0\
    );
\src_pid[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(2),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(2),
      O => \src_pid[2]_i_2__0_n_0\
    );
\src_pid[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(3),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(3),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[3]_i_2__0_n_0\,
      O => \src_pid[3]_i_1__0_n_0\
    );
\src_pid[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(3),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(3),
      O => \src_pid[3]_i_2__0_n_0\
    );
\src_pid[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(4),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(4),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[4]_i_2__0_n_0\,
      O => \src_pid[4]_i_1__0_n_0\
    );
\src_pid[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(4),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(4),
      O => \src_pid[4]_i_2__0_n_0\
    );
\src_pid[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(5),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(5),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[5]_i_2__0_n_0\,
      O => \src_pid[5]_i_1__0_n_0\
    );
\src_pid[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(5),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(5),
      O => \src_pid[5]_i_2__0_n_0\
    );
\src_pid[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(6),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(6),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[6]_i_2__0_n_0\,
      O => \src_pid[6]_i_1__0_n_0\
    );
\src_pid[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(6),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(6),
      O => \src_pid[6]_i_2__0_n_0\
    );
\src_pid[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0__0\(7),
      I1 => \dest_pid[7]_i_4__0_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0__0\(7),
      I3 => \dest_pid[7]_i_5__0_n_0\,
      I4 => \src_pid[7]_i_2__0_n_0\,
      O => \src_pid[7]_i_1__0_n_0\
    );
\src_pid[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0__0\(7),
      I1 => \dest_pid[7]_i_9__0_n_0\,
      I2 => \src_buffer[0]_i_2__0_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0__0\(7),
      O => \src_pid[7]_i_2__0_n_0\
    );
\src_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[0]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[0]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[1]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[1]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[2]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[2]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[3]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[3]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[4]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[4]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[5]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[5]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[6]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[6]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\src_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => \dest_pid[7]_i_2__0_n_0\,
      D => \src_pid[7]_i_1__0_n_0\,
      Q => \src_pid_reg_n_0_[7]\,
      R => \dest_pid[7]_i_1__0_n_0\
    );
\synchronize_flag_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_10__0_n_0\
    );
\synchronize_flag_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_11__0_n_0\
    );
\synchronize_flag_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_12__0_n_0\
    );
\synchronize_flag_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_14__0_n_0\
    );
\synchronize_flag_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_15__0_n_0\
    );
\synchronize_flag_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_16__0_n_0\
    );
\synchronize_flag_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_17__0_n_0\
    );
\synchronize_flag_i_19__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_19__0_n_0\
    );
\synchronize_flag_i_20__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_20__0_n_0\
    );
\synchronize_flag_i_21__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_21__0_n_0\
    );
\synchronize_flag_i_22__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_22__0_n_0\
    );
\synchronize_flag_i_24__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_24__0_n_0\
    );
\synchronize_flag_i_25__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_25__0_n_0\
    );
\synchronize_flag_i_26__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_26__0_n_0\
    );
\synchronize_flag_i_27__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_27__0_n_0\
    );
\synchronize_flag_i_29__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_29__0_n_0\
    );
\synchronize_flag_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => \command_queue_write_i_3__0_n_0\,
      I1 => S_AXI_2_AWADDR(0),
      I2 => S_AXI_2_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_2_AWADDR(1),
      I5 => S_AXI_2_ARADDR(1),
      O => \^synchronize_flag_reg_0\
    );
\synchronize_flag_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_30__0_n_0\
    );
\synchronize_flag_i_31__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_31__0_n_0\
    );
\synchronize_flag_i_32__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_32__0_n_0\
    );
\synchronize_flag_i_34__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_34__0_n_0\
    );
\synchronize_flag_i_35__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_35__0_n_0\
    );
\synchronize_flag_i_36__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_36__0_n_0\
    );
\synchronize_flag_i_37__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_37__0_n_0\
    );
\synchronize_flag_i_39__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_39__0_n_0\
    );
\synchronize_flag_i_40__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_40__0_n_0\
    );
\synchronize_flag_i_41__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_41__0_n_0\
    );
\synchronize_flag_i_42__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_42__0_n_0\
    );
\synchronize_flag_i_44__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_44__0_n_0\
    );
\synchronize_flag_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      I1 => S_AXI_2_WDATA(30),
      O => \synchronize_flag_i_45__0_n_0\
    );
\synchronize_flag_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(27),
      I1 => S_AXI_2_WDATA(28),
      I2 => S_AXI_2_WDATA(29),
      O => \synchronize_flag_i_46__0_n_0\
    );
\synchronize_flag_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(24),
      I1 => S_AXI_2_WDATA(25),
      I2 => S_AXI_2_WDATA(26),
      O => \synchronize_flag_i_47__0_n_0\
    );
\synchronize_flag_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(21),
      I1 => S_AXI_2_WDATA(22),
      I2 => S_AXI_2_WDATA(23),
      O => \synchronize_flag_i_49__0_n_0\
    );
\synchronize_flag_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(18),
      I1 => S_AXI_2_WDATA(19),
      I2 => S_AXI_2_WDATA(20),
      O => \synchronize_flag_i_50__0_n_0\
    );
\synchronize_flag_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(15),
      I1 => S_AXI_2_WDATA(16),
      I2 => S_AXI_2_WDATA(17),
      O => \synchronize_flag_i_51__0_n_0\
    );
\synchronize_flag_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(12),
      I1 => S_AXI_2_WDATA(13),
      I2 => S_AXI_2_WDATA(14),
      O => \synchronize_flag_i_52__0_n_0\
    );
\synchronize_flag_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(9),
      I1 => S_AXI_2_WDATA(10),
      I2 => S_AXI_2_WDATA(11),
      O => \synchronize_flag_i_53__0_n_0\
    );
\synchronize_flag_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(6),
      I1 => S_AXI_2_WDATA(7),
      I2 => S_AXI_2_WDATA(8),
      O => \synchronize_flag_i_54__0_n_0\
    );
\synchronize_flag_i_55__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(3),
      I1 => S_AXI_2_WDATA(4),
      I2 => S_AXI_2_WDATA(5),
      O => \synchronize_flag_i_55__0_n_0\
    );
\synchronize_flag_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_2_WDATA(2),
      I1 => S_AXI_2_WDATA(0),
      I2 => S_AXI_2_WDATA(1),
      O => \synchronize_flag_i_56__0_n_0\
    );
\synchronize_flag_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_5__0_n_0\
    );
\synchronize_flag_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_6__0_n_0\
    );
\synchronize_flag_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_7__0_n_0\
    );
\synchronize_flag_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_WDATA(31),
      O => \synchronize_flag_i_9__0_n_0\
    );
synchronize_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => old_GlobalSync_reg_0,
      Q => \^synchronize_flag\
    );
\synchronize_flag_reg_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_18__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_13__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_13__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_13__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_13__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_19__0_n_0\,
      S(2) => \synchronize_flag_i_20__0_n_0\,
      S(1) => \synchronize_flag_i_21__0_n_0\,
      S(0) => \synchronize_flag_i_22__0_n_0\
    );
\synchronize_flag_reg_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_23__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_18__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_18__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_18__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_18__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_18__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_24__0_n_0\,
      S(2) => \synchronize_flag_i_25__0_n_0\,
      S(1) => \synchronize_flag_i_26__0_n_0\,
      S(0) => \synchronize_flag_i_27__0_n_0\
    );
\synchronize_flag_reg_i_23__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_28__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_23__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_23__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_23__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_23__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_23__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_29__0_n_0\,
      S(2) => \synchronize_flag_i_30__0_n_0\,
      S(1) => \synchronize_flag_i_31__0_n_0\,
      S(0) => \synchronize_flag_i_32__0_n_0\
    );
\synchronize_flag_reg_i_28__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_33__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_28__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_28__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_28__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_28__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_28__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_34__0_n_0\,
      S(2) => \synchronize_flag_i_35__0_n_0\,
      S(1) => \synchronize_flag_i_36__0_n_0\,
      S(0) => \synchronize_flag_i_37__0_n_0\
    );
\synchronize_flag_reg_i_33__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_38__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_33__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_33__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_33__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_33__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_33__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_39__0_n_0\,
      S(2) => \synchronize_flag_i_40__0_n_0\,
      S(1) => \synchronize_flag_i_41__0_n_0\,
      S(0) => \synchronize_flag_i_42__0_n_0\
    );
\synchronize_flag_reg_i_38__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_43__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_38__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_38__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_38__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_38__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_38__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_44__0_n_0\,
      S(2) => \synchronize_flag_i_45__0_n_0\,
      S(1) => \synchronize_flag_i_46__0_n_0\,
      S(0) => \synchronize_flag_i_47__0_n_0\
    );
\synchronize_flag_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_4__0_n_0\,
      CO(3) => \NLW_synchronize_flag_reg_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \synchronize_flag_reg_i_3__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \synchronize_flag_i_5__0_n_0\,
      S(1) => \synchronize_flag_i_6__0_n_0\,
      S(0) => \synchronize_flag_i_7__0_n_0\
    );
\synchronize_flag_reg_i_43__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_48__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_43__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_43__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_43__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_43__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_43__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_49__0_n_0\,
      S(2) => \synchronize_flag_i_50__0_n_0\,
      S(1) => \synchronize_flag_i_51__0_n_0\,
      S(0) => \synchronize_flag_i_52__0_n_0\
    );
\synchronize_flag_reg_i_48__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \synchronize_flag_reg_i_48__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_48__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_48__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_48__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_48__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_53__0_n_0\,
      S(2) => \synchronize_flag_i_54__0_n_0\,
      S(1) => \synchronize_flag_i_55__0_n_0\,
      S(0) => \synchronize_flag_i_56__0_n_0\
    );
\synchronize_flag_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_8__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_4__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_4__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_4__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_9__0_n_0\,
      S(2) => \synchronize_flag_i_10__0_n_0\,
      S(1) => \synchronize_flag_i_11__0_n_0\,
      S(0) => \synchronize_flag_i_12__0_n_0\
    );
\synchronize_flag_reg_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_13__0_n_0\,
      CO(3) => \synchronize_flag_reg_i_8__0_n_0\,
      CO(2) => \synchronize_flag_reg_i_8__0_n_1\,
      CO(1) => \synchronize_flag_reg_i_8__0_n_2\,
      CO(0) => \synchronize_flag_reg_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_14__0_n_0\,
      S(2) => \synchronize_flag_i_15__0_n_0\,
      S(1) => \synchronize_flag_i_16__0_n_0\,
      S(0) => \synchronize_flag_i_17__0_n_0\
    );
\toggle_bits_cpu_side[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BF4040FF40"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_2__0_n_0\,
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \toggle_bits_cpu_side[0]_i_3__0_n_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(0),
      O => \toggle_bits_cpu_side[0]_i_1__0_n_0\
    );
\toggle_bits_cpu_side[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      O => \toggle_bits_cpu_side[0]_i_2__0_n_0\
    );
\toggle_bits_cpu_side[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \toggle_bits_cpu_side[0]_i_4__0_n_0\,
      I2 => \^synchronize_flag_reg_0\,
      O => \toggle_bits_cpu_side[0]_i_3__0_n_0\
    );
\toggle_bits_cpu_side[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFACF0AC0FAC00A"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => S_AXI_2_WDATA(1),
      I3 => S_AXI_2_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \toggle_bits_cpu_side[0]_i_4__0_n_0\
    );
\toggle_bits_cpu_side[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__0_n_0\,
      I1 => \toggle_bits_cpu_side[1]_i_2__0_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[1]_0\,
      I3 => Heartbeat,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \toggle_bits_cpu_side[1]_i_1__0_n_0\
    );
\toggle_bits_cpu_side[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_2_WDATA(0),
      I2 => S_AXI_2_WDATA(1),
      O => \toggle_bits_cpu_side[1]_i_2__0_n_0\
    );
\toggle_bits_cpu_side[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__0_n_0\,
      I1 => \toggle_bits_cpu_side[2]_i_2__0_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[1]_0\,
      I3 => Heartbeat,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \toggle_bits_cpu_side[2]_i_1__0_n_0\
    );
\toggle_bits_cpu_side[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_2_WDATA(1),
      I2 => S_AXI_2_WDATA(0),
      O => \toggle_bits_cpu_side[2]_i_2__0_n_0\
    );
\toggle_bits_cpu_side[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF2020FF20"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__0_n_0\,
      I1 => \toggle_bits_cpu_side[3]_i_2__0_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[0]_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \toggle_bits_cpu_side[3]_i_1__0_n_0\
    );
\toggle_bits_cpu_side[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S_AXI_2_WDATA(1),
      I1 => S_AXI_2_WDATA(0),
      O => \toggle_bits_cpu_side[3]_i_2__0_n_0\
    );
\toggle_bits_cpu_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[0]_i_1__0_n_0\,
      Q => toggle_address_cpu_side(0)
    );
\toggle_bits_cpu_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[1]_i_1__0_n_0\,
      Q => toggle_address_cpu_side(1)
    );
\toggle_bits_cpu_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[2]_i_1__0_n_0\,
      Q => toggle_address_cpu_side(2)
    );
\toggle_bits_cpu_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[3]_i_1__0_n_0\,
      Q => toggle_address_cpu_side(3)
    );
\toggle_bits_noc_side[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(0),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[0]_i_2__0_n_0\,
      I5 => \^toggle_address_noc_side\(0),
      O => \toggle_bits_noc_side[0]_i_1__0_n_0\
    );
\toggle_bits_noc_side[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \toggle_bits_noc_side[0]_i_3__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \recv_counter[3][6]_i_4__0_n_0\,
      O => \toggle_bits_noc_side[0]_i_2__0_n_0\
    );
\toggle_bits_noc_side[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \recv_counter[0][6]_i_3__0_n_0\,
      I1 => \recv_counter_reg[0]__0__0\(6),
      I2 => \recv_counter_reg[0]__0__0\(1),
      I3 => \recv_counter_reg[0]__0__0\(0),
      I4 => \recv_counter_reg[0]__0__0\(2),
      O => \toggle_bits_noc_side[0]_i_3__0_n_0\
    );
\toggle_bits_noc_side[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[1]_i_2__0_n_0\,
      I5 => \^toggle_address_noc_side\(1),
      O => \toggle_bits_noc_side[1]_i_1__0_n_0\
    );
\toggle_bits_noc_side[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \toggle_bits_noc_side[1]_i_3__0_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \toggle_bits_noc_side[1]_i_2__0_n_0\
    );
\toggle_bits_noc_side[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \recv_counter[1][6]_i_4__0_n_0\,
      I1 => \recv_counter_reg[1]__0__0\(6),
      I2 => \recv_counter_reg[1]__0__0\(0),
      I3 => \recv_counter_reg[1]__0__0\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter_reg[1]__0__0\(2),
      O => \toggle_bits_noc_side[1]_i_3__0_n_0\
    );
\toggle_bits_noc_side[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[2]_i_2__0_n_0\,
      I5 => \^toggle_address_noc_side\(2),
      O => \toggle_bits_noc_side[2]_i_1__0_n_0\
    );
\toggle_bits_noc_side[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I1 => write_R(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \interrupt[1]_i_3__0_n_0\,
      O => \toggle_bits_noc_side[2]_i_2__0_n_0\
    );
\toggle_bits_noc_side[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[3]_i_2__0_n_0\,
      I5 => \^toggle_address_noc_side\(3),
      O => \toggle_bits_noc_side[3]_i_1__0_n_0\
    );
\toggle_bits_noc_side[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \recv_counter[3][6]_i_4__0_n_0\,
      I3 => \interrupt[1]_i_2__0_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \toggle_bits_noc_side[3]_i_2__0_n_0\
    );
\toggle_bits_noc_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[0]_i_1__0_n_0\,
      Q => \^toggle_address_noc_side\(0)
    );
\toggle_bits_noc_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[1]_i_1__0_n_0\,
      Q => \^toggle_address_noc_side\(1)
    );
\toggle_bits_noc_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[2]_i_1__0_n_0\,
      Q => \^toggle_address_noc_side\(2)
    );
\toggle_bits_noc_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[3]_i_1__0_n_0\,
      Q => \^toggle_address_noc_side\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3\ is
  port (
    \global_clock_reg[0]_0\ : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[1]_0\ : out STD_LOGIC;
    recv_buffer_write_reg_0 : out STD_LOGIC;
    \channel_status_reg[1][1]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \send_counter_reg[0]_0\ : out STD_LOGIC;
    \send_counter_reg[0]_1\ : out STD_LOGIC;
    NoC_Irq_1 : out STD_LOGIC;
    \channel_nr_reg[2]_0\ : out STD_LOGIC;
    synchronize_flag : out STD_LOGIC;
    mem_address : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    send_buffer_address : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \G_send_channels_1.send_channel_info_reg[0][Enable]_0\ : out STD_LOGIC;
    synchronize_flag_reg_0 : out STD_LOGIC;
    dap_rni_select_reg : out STD_LOGIC;
    channel_nr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    toggle_address_noc_side : out STD_LOGIC_VECTOR ( 0 to 3 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rni_readdata_delayed_reg[0]\ : out STD_LOGIC;
    slave_address : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    rni_chipselect6_out : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[0]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_6\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_status_reg[1][0]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_1_ACLK : in STD_LOGIC;
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    \FSM_sequential_xmit_state_reg[2]_0\ : in STD_LOGIC;
    \heartbeat_generator.GlobalSync_retimed_reg\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    old_GlobalSync_reg_0 : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    write_R_reg_1 : in STD_LOGIC;
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_1_ARESETN : in STD_LOGIC;
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_1_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_1 : in STD_LOGIC;
    axi_awready_reg_2 : in STD_LOGIC;
    \recv_state_reg[0]_0\ : in STD_LOGIC;
    write_R_reg_2 : in STD_LOGIC;
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    axi_awready_reg_3 : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \mem_reg[44]\ : in STD_LOGIC;
    \mem_reg[46]\ : in STD_LOGIC;
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[51]\ : in STD_LOGIC;
    \mem_reg[52]\ : in STD_LOGIC;
    \mem_reg[49]\ : in STD_LOGIC;
    \mem_reg[54]\ : in STD_LOGIC;
    \mem_reg[49]_0\ : in STD_LOGIC;
    \mem_reg[48]\ : in STD_LOGIC;
    axi_awready_reg_4 : in STD_LOGIC;
    axi_awready_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3\ : entity is "kth_interface_to_Nostrum_noc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_xmit_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \Flit_id[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[5]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[6]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][EW]\ : STD_LOGIC;
  signal \^g_send_channels_1.send_channel_info_reg[0][enable]_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][NS]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal MSG_type14_out : STD_LOGIC;
  signal \MSG_type_i_1__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal active_send_channel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr_reg[2]_0\ : STD_LOGIC;
  signal \channel_status[0][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_8__1_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_9__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_7__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_7__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \channel_status_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_status_reg[1][0]_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]_0\ : STD_LOGIC;
  signal \channel_status_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \clock_tick[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_5__1_n_0\ : STD_LOGIC;
  signal clock_tick_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clock_tick_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \command_queue_in[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[32]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \command_queue_mem[0][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][12]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][13]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][24]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][28]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_2__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][12]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][13]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][24]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][28]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_2__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][12]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][13]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][24]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][28]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_2__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][12]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][13]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][24]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][28]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_2__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \command_queue_read_address[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_read_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_read_i_2__1_n_0\ : STD_LOGIC;
  signal command_queue_read_reg_n_0 : STD_LOGIC;
  signal command_queue_write : STD_LOGIC;
  signal command_queue_write_address : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \command_queue_write_address[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \command_queue_write_address__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \command_queue_write_i_3__1_n_0\ : STD_LOGIC;
  signal \command_queue_write_i_4__1_n_0\ : STD_LOGIC;
  signal command_queue_write_reg_n_0 : STD_LOGIC;
  signal \^dap_rni_select_reg\ : STD_LOGIC;
  signal \delay[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \delay[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \delay[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \delay[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \delay[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \delay__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dest_col : STD_LOGIC;
  signal \dest_col[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_4__1_n_0\ : STD_LOGIC;
  signal dest_pid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_pid[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_9__1_n_0\ : STD_LOGIC;
  signal dest_row : STD_LOGIC;
  signal \dest_row[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_5__1_n_0\ : STD_LOGIC;
  signal global_clock_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^global_clock_reg[0]_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \global_clock_reg__0\ : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \interrupt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \interrupt_request_i_1__1_n_0\ : STD_LOGIC;
  signal interrupt_request_reg_n_0 : STD_LOGIC;
  signal \^mem_address\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \minusOp_inferred__1/i_/i__n_0\ : STD_LOGIC;
  signal \msg_length_reg[0][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[1][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[2][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[3][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[4][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[5][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[6][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg[7][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \msg_length_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[4]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[5]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[6]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[7]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \outport[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \outport[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \outport[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \outport[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \outport[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \outport[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \outport[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[64]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[64]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \outport_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \outport_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \recv_address[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_18__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_19__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_25__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_26__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_27__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_33__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_35__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_36__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_38__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_39__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_40__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_42__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_44__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \^recv_address_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^recv_address_reg[7]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_0\ : STD_LOGIC;
  signal \^recv_address_reg[8]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^recv_address_reg[8]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^recv_address_reg[8]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_buffer_write_i_1__1_n_0\ : STD_LOGIC;
  signal \^recv_buffer_write_reg_0\ : STD_LOGIC;
  signal \recv_counter[0][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_2__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_3__1_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_4__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_2__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_3__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_4__1_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_5__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_2__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_3__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_4__1_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_5__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][2]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_2__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_1__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_2__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_4__1_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_5__1_n_0\ : STD_LOGIC;
  signal \recv_counter_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rni_chipselect6_out\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_8_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_9_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_7__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \^rni_readdata_delayed_reg[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \^send_buffer_address\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal send_clock10_out : STD_LOGIC;
  signal \send_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_1\ : STD_LOGIC;
  signal \^slave_address\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \src_buffer[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_buffer[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[2]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[3]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[4]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[5]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[6]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[7]\ : STD_LOGIC;
  signal \^synchronize_flag\ : STD_LOGIC;
  signal \synchronize_flag_i_10__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_11__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_12__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_14__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_15__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_16__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_17__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_19__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_20__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_21__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_22__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_24__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_25__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_26__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_27__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_29__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_30__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_31__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_32__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_34__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_35__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_36__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_37__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_39__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_40__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_41__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_42__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_44__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_45__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_46__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_47__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_49__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_50__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_51__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_52__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_53__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_54__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_55__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_56__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_5__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_6__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_7__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_9__1_n_0\ : STD_LOGIC;
  signal \^synchronize_flag_reg_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_3__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__1_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__1_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__1_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__1_n_3\ : STD_LOGIC;
  signal toggle_address_cpu_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_address_noc_side\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \toggle_bits_cpu_side[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[0]_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[1]_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_clock_tick_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_global_clock_reg[36]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synchronize_flag_reg_i_13__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_18__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_23__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_28__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_33__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_38__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synchronize_flag_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_43__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_48__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_xmit_state[1]_i_4__1\ : label is "soft_lutpair402";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_xmit_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \Flit_id[2]_i_2__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \Flit_id[3]_i_2__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \Flit_id[5]_i_4__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_3__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_6__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \G_recv_channels_1.recv_channel_info[1][Enable]_i_2__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_2__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_3__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \MSG_type_i_1__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_2__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_3__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_8__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_9__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \channel_status[1][0]_i_2__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_3__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_6__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_7__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_2__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_3__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_3__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_5__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_6__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \channel_status[3][0]_i_2__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_2__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_6__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_7__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_2__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_3__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_5__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_2__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_4__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_5__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_2__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_3__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_3__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_5__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_6__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_5__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_6__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \channel_status[7][0]_i_3__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \channel_status[7][1]_i_4__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \command_queue_mem[0][0]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \command_queue_mem[0][12]_i_1__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \command_queue_mem[0][13]_i_1__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \command_queue_mem[0][1]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \command_queue_mem[0][24]_i_1__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \command_queue_mem[0][28]_i_1__1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \command_queue_mem[0][2]_i_1__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \command_queue_mem[0][32]_i_2__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \command_queue_mem[0][3]_i_1__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \command_queue_mem[0][4]_i_1__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \command_queue_mem[0][5]_i_1__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \command_queue_mem[0][6]_i_1__1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \command_queue_mem[1][0]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \command_queue_mem[1][12]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \command_queue_mem[1][13]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \command_queue_mem[1][1]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \command_queue_mem[1][24]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \command_queue_mem[1][28]_i_1__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \command_queue_mem[1][2]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \command_queue_mem[1][32]_i_2__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \command_queue_mem[1][3]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \command_queue_mem[1][4]_i_1__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \command_queue_mem[1][5]_i_1__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \command_queue_mem[1][6]_i_1__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \command_queue_mem[2][0]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \command_queue_mem[2][12]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \command_queue_mem[2][13]_i_1__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \command_queue_mem[2][1]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \command_queue_mem[2][24]_i_1__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \command_queue_mem[2][28]_i_1__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \command_queue_mem[2][2]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \command_queue_mem[2][32]_i_2__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \command_queue_mem[2][3]_i_1__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \command_queue_mem[2][4]_i_1__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \command_queue_mem[2][5]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \command_queue_mem[2][6]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \command_queue_mem[3][0]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \command_queue_mem[3][12]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \command_queue_mem[3][13]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \command_queue_mem[3][1]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \command_queue_mem[3][24]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \command_queue_mem[3][28]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \command_queue_mem[3][2]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \command_queue_mem[3][32]_i_2__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \command_queue_mem[3][3]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \command_queue_mem[3][4]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \command_queue_mem[3][5]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \command_queue_mem[3][6]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \command_queue_read_address[1]_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \command_queue_read_address[2]_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \command_queue_write_address[1]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \command_queue_write_address[2]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \command_queue_write_i_2__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \command_queue_write_i_4__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \delay[4]_i_2__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \delay[5]_i_3__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \dest_pid[5]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_4__1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_5__1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_9__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \interrupt[0]_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \interrupt[1]_i_3__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \interrupt[1]_i_4__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \interrupt_reg[0]_i_2__1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \interrupt_reg[3]_i_3__1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \interrupt_request_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \minusOp_inferred__1/i_/i_\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \outport[31]_i_2__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \recv_address[7]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \recv_address[8]_i_2__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \recv_buffer_write_i_1__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \recv_counter[0][0]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \recv_counter[0][1]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \recv_counter[0][6]_i_4__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \recv_counter[1][0]_i_1__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \recv_counter[1][1]_i_1__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \recv_counter[1][2]_i_1__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \recv_counter[1][6]_i_5__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \recv_counter[2][0]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \recv_counter[2][1]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \recv_counter[2][2]_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_3__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_4__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_5__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \recv_counter[3][0]_i_1__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \recv_counter[3][1]_i_1__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \recv_counter[3][4]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \recv_counter[3][5]_i_2__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_4__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_5__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[0]_i_1__1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_2__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_1__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_2__1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_2__1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_1__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_2__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_1__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_2__1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_1__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_2__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_1__1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_2__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_1__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_2__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_1__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_2__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_2__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[1]_i_1__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_1__1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_2__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_1__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_2__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_1__1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_2__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_1__1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_2__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_2__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_1__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_2__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_1__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_2__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_1__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_2__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_1__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_2__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_1__1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_2__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[2]_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_1__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_2__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[31]_i_1__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[3]_i_1__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[4]_i_1__1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[5]_i_1__1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_1__1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_5__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_1__1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_2__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_2__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_1__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_2__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \send_counter[2]_i_2__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \send_counter[3]_i_2__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \send_counter[3]_i_4__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \send_counter[4]_i_2__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \send_counter[4]_i_3__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \send_counter[6]_i_4__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_1__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_2__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \src_buffer[1]_i_2__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[0]_i_2__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[1]_i_2__1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[2]_i_2__1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[3]_i_2__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[0]_i_3__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[2]_i_2__1\ : label is "soft_lutpair372";
begin
  CO(0) <= \^co\(0);
  \G_send_channels_1.send_channel_info_reg[0][Enable]_0\ <= \^g_send_channels_1.send_channel_info_reg[0][enable]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  channel_nr(1 downto 0) <= \^channel_nr\(1 downto 0);
  \channel_nr_reg[2]_0\ <= \^channel_nr_reg[2]_0\;
  \channel_status_reg[1][0]_0\ <= \^channel_status_reg[1][0]_0\;
  \channel_status_reg[1][1]_0\ <= \^channel_status_reg[1][1]_0\;
  dap_rni_select_reg <= \^dap_rni_select_reg\;
  \global_clock_reg[0]_0\ <= \^global_clock_reg[0]_0\;
  mem_address(1 downto 0) <= \^mem_address\(1 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \recv_address_reg[7]_1\(4 downto 0) <= \^recv_address_reg[7]_1\(4 downto 0);
  \recv_address_reg[7]_2\(3 downto 0) <= \^recv_address_reg[7]_2\(3 downto 0);
  \recv_address_reg[8]_0\ <= \^recv_address_reg[8]_0\;
  \recv_address_reg[8]_1\(2 downto 0) <= \^recv_address_reg[8]_1\(2 downto 0);
  \recv_address_reg[8]_2\(3 downto 0) <= \^recv_address_reg[8]_2\(3 downto 0);
  \recv_address_reg[8]_3\(2 downto 0) <= \^recv_address_reg[8]_3\(2 downto 0);
  \recv_address_reg[8]_5\(3 downto 0) <= \^recv_address_reg[8]_5\(3 downto 0);
  \recv_address_reg[8]_6\(6 downto 0) <= \^recv_address_reg[8]_6\(6 downto 0);
  recv_buffer_write_reg_0 <= \^recv_buffer_write_reg_0\;
  rni_chipselect6_out <= \^rni_chipselect6_out\;
  \rni_readdata_delayed_reg[0]\ <= \^rni_readdata_delayed_reg[0]\;
  send_buffer_address(8 downto 0) <= \^send_buffer_address\(8 downto 0);
  \send_counter_reg[0]_0\ <= \^send_counter_reg[0]_0\;
  \send_counter_reg[0]_1\ <= \^send_counter_reg[0]_1\;
  slave_address(2 downto 0) <= \^slave_address\(2 downto 0);
  synchronize_flag <= \^synchronize_flag\;
  synchronize_flag_reg_0 <= \^synchronize_flag_reg_0\;
  toggle_address_noc_side(0 to 3) <= \^toggle_address_noc_side\(0 to 3);
  \toggle_bits_cpu_side_reg[0]_0\ <= \^toggle_bits_cpu_side_reg[0]_0\;
  \toggle_bits_cpu_side_reg[1]_0\ <= \^toggle_bits_cpu_side_reg[1]_0\;
\FSM_sequential_xmit_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1154FFFF11540000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I3 => \^out\(1),
      I4 => \FSM_sequential_xmit_state[2]_i_2__1_n_0\,
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[0]_i_1__1_n_0\
    );
\FSM_sequential_xmit_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => p_5_in,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][32]\,
      I4 => \command_queue_mem_reg_n_0_[1][32]\,
      I5 => \command_queue_mem_reg_n_0_[2][32]\,
      O => \FSM_sequential_xmit_state[0]_i_2__1_n_0\
    );
\FSM_sequential_xmit_state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_2__1_n_0\,
      I1 => \FSM_sequential_xmit_state[2]_i_2__1_n_0\,
      I2 => \^out\(1),
      O => \FSM_sequential_xmit_state[1]_i_1__1_n_0\
    );
\FSM_sequential_xmit_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DD00FFDDDDFF0F"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_3__1_n_0\,
      I1 => \FSM_sequential_xmit_state[1]_i_4__1_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[1]_i_2__1_n_0\
    );
\FSM_sequential_xmit_state[1]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^send_buffer_address\(5),
      I1 => \^send_buffer_address\(6),
      I2 => \^send_buffer_address\(4),
      O => \FSM_sequential_xmit_state[1]_i_3__1_n_0\
    );
\FSM_sequential_xmit_state[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(3),
      I3 => \^send_buffer_address\(2),
      O => \FSM_sequential_xmit_state[1]_i_4__1_n_0\
    );
\FSM_sequential_xmit_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[2]_i_2__1_n_0\,
      I3 => \^out\(2),
      O => \FSM_sequential_xmit_state[2]_i_1__1_n_0\
    );
\FSM_sequential_xmit_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333373403033734"
    )
        port map (
      I0 => \delay[8]_i_4__1_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => MSG_type14_out,
      I4 => \^out\(1),
      I5 => read_R(0),
      O => \FSM_sequential_xmit_state[2]_i_2__1_n_0\
    );
\FSM_sequential_xmit_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[0]_i_1__1_n_0\,
      Q => \^out\(0),
      R => \^global_clock_reg[0]_0\
    );
\FSM_sequential_xmit_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[1]_i_1__1_n_0\,
      Q => \^out\(1),
      R => \^global_clock_reg[0]_0\
    );
\FSM_sequential_xmit_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[2]_i_1__1_n_0\,
      Q => \^out\(2),
      R => \^global_clock_reg[0]_0\
    );
\Flit_id[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \^out\(1),
      I2 => \Flit_id[2]_i_4__1_n_0\,
      O => \Flit_id[0]_i_1__1_n_0\
    );
\Flit_id[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F909F90909F"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I4 => \Flit_id[2]_i_4__1_n_0\,
      I5 => \Flit_id[2]_i_3__1_n_0\,
      O => \Flit_id[1]_i_1__1_n_0\
    );
\Flit_id[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBB8B888888B"
    )
        port map (
      I0 => \Flit_id[2]_i_2__1_n_0\,
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I3 => \Flit_id[2]_i_3__1_n_0\,
      I4 => \Flit_id[2]_i_4__1_n_0\,
      I5 => \Flit_id[2]_i_5__1_n_0\,
      O => \Flit_id[2]_i_1__1_n_0\
    );
\Flit_id[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[1]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[2]\,
      O => \Flit_id[2]_i_2__1_n_0\
    );
\Flit_id[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][1]\,
      I4 => \command_queue_mem_reg_n_0_[1][1]\,
      I5 => \command_queue_mem_reg_n_0_[2][1]\,
      O => \Flit_id[2]_i_3__1_n_0\
    );
\Flit_id[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][0]\,
      I4 => \command_queue_mem_reg_n_0_[1][0]\,
      I5 => \command_queue_mem_reg_n_0_[2][0]\,
      O => \Flit_id[2]_i_4__1_n_0\
    );
\Flit_id[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][2]\,
      I4 => \command_queue_mem_reg_n_0_[1][2]\,
      I5 => \command_queue_mem_reg_n_0_[2][2]\,
      O => \Flit_id[2]_i_5__1_n_0\
    );
\Flit_id[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[2]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[1]\,
      I3 => \Flit_id_reg_n_0_[3]\,
      I4 => \^out\(1),
      I5 => \Flit_id[3]_i_2__1_n_0\,
      O => \Flit_id[3]_i_1__1_n_0\
    );
\Flit_id[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I1 => \send_counter[3]_i_3__1_n_0\,
      I2 => \Flit_id[2]_i_3__1_n_0\,
      I3 => \Flit_id[2]_i_4__1_n_0\,
      I4 => \Flit_id[2]_i_5__1_n_0\,
      O => \Flit_id[3]_i_2__1_n_0\
    );
\Flit_id[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I1 => \outport[12]_i_3__1_n_0\,
      I2 => \Flit_id[2]_i_5__1_n_0\,
      I3 => \Flit_id[2]_i_4__1_n_0\,
      I4 => \Flit_id[2]_i_3__1_n_0\,
      I5 => \send_counter[3]_i_3__1_n_0\,
      O => \Flit_id[4]_i_2__1_n_0\
    );
\Flit_id[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \Flit_id[4]_i_3__1_n_0\
    );
\Flit_id[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40F00FBF40FF00"
    )
        port map (
      I0 => \outport[12]_i_2__1_n_0\,
      I1 => \Flit_id[2]_i_4__1_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I3 => \outport[13]_i_2__1_n_0\,
      I4 => \outport[12]_i_3__1_n_0\,
      I5 => \Flit_id[5]_i_4__1_n_0\,
      O => \Flit_id[5]_i_2__1_n_0\
    );
\Flit_id[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[4]\,
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[1]\,
      I4 => \Flit_id_reg_n_0_[3]\,
      I5 => \Flit_id_reg_n_0_[5]\,
      O => \Flit_id[5]_i_3__1_n_0\
    );
\Flit_id[5]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \send_counter[3]_i_3__1_n_0\,
      I1 => \Flit_id[2]_i_3__1_n_0\,
      I2 => \Flit_id[2]_i_4__1_n_0\,
      I3 => \Flit_id[2]_i_5__1_n_0\,
      O => \Flit_id[5]_i_4__1_n_0\
    );
\Flit_id[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410001000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => MSG_type14_out,
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_1_ARESETN,
      O => \Flit_id[6]_i_1__1_n_0\
    );
\Flit_id[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[5]\,
      I1 => \minusOp_inferred__1/i_/i__n_0\,
      I2 => \Flit_id_reg_n_0_[6]\,
      I3 => \^out\(1),
      I4 => \Flit_id[6]_i_4__1_n_0\,
      O => \Flit_id[6]_i_2__1_n_0\
    );
\Flit_id[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => \command_queue_read_i_1__1_n_0\,
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \dest_pid[7]_i_5__1_n_0\,
      I3 => \dest_pid[7]_i_9__1_n_0\,
      I4 => \src_buffer[0]_i_2__1_n_0\,
      O => MSG_type14_out
    );
\Flit_id[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80F00F7F80FF00"
    )
        port map (
      I0 => \Flit_id[2]_i_4__1_n_0\,
      I1 => \outport[13]_i_3__1_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I3 => \Flit_id[6]_i_5__1_n_0\,
      I4 => \outport[13]_i_2__1_n_0\,
      I5 => \Flit_id[6]_i_6__1_n_0\,
      O => \Flit_id[6]_i_4__1_n_0\
    );
\Flit_id[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][6]\,
      I4 => \command_queue_mem_reg_n_0_[1][6]\,
      I5 => \command_queue_mem_reg_n_0_[2][6]\,
      O => \Flit_id[6]_i_5__1_n_0\
    );
\Flit_id[6]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Flit_id[2]_i_5__1_n_0\,
      I1 => \Flit_id[2]_i_4__1_n_0\,
      I2 => \Flit_id[2]_i_3__1_n_0\,
      I3 => \send_counter[3]_i_3__1_n_0\,
      I4 => \outport[12]_i_3__1_n_0\,
      O => \Flit_id[6]_i_6__1_n_0\
    );
\Flit_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id[0]_i_1__1_n_0\,
      Q => \Flit_id_reg_n_0_[0]\,
      R => '0'
    );
\Flit_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id[1]_i_1__1_n_0\,
      Q => \Flit_id_reg_n_0_[1]\,
      R => '0'
    );
\Flit_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id[2]_i_1__1_n_0\,
      Q => \Flit_id_reg_n_0_[2]\,
      R => '0'
    );
\Flit_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id[3]_i_1__1_n_0\,
      Q => \Flit_id_reg_n_0_[3]\,
      R => '0'
    );
\Flit_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id_reg[4]_i_1__1_n_0\,
      Q => \Flit_id_reg_n_0_[4]\,
      R => '0'
    );
\Flit_id_reg[4]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[4]_i_2__1_n_0\,
      I1 => \Flit_id[4]_i_3__1_n_0\,
      O => \Flit_id_reg[4]_i_1__1_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id_reg[5]_i_1__1_n_0\,
      Q => \Flit_id_reg_n_0_[5]\,
      R => '0'
    );
\Flit_id_reg[5]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[5]_i_2__1_n_0\,
      I1 => \Flit_id[5]_i_3__1_n_0\,
      O => \Flit_id_reg[5]_i_1__1_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \Flit_id[6]_i_1__1_n_0\,
      D => \Flit_id[6]_i_2__1_n_0\,
      Q => \Flit_id_reg_n_0_[6]\,
      R => '0'
    );
\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220A000A22"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_1_AWADDR(1),
      I2 => S_AXI_1_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(0),
      I5 => S_AXI_1_ARADDR(0),
      O => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => S_AXI_1_AWADDR(7),
      I1 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^slave_address\(2),
      I4 => \^slave_address\(1),
      O => p_31_out
    );
\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\
    );
\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \^recv_address_reg[7]_2\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \^recv_address_reg[7]_2\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \^recv_address_reg[7]_2\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \^recv_address_reg[7]_2\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \^recv_address_reg[7]_1\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \^recv_address_reg[7]_1\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \^recv_address_reg[7]_1\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \^recv_address_reg[7]_1\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \^recv_address_reg[7]_1\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \^q\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \^q\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \^recv_address_reg[8]_1\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \^recv_address_reg[8]_1\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \^recv_address_reg[8]_1\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \^recv_address_reg[8]_2\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \^recv_address_reg[8]_2\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \^recv_address_reg[8]_2\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \^recv_address_reg[8]_2\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \^recv_address_reg[8]_3\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \^recv_address_reg[8]_3\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \^recv_address_reg[8]_3\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \^recv_address_reg[8]_6\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \^recv_address_reg[8]_6\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \^recv_address_reg[8]_6\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \^recv_address_reg[8]_6\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \^recv_address_reg[8]_6\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \^recv_address_reg[8]_6\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \^recv_address_reg[8]_6\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \^recv_address_reg[8]_5\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \^recv_address_reg[8]_5\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \^recv_address_reg[8]_5\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \^recv_address_reg[8]_5\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220A000A22"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => S_AXI_1_AWADDR(7),
      I1 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^slave_address\(1),
      I4 => \^slave_address\(2),
      O => p_33_out
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S_AXI_1_WVALID,
      I1 => S_AXI_1_AWVALID,
      I2 => axi_awready_reg_3,
      I3 => axi_wready_reg,
      O => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\
    );
\G_send_channels_1.send_channel_info[1][Enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_1_AWADDR(1),
      I2 => S_AXI_1_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(0),
      I5 => S_AXI_1_ARADDR(0),
      O => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\
    );
\G_send_channels_1.send_channel_info[2][Enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\
    );
\G_send_channels_1.send_channel_info[3][Enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\
    );
\G_send_channels_1.send_channel_info_reg[0][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[0][EW]\
    );
\G_send_channels_1.send_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[0][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[0][NS]\
    );
\G_send_channels_1.send_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[0][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[1][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[2][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[3][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(7)
    );
\MSG_type_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \src_buffer[1]_i_1__1_n_0\,
      I1 => S_AXI_1_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I3 => \^send_counter_reg[0]_1\,
      O => \MSG_type_i_1__1_n_0\
    );
MSG_type_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \MSG_type_i_1__1_n_0\,
      Q => \^send_counter_reg[0]_1\,
      R => '0'
    );
\RAM_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => axi_awready_reg_4,
      I3 => toggle_address_cpu_side(1),
      I4 => axi_awready_reg_5(0),
      I5 => toggle_address_cpu_side(0),
      O => ADDRBWRADDR(0)
    );
\RAM_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(6),
      I1 => S_AXI_1_ARADDR(6),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg_3,
      I5 => axi_wready_reg,
      O => \^slave_address\(2)
    );
\RAM_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(5),
      I1 => S_AXI_1_ARADDR(5),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg_3,
      I5 => axi_wready_reg,
      O => \^slave_address\(1)
    );
\RAM_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(0),
      I1 => S_AXI_1_ARADDR(0),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg_3,
      I5 => axi_wready_reg,
      O => \^slave_address\(0)
    );
\axi_arready_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_1_ARESETN,
      O => \^global_clock_reg[0]_0\
    );
\channel_nr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => write_R_reg,
      Q => \^channel_nr_reg[2]_0\,
      R => '0'
    );
\channel_status[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \channel_status[0][1]_i_2__1_n_0\,
      I1 => \channel_status[0][1]_i_3__1_n_0\,
      I2 => \channel_status[0][1]_i_4__1_n_0\,
      I3 => \channel_status[0][1]_i_5__1_n_0\,
      I4 => \channel_status_reg[0]__0\(0),
      O => \channel_status[0][0]_i_1__1_n_0\
    );
\channel_status[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \channel_status[0][1]_i_2__1_n_0\,
      I1 => \channel_status[0][1]_i_3__1_n_0\,
      I2 => \channel_status[0][1]_i_4__1_n_0\,
      I3 => \channel_status[0][1]_i_5__1_n_0\,
      I4 => \channel_status_reg[0]__0\(1),
      O => \channel_status[0][1]_i_1__1_n_0\
    );
\channel_status[0][1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[0][1]_i_2__1_n_0\
    );
\channel_status[0][1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \channel_status[0][1]_i_6__1_n_0\,
      I2 => toggle_address_cpu_side(0),
      I3 => S_AXI_1_WDATA(0),
      I4 => S_AXI_1_WDATA(1),
      O => \channel_status[0][1]_i_3__1_n_0\
    );
\channel_status[0][1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(1),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[0][1]_i_4__1_n_0\
    );
\channel_status[0][1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F88F8F88888"
    )
        port map (
      I0 => \recv_state_reg[0]_0\,
      I1 => \channel_status[0][1]_i_8__1_n_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[0][1]_i_9__1_n_0\,
      I5 => toggle_address_cpu_side(0),
      O => \channel_status[0][1]_i_5__1_n_0\
    );
\channel_status[0][1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^synchronize_flag_reg_0\,
      I1 => S_AXI_1_WVALID,
      I2 => S_AXI_1_AWVALID,
      I3 => axi_awready_reg_3,
      I4 => axi_wready_reg,
      I5 => \^rni_chipselect6_out\,
      O => \channel_status[0][1]_i_6__1_n_0\
    );
\channel_status[0][1]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[0][1]_i_8__1_n_0\
    );
\channel_status[0][1]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      I2 => toggle_address_cpu_side(0),
      I3 => \channel_status[0][1]_i_6__1_n_0\,
      O => \channel_status[0][1]_i_9__1_n_0\
    );
\channel_status[1][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[1][1]_i_2__1_n_0\,
      I1 => \channel_status[1][0]_i_2__1_n_0\,
      I2 => \channel_status[1][0]_i_3__1_n_0\,
      I3 => \^channel_status_reg[1][0]_0\,
      I4 => \channel_status[1][1]_i_5__1_n_0\,
      I5 => \channel_status_reg[1]__0\(0),
      O => \channel_status[1][0]_i_1__1_n_0\
    );
\channel_status[1][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[1][0]_i_2__1_n_0\
    );
\channel_status[1][0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \channel_status[1][0]_i_3__1_n_0\
    );
\channel_status[1][0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F101F303F3030"
    )
        port map (
      I0 => \interrupt[1]_i_2__1_n_0\,
      I1 => \channel_status[1][0]_i_5__1_n_0\,
      I2 => \^mem_address\(1),
      I3 => \toggle_bits_noc_side[1]_i_3__1_n_0\,
      I4 => \toggle_bits_noc_side[0]_i_3__1_n_0\,
      I5 => \^mem_address\(0),
      O => \^channel_status_reg[1][0]_0\
    );
\channel_status[1][0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \recv_counter[2][6]_i_4__1_n_0\,
      I2 => \recv_counter_reg[2]__0\(1),
      I3 => \recv_counter_reg[2]__0\(2),
      I4 => \recv_counter_reg[2]__0\(0),
      I5 => \recv_counter_reg[2]__0\(6),
      O => \channel_status[1][0]_i_5__1_n_0\
    );
\channel_status[1][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[1][1]_i_2__1_n_0\,
      I2 => \channel_status[1][1]_i_3__1_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[1][1]_i_5__1_n_0\,
      I5 => \channel_status_reg[1]__0\(1),
      O => \channel_status[1][1]_i_1__1_n_0\
    );
\channel_status[1][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB000000FF00"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      I2 => \channel_status[0][1]_i_6__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(1),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_2__1_n_0\
    );
\channel_status[1][1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[1][1]_i_3__1_n_0\
    );
\channel_status[1][1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D55FFFFFFFF"
    )
        port map (
      I0 => \channel_status[1][1]_i_6__1_n_0\,
      I1 => toggle_address_cpu_side(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[1][0]_i_2__1_n_0\,
      I5 => \channel_status[1][1]_i_7__1_n_0\,
      O => \channel_status[1][1]_i_5__1_n_0\
    );
\channel_status[1][1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[1][1]_i_6__1_n_0\
    );
\channel_status[1][1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \channel_status[0][1]_i_6__1_n_0\,
      I2 => S_AXI_1_WDATA(0),
      I3 => S_AXI_1_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_7__1_n_0\
    );
\channel_status[2][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[2][0]_i_2__1_n_0\,
      I1 => \recv_counter[2][6]_i_3__1_n_0\,
      I2 => \channel_status[2][1]_i_2__1_n_0\,
      I3 => \channel_status[2][0]_i_3__1_n_0\,
      I4 => \channel_status[2][1]_i_4__1_n_0\,
      I5 => \channel_status_reg[2]__0\(0),
      O => \channel_status[2][0]_i_1__1_n_0\
    );
\channel_status[2][0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[2][0]_i_2__1_n_0\
    );
\channel_status[2][0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[2][0]_i_3__1_n_0\
    );
\channel_status[2][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[2][1]_i_2__1_n_0\,
      I2 => \channel_status[2][1]_i_3__1_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[2][1]_i_4__1_n_0\,
      I5 => \channel_status_reg[2]__0\(1),
      O => \channel_status[2][1]_i_1__1_n_0\
    );
\channel_status[2][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB000000FF00"
    )
        port map (
      I0 => S_AXI_1_WDATA(0),
      I1 => S_AXI_1_WDATA(1),
      I2 => \channel_status[0][1]_i_6__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_2__1_n_0\
    );
\channel_status[2][1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[2][1]_i_3__1_n_0\
    );
\channel_status[2][1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D55FFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][1]_i_5__1_n_0\,
      I1 => toggle_address_cpu_side(2),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[2][0]_i_3__1_n_0\,
      I5 => \channel_status[2][1]_i_6__1_n_0\,
      O => \channel_status[2][1]_i_4__1_n_0\
    );
\channel_status[2][1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[2][1]_i_5__1_n_0\
    );
\channel_status[2][1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \channel_status[0][1]_i_6__1_n_0\,
      I2 => S_AXI_1_WDATA(1),
      I3 => S_AXI_1_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_6__1_n_0\
    );
\channel_status[3][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A00"
    )
        port map (
      I0 => \channel_status[3][0]_i_2__1_n_0\,
      I1 => \channel_status[3][1]_i_2__1_n_0\,
      I2 => \channel_status[3][1]_i_3__1_n_0\,
      I3 => \channel_status[3][1]_i_5__1_n_0\,
      I4 => \channel_status_reg[3]__0\(0),
      O => \channel_status[3][0]_i_1__1_n_0\
    );
\channel_status[3][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][0]_i_2__1_n_0\,
      I1 => write_R(0),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[3][0]_i_2__1_n_0\
    );
\channel_status[3][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF100"
    )
        port map (
      I0 => \channel_status[3][1]_i_2__1_n_0\,
      I1 => \channel_status[3][1]_i_3__1_n_0\,
      I2 => \channel_status[3][1]_i_4__1_n_0\,
      I3 => \channel_status[3][1]_i_5__1_n_0\,
      I4 => \channel_status_reg[3]__0\(1),
      O => \channel_status[3][1]_i_1__1_n_0\
    );
\channel_status[3][1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[3][1]_i_2__1_n_0\
    );
\channel_status[3][1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF08FFFFFF00FF"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      I2 => \channel_status[0][1]_i_6__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_3__1_n_0\
    );
\channel_status[3][1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_4__1_n_0\
    );
\channel_status[3][1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4F4F4F4F4"
    )
        port map (
      I0 => \channel_status[3][1]_i_6__1_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[3][1]_i_7__1_n_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[3][1]_i_5__1_n_0\
    );
\channel_status[3][1]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(1),
      I3 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_6__1_n_0\
    );
\channel_status[3][1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6__1_n_0\,
      I2 => S_AXI_1_WDATA(0),
      I3 => S_AXI_1_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_7__1_n_0\
    );
\channel_status[4][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[4][0]_i_2__1_n_0\,
      I1 => \channel_status[4][0]_i_3__1_n_0\,
      I2 => \channel_status[4][1]_i_4__1_n_0\,
      I3 => \channel_status[4][0]_i_4__1_n_0\,
      I4 => \channel_status_reg[4]__0\(0),
      O => \channel_status[4][0]_i_1__1_n_0\
    );
\channel_status[4][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5__1_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => write_R(0),
      O => \channel_status[4][0]_i_2__1_n_0\
    );
\channel_status[4][0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => S_AXI_1_WDATA(0),
      I2 => S_AXI_1_WDATA(1),
      I3 => toggle_address_cpu_side(0),
      I4 => \channel_status[0][1]_i_6__1_n_0\,
      O => \channel_status[4][0]_i_3__1_n_0\
    );
\channel_status[4][0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F5FFFF5755"
    )
        port map (
      I0 => \channel_status[4][1]_i_2__1_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[4][1]_i_4__1_n_0\,
      I5 => \channel_status[4][1]_i_5__1_n_0\,
      O => \channel_status[4][0]_i_4__1_n_0\
    );
\channel_status[4][0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[4][0]_i_5__1_n_0\
    );
\channel_status[4][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050F0707050D0505"
    )
        port map (
      I0 => \channel_status[4][1]_i_2__1_n_0\,
      I1 => \channel_status[4][1]_i_3__1_n_0\,
      I2 => \channel_status[4][1]_i_4__1_n_0\,
      I3 => \channel_status[4][1]_i_5__1_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => \channel_status_reg[4]__0\(1),
      O => \channel_status[4][1]_i_1__1_n_0\
    );
\channel_status[4][1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[4][1]_i_2__1_n_0\
    );
\channel_status[4][1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[1]_0\,
      I1 => Heartbeat,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => toggle_address_cpu_side(0),
      O => \channel_status[4][1]_i_3__1_n_0\
    );
\channel_status[4][1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => \^mem_address\(1),
      O => \channel_status[4][1]_i_4__1_n_0\
    );
\channel_status[4][1]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__1_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => S_AXI_1_WDATA(1),
      I3 => S_AXI_1_WDATA(0),
      O => \channel_status[4][1]_i_5__1_n_0\
    );
\channel_status[5][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[5][0]_i_2__1_n_0\,
      I1 => \channel_status[5][1]_i_2__1_n_0\,
      I2 => \channel_status[5][0]_i_3__1_n_0\,
      I3 => \channel_status[5][1]_i_4__1_n_0\,
      I4 => \channel_status_reg[5]__0\(0),
      O => \channel_status[5][0]_i_1__1_n_0\
    );
\channel_status[5][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5__1_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => write_R(0),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_2__1_n_0\
    );
\channel_status[5][0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_3__1_n_0\
    );
\channel_status[5][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[5][1]_i_2__1_n_0\,
      I2 => \channel_status[5][1]_i_3__1_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[5][1]_i_4__1_n_0\,
      I5 => \channel_status_reg[5]__0\(1),
      O => \channel_status[5][1]_i_1__1_n_0\
    );
\channel_status[5][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FF00FF000000"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      I2 => \channel_status[0][1]_i_6__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_2__1_n_0\
    );
\channel_status[5][1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[5][1]_i_3__1_n_0\
    );
\channel_status[5][1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5755FFFFFFFF"
    )
        port map (
      I0 => \channel_status[5][1]_i_5__1_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => toggle_address_cpu_side(1),
      I3 => slave_irq0,
      I4 => \channel_status[5][0]_i_3__1_n_0\,
      I5 => \channel_status[5][1]_i_6__2_n_0\,
      O => \channel_status[5][1]_i_4__1_n_0\
    );
\channel_status[5][1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[5][1]_i_5__1_n_0\
    );
\channel_status[5][1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__1_n_0\,
      I1 => S_AXI_1_WDATA(0),
      I2 => S_AXI_1_WDATA(1),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_6__2_n_0\
    );
\channel_status[6][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => \channel_status[6][0]_i_2__1_n_0\,
      I1 => \^channel_status_reg[1][0]_0\,
      I2 => \recv_counter[2][6]_i_3__1_n_0\,
      I3 => \channel_status[6][0]_i_3__1_n_0\,
      I4 => \channel_status[6][1]_i_3__1_n_0\,
      I5 => \channel_status_reg[6]__0\(0),
      O => \channel_status[6][0]_i_1__1_n_0\
    );
\channel_status[6][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => \channel_status[6][1]_i_4__1_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[6][0]_i_2__1_n_0\
    );
\channel_status[6][0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      O => \channel_status[6][0]_i_3__1_n_0\
    );
\channel_status[6][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[6][1]_i_2__1_n_0\,
      I1 => \channel_status[6][1]_i_3__1_n_0\,
      I2 => \channel_status_reg[6]__0\(1),
      O => \channel_status[6][1]_i_1__1_n_0\
    );
\channel_status[6][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEA2AAAAAAA2"
    )
        port map (
      I0 => \channel_status[6][1]_i_4__1_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3__1_n_0\,
      I5 => write_R_reg_2,
      O => \channel_status[6][1]_i_2__1_n_0\
    );
\channel_status[6][1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \channel_status[6][1]_i_5__1_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[6][1]_i_6__2_n_0\,
      I3 => slave_irq0,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[6][1]_i_3__1_n_0\
    );
\channel_status[6][1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FF00FF000000"
    )
        port map (
      I0 => S_AXI_1_WDATA(0),
      I1 => S_AXI_1_WDATA(1),
      I2 => \channel_status[0][1]_i_6__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_4__1_n_0\
    );
\channel_status[6][1]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[6][1]_i_5__1_n_0\
    );
\channel_status[6][1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__1_n_0\,
      I1 => S_AXI_1_WDATA(1),
      I2 => S_AXI_1_WDATA(0),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_6__2_n_0\
    );
\channel_status[7][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFCFFFF4CFC0000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \channel_status[7][0]_i_2__1_n_0\,
      I2 => \channel_status[7][0]_i_3__1_n_0\,
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[7][1]_i_3__1_n_0\,
      I5 => \channel_status_reg[7]__0\(0),
      O => \channel_status[7][0]_i_1__1_n_0\
    );
\channel_status[7][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF000000"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      I2 => \channel_status[0][1]_i_6__1_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[7][0]_i_2__1_n_0\
    );
\channel_status[7][0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[7][0]_i_3__1_n_0\
    );
\channel_status[7][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[7][1]_i_2__1_n_0\,
      I1 => \channel_status[7][1]_i_3__1_n_0\,
      I2 => \channel_status_reg[7]__0\(1),
      O => \channel_status[7][1]_i_1__1_n_0\
    );
\channel_status[7][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F00008000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3__1_n_0\,
      I5 => \channel_status[7][0]_i_2__1_n_0\,
      O => \channel_status[7][1]_i_2__1_n_0\
    );
\channel_status[7][1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8FFF8"
    )
        port map (
      I0 => \channel_status[7][0]_i_3__1_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[7][1]_i_4__1_n_0\,
      I3 => slave_irq0,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_3__1_n_0\
    );
\channel_status[7][1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6__1_n_0\,
      I2 => S_AXI_1_WDATA(0),
      I3 => S_AXI_1_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_4__1_n_0\
    );
\channel_status_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[0][0]_i_1__1_n_0\,
      Q => \channel_status_reg[0]__0\(0)
    );
\channel_status_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[0][1]_i_1__1_n_0\,
      Q => \channel_status_reg[0]__0\(1)
    );
\channel_status_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[1][0]_i_1__1_n_0\,
      Q => \channel_status_reg[1]__0\(0)
    );
\channel_status_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[1][1]_i_1__1_n_0\,
      Q => \channel_status_reg[1]__0\(1)
    );
\channel_status_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[2][0]_i_1__1_n_0\,
      Q => \channel_status_reg[2]__0\(0)
    );
\channel_status_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[2][1]_i_1__1_n_0\,
      Q => \channel_status_reg[2]__0\(1)
    );
\channel_status_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[3][0]_i_1__1_n_0\,
      Q => \channel_status_reg[3]__0\(0)
    );
\channel_status_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[3][1]_i_1__1_n_0\,
      Q => \channel_status_reg[3]__0\(1)
    );
\channel_status_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[4][0]_i_1__1_n_0\,
      Q => \channel_status_reg[4]__0\(0)
    );
\channel_status_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[4][1]_i_1__1_n_0\,
      Q => \channel_status_reg[4]__0\(1)
    );
\channel_status_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[5][0]_i_1__1_n_0\,
      Q => \channel_status_reg[5]__0\(0)
    );
\channel_status_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[5][1]_i_1__1_n_0\,
      Q => \channel_status_reg[5]__0\(1)
    );
\channel_status_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[6][0]_i_1__1_n_0\,
      Q => \channel_status_reg[6]__0\(0)
    );
\channel_status_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[6][1]_i_1__1_n_0\,
      Q => \channel_status_reg[6]__0\(1)
    );
\channel_status_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[7][0]_i_1__1_n_0\,
      Q => \channel_status_reg[7]__0\(0)
    );
\channel_status_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[7][1]_i_1__1_n_0\,
      Q => \channel_status_reg[7]__0\(1)
    );
\clock_tick[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(3),
      O => \clock_tick[0]_i_2__1_n_0\
    );
\clock_tick[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(2),
      O => \clock_tick[0]_i_3__1_n_0\
    );
\clock_tick[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(1),
      O => \clock_tick[0]_i_4__1_n_0\
    );
\clock_tick[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_tick_reg(0),
      O => \clock_tick[0]_i_5__1_n_0\
    );
\clock_tick[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      O => \clock_tick[12]_i_2__1_n_0\
    );
\clock_tick[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      O => \clock_tick[12]_i_3__1_n_0\
    );
\clock_tick[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      O => \clock_tick[12]_i_4__1_n_0\
    );
\clock_tick[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      O => \clock_tick[12]_i_5__1_n_0\
    );
\clock_tick[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      O => \clock_tick[16]_i_2__1_n_0\
    );
\clock_tick[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      O => \clock_tick[16]_i_3__1_n_0\
    );
\clock_tick[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      O => \clock_tick[16]_i_4__1_n_0\
    );
\clock_tick[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      O => \clock_tick[16]_i_5__1_n_0\
    );
\clock_tick[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      O => \clock_tick[20]_i_2__1_n_0\
    );
\clock_tick[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      O => \clock_tick[20]_i_3__1_n_0\
    );
\clock_tick[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      O => \clock_tick[20]_i_4__1_n_0\
    );
\clock_tick[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      O => \clock_tick[20]_i_5__1_n_0\
    );
\clock_tick[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      O => \clock_tick[24]_i_2__1_n_0\
    );
\clock_tick[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      O => \clock_tick[24]_i_3__1_n_0\
    );
\clock_tick[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      O => \clock_tick[24]_i_4__1_n_0\
    );
\clock_tick[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      O => \clock_tick[24]_i_5__1_n_0\
    );
\clock_tick[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      O => \clock_tick[28]_i_2__1_n_0\
    );
\clock_tick[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      O => \clock_tick[28]_i_3__1_n_0\
    );
\clock_tick[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      O => \clock_tick[28]_i_4__1_n_0\
    );
\clock_tick[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      O => \clock_tick[28]_i_5__1_n_0\
    );
\clock_tick[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      O => \clock_tick[4]_i_2__1_n_0\
    );
\clock_tick[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(6),
      O => \clock_tick[4]_i_3__1_n_0\
    );
\clock_tick[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(5),
      O => \clock_tick[4]_i_4__1_n_0\
    );
\clock_tick[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(4),
      O => \clock_tick[4]_i_5__1_n_0\
    );
\clock_tick[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      O => \clock_tick[8]_i_2__1_n_0\
    );
\clock_tick[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      O => \clock_tick[8]_i_3__1_n_0\
    );
\clock_tick[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      O => \clock_tick[8]_i_4__1_n_0\
    );
\clock_tick[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      O => \clock_tick[8]_i_5__1_n_0\
    );
\clock_tick_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__1_n_7\,
      Q => clock_tick_reg(0)
    );
\clock_tick_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clock_tick_reg[0]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[0]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[0]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clock_tick_reg[0]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[0]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[0]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[0]_i_1__1_n_7\,
      S(3) => \clock_tick[0]_i_2__1_n_0\,
      S(2) => \clock_tick[0]_i_3__1_n_0\,
      S(1) => \clock_tick[0]_i_4__1_n_0\,
      S(0) => \clock_tick[0]_i_5__1_n_0\
    );
\clock_tick_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__1_n_5\,
      Q => clock_tick_reg(10)
    );
\clock_tick_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__1_n_4\,
      Q => clock_tick_reg(11)
    );
\clock_tick_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__1_n_7\,
      Q => clock_tick_reg(12)
    );
\clock_tick_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[8]_i_1__1_n_0\,
      CO(3) => \clock_tick_reg[12]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[12]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[12]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[12]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[12]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[12]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[12]_i_1__1_n_7\,
      S(3) => \clock_tick[12]_i_2__1_n_0\,
      S(2) => \clock_tick[12]_i_3__1_n_0\,
      S(1) => \clock_tick[12]_i_4__1_n_0\,
      S(0) => \clock_tick[12]_i_5__1_n_0\
    );
\clock_tick_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__1_n_6\,
      Q => clock_tick_reg(13)
    );
\clock_tick_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__1_n_5\,
      Q => clock_tick_reg(14)
    );
\clock_tick_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__1_n_4\,
      Q => clock_tick_reg(15)
    );
\clock_tick_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__1_n_7\,
      Q => clock_tick_reg(16)
    );
\clock_tick_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[12]_i_1__1_n_0\,
      CO(3) => \clock_tick_reg[16]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[16]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[16]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[16]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[16]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[16]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[16]_i_1__1_n_7\,
      S(3) => \clock_tick[16]_i_2__1_n_0\,
      S(2) => \clock_tick[16]_i_3__1_n_0\,
      S(1) => \clock_tick[16]_i_4__1_n_0\,
      S(0) => \clock_tick[16]_i_5__1_n_0\
    );
\clock_tick_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__1_n_6\,
      Q => clock_tick_reg(17)
    );
\clock_tick_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__1_n_5\,
      Q => clock_tick_reg(18)
    );
\clock_tick_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__1_n_4\,
      Q => clock_tick_reg(19)
    );
\clock_tick_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__1_n_6\,
      Q => clock_tick_reg(1)
    );
\clock_tick_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__1_n_7\,
      Q => clock_tick_reg(20)
    );
\clock_tick_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[16]_i_1__1_n_0\,
      CO(3) => \clock_tick_reg[20]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[20]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[20]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[20]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[20]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[20]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[20]_i_1__1_n_7\,
      S(3) => \clock_tick[20]_i_2__1_n_0\,
      S(2) => \clock_tick[20]_i_3__1_n_0\,
      S(1) => \clock_tick[20]_i_4__1_n_0\,
      S(0) => \clock_tick[20]_i_5__1_n_0\
    );
\clock_tick_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__1_n_6\,
      Q => clock_tick_reg(21)
    );
\clock_tick_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__1_n_5\,
      Q => clock_tick_reg(22)
    );
\clock_tick_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__1_n_4\,
      Q => clock_tick_reg(23)
    );
\clock_tick_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__1_n_7\,
      Q => clock_tick_reg(24)
    );
\clock_tick_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[20]_i_1__1_n_0\,
      CO(3) => \clock_tick_reg[24]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[24]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[24]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[24]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[24]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[24]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[24]_i_1__1_n_7\,
      S(3) => \clock_tick[24]_i_2__1_n_0\,
      S(2) => \clock_tick[24]_i_3__1_n_0\,
      S(1) => \clock_tick[24]_i_4__1_n_0\,
      S(0) => \clock_tick[24]_i_5__1_n_0\
    );
\clock_tick_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__1_n_6\,
      Q => clock_tick_reg(25)
    );
\clock_tick_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__1_n_5\,
      Q => clock_tick_reg(26)
    );
\clock_tick_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__1_n_4\,
      Q => clock_tick_reg(27)
    );
\clock_tick_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__1_n_7\,
      Q => clock_tick_reg(28)
    );
\clock_tick_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_clock_tick_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \clock_tick_reg[28]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[28]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[28]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[28]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[28]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[28]_i_1__1_n_7\,
      S(3) => \clock_tick[28]_i_2__1_n_0\,
      S(2) => \clock_tick[28]_i_3__1_n_0\,
      S(1) => \clock_tick[28]_i_4__1_n_0\,
      S(0) => \clock_tick[28]_i_5__1_n_0\
    );
\clock_tick_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__1_n_6\,
      Q => clock_tick_reg(29)
    );
\clock_tick_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__1_n_5\,
      Q => clock_tick_reg(2)
    );
\clock_tick_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__1_n_5\,
      Q => clock_tick_reg(30)
    );
\clock_tick_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__1_n_4\,
      Q => clock_tick_reg(31)
    );
\clock_tick_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__1_n_4\,
      Q => clock_tick_reg(3)
    );
\clock_tick_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__1_n_7\,
      Q => clock_tick_reg(4)
    );
\clock_tick_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[0]_i_1__1_n_0\,
      CO(3) => \clock_tick_reg[4]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[4]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[4]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[4]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[4]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[4]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[4]_i_1__1_n_7\,
      S(3) => \clock_tick[4]_i_2__1_n_0\,
      S(2) => \clock_tick[4]_i_3__1_n_0\,
      S(1) => \clock_tick[4]_i_4__1_n_0\,
      S(0) => \clock_tick[4]_i_5__1_n_0\
    );
\clock_tick_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__1_n_6\,
      Q => clock_tick_reg(5)
    );
\clock_tick_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__1_n_5\,
      Q => clock_tick_reg(6)
    );
\clock_tick_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__1_n_4\,
      Q => clock_tick_reg(7)
    );
\clock_tick_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__1_n_7\,
      Q => clock_tick_reg(8)
    );
\clock_tick_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[4]_i_1__1_n_0\,
      CO(3) => \clock_tick_reg[8]_i_1__1_n_0\,
      CO(2) => \clock_tick_reg[8]_i_1__1_n_1\,
      CO(1) => \clock_tick_reg[8]_i_1__1_n_2\,
      CO(0) => \clock_tick_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[8]_i_1__1_n_4\,
      O(2) => \clock_tick_reg[8]_i_1__1_n_5\,
      O(1) => \clock_tick_reg[8]_i_1__1_n_6\,
      O(0) => \clock_tick_reg[8]_i_1__1_n_7\,
      S(3) => \clock_tick[8]_i_2__1_n_0\,
      S(2) => \clock_tick[8]_i_3__1_n_0\,
      S(1) => \clock_tick[8]_i_4__1_n_0\,
      S(0) => \clock_tick[8]_i_5__1_n_0\
    );
\clock_tick_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__1_n_6\,
      Q => clock_tick_reg(9)
    );
\command_queue_in[32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF8000FFFF"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg_3,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_ARADDR(1),
      I5 => S_AXI_1_AWADDR(1),
      O => \command_queue_in[32]_i_1__1_n_0\
    );
\command_queue_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(0),
      Q => \command_queue_in_reg_n_0_[0]\
    );
\command_queue_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(12),
      Q => \command_queue_in_reg_n_0_[12]\
    );
\command_queue_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(13),
      Q => \command_queue_in_reg_n_0_[13]\
    );
\command_queue_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(1),
      Q => \command_queue_in_reg_n_0_[1]\
    );
\command_queue_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(24),
      Q => \command_queue_in_reg_n_0_[24]\
    );
\command_queue_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(28),
      Q => \command_queue_in_reg_n_0_[28]\
    );
\command_queue_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(2),
      Q => \command_queue_in_reg_n_0_[2]\
    );
\command_queue_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_in[32]_i_1__1_n_0\,
      Q => \command_queue_in_reg_n_0_[32]\
    );
\command_queue_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(3),
      Q => \command_queue_in_reg_n_0_[3]\
    );
\command_queue_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(4),
      Q => \command_queue_in_reg_n_0_[4]\
    );
\command_queue_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(5),
      Q => \command_queue_in_reg_n_0_[5]\
    );
\command_queue_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_1_WDATA(6),
      Q => \command_queue_in_reg_n_0_[6]\
    );
\command_queue_mem[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][0]_i_1__1_n_0\
    );
\command_queue_mem[0][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][12]_i_1__1_n_0\
    );
\command_queue_mem[0][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][13]_i_1__1_n_0\
    );
\command_queue_mem[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][1]_i_1__1_n_0\
    );
\command_queue_mem[0][24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][24]_i_1__1_n_0\
    );
\command_queue_mem[0][28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][28]_i_1__1_n_0\
    );
\command_queue_mem[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][2]_i_1__1_n_0\
    );
\command_queue_mem[0][32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010FF1010"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[0][32]_i_1__1_n_0\
    );
\command_queue_mem[0][32]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][32]_i_2__1_n_0\
    );
\command_queue_mem[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][3]_i_1__1_n_0\
    );
\command_queue_mem[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][4]_i_1__1_n_0\
    );
\command_queue_mem[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][5]_i_1__1_n_0\
    );
\command_queue_mem[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][6]_i_1__1_n_0\
    );
\command_queue_mem[1][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][0]_i_1__1_n_0\
    );
\command_queue_mem[1][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][12]_i_1__1_n_0\
    );
\command_queue_mem[1][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][13]_i_1__1_n_0\
    );
\command_queue_mem[1][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][1]_i_1__1_n_0\
    );
\command_queue_mem[1][24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][24]_i_1__1_n_0\
    );
\command_queue_mem[1][28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][28]_i_1__1_n_0\
    );
\command_queue_mem[1][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][2]_i_1__1_n_0\
    );
\command_queue_mem[1][32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[1][32]_i_1__1_n_0\
    );
\command_queue_mem[1][32]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][32]_i_2__1_n_0\
    );
\command_queue_mem[1][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][3]_i_1__1_n_0\
    );
\command_queue_mem[1][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][4]_i_1__1_n_0\
    );
\command_queue_mem[1][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][5]_i_1__1_n_0\
    );
\command_queue_mem[1][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][6]_i_1__1_n_0\
    );
\command_queue_mem[2][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][0]_i_1__1_n_0\
    );
\command_queue_mem[2][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][12]_i_1__1_n_0\
    );
\command_queue_mem[2][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][13]_i_1__1_n_0\
    );
\command_queue_mem[2][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][1]_i_1__1_n_0\
    );
\command_queue_mem[2][24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][24]_i_1__1_n_0\
    );
\command_queue_mem[2][28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][28]_i_1__1_n_0\
    );
\command_queue_mem[2][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][2]_i_1__1_n_0\
    );
\command_queue_mem[2][32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_address(1),
      I5 => command_queue_write_reg_n_0,
      O => \command_queue_mem[2][32]_i_1__1_n_0\
    );
\command_queue_mem[2][32]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][32]_i_2__1_n_0\
    );
\command_queue_mem[2][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][3]_i_1__1_n_0\
    );
\command_queue_mem[2][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][4]_i_1__1_n_0\
    );
\command_queue_mem[2][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][5]_i_1__1_n_0\
    );
\command_queue_mem[2][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][6]_i_1__1_n_0\
    );
\command_queue_mem[3][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][0]_i_1__1_n_0\
    );
\command_queue_mem[3][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][12]_i_1__1_n_0\
    );
\command_queue_mem[3][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][13]_i_1__1_n_0\
    );
\command_queue_mem[3][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][1]_i_1__1_n_0\
    );
\command_queue_mem[3][24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][24]_i_1__1_n_0\
    );
\command_queue_mem[3][28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][28]_i_1__1_n_0\
    );
\command_queue_mem[3][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][2]_i_1__1_n_0\
    );
\command_queue_mem[3][32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[3][32]_i_1__1_n_0\
    );
\command_queue_mem[3][32]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][32]_i_2__1_n_0\
    );
\command_queue_mem[3][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][3]_i_1__1_n_0\
    );
\command_queue_mem[3][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][4]_i_1__1_n_0\
    );
\command_queue_mem[3][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][5]_i_1__1_n_0\
    );
\command_queue_mem[3][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][6]_i_1__1_n_0\
    );
\command_queue_mem_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][0]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][0]\
    );
\command_queue_mem_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][12]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][12]\
    );
\command_queue_mem_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][13]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][13]\
    );
\command_queue_mem_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][1]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][1]\
    );
\command_queue_mem_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][24]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][24]\
    );
\command_queue_mem_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][28]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][28]\
    );
\command_queue_mem_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][2]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][2]\
    );
\command_queue_mem_reg[0][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][32]_i_2__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][32]\
    );
\command_queue_mem_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][3]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][3]\
    );
\command_queue_mem_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][4]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][4]\
    );
\command_queue_mem_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][5]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][5]\
    );
\command_queue_mem_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[0][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][6]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][6]\
    );
\command_queue_mem_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][0]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][0]\
    );
\command_queue_mem_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][12]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][12]\
    );
\command_queue_mem_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][13]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][13]\
    );
\command_queue_mem_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][1]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][1]\
    );
\command_queue_mem_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][24]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][24]\
    );
\command_queue_mem_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][28]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][28]\
    );
\command_queue_mem_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][2]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][2]\
    );
\command_queue_mem_reg[1][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][32]_i_2__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][32]\
    );
\command_queue_mem_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][3]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][3]\
    );
\command_queue_mem_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][4]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][4]\
    );
\command_queue_mem_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][5]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][5]\
    );
\command_queue_mem_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[1][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][6]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][6]\
    );
\command_queue_mem_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][0]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][0]\
    );
\command_queue_mem_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][12]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][12]\
    );
\command_queue_mem_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][13]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][13]\
    );
\command_queue_mem_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][1]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][1]\
    );
\command_queue_mem_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][24]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][24]\
    );
\command_queue_mem_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][28]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][28]\
    );
\command_queue_mem_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][2]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][2]\
    );
\command_queue_mem_reg[2][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][32]_i_2__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][32]\
    );
\command_queue_mem_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][3]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][3]\
    );
\command_queue_mem_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][4]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][4]\
    );
\command_queue_mem_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][5]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][5]\
    );
\command_queue_mem_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[2][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][6]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][6]\
    );
\command_queue_mem_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][0]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][0]\
    );
\command_queue_mem_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][12]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][12]\
    );
\command_queue_mem_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][13]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][13]\
    );
\command_queue_mem_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][1]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][1]\
    );
\command_queue_mem_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][24]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][24]\
    );
\command_queue_mem_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][28]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][28]\
    );
\command_queue_mem_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][2]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][2]\
    );
\command_queue_mem_reg[3][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][32]_i_2__1_n_0\,
      Q => p_5_in
    );
\command_queue_mem_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][3]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][3]\
    );
\command_queue_mem_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][4]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][4]\
    );
\command_queue_mem_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][5]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][5]\
    );
\command_queue_mem_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \command_queue_mem[3][32]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][6]_i_1__1_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][6]\
    );
\command_queue_read_address[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_read_reg_n_0,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      O => \command_queue_read_address[0]_i_1__1_n_0\
    );
\command_queue_read_address[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => command_queue_read_reg_n_0,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      O => \command_queue_read_address[1]_i_1__1_n_0\
    );
\command_queue_read_address[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_address[2]_i_1__1_n_0\
    );
\command_queue_read_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[0]_i_1__1_n_0\,
      Q => \command_queue_read_address_reg_n_0_[0]\
    );
\command_queue_read_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[1]_i_1__1_n_0\,
      Q => \command_queue_read_address_reg_n_0_[1]\
    );
\command_queue_read_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[2]_i_1__1_n_0\,
      Q => \command_queue_read_address_reg_n_0_[2]\
    );
\command_queue_read_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \command_queue_read_i_2__1_n_0\,
      O => \command_queue_read_i_1__1_n_0\
    );
\command_queue_read_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_write_address(1),
      I4 => \command_queue_write_address__0\(2),
      I5 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_i_2__1_n_0\
    );
command_queue_read_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \command_queue_read_i_1__1_n_0\,
      Q => command_queue_read_reg_n_0,
      R => \^global_clock_reg[0]_0\
    );
\command_queue_write_address[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_write_reg_n_0,
      I1 => command_queue_write_address(0),
      O => \command_queue_write_address[0]_i_1__1_n_0\
    );
\command_queue_write_address[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => command_queue_write_reg_n_0,
      I2 => command_queue_write_address(1),
      O => \command_queue_write_address[1]_i_1__1_n_0\
    );
\command_queue_write_address[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => command_queue_write_address(1),
      I1 => command_queue_write_address(0),
      I2 => command_queue_write_reg_n_0,
      I3 => \command_queue_write_address__0\(2),
      O => \command_queue_write_address[2]_i_1__1_n_0\
    );
\command_queue_write_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[0]_i_1__1_n_0\,
      Q => command_queue_write_address(0)
    );
\command_queue_write_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[1]_i_1__1_n_0\,
      Q => command_queue_write_address(1)
    );
\command_queue_write_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[2]_i_1__1_n_0\,
      Q => \command_queue_write_address__0\(2)
    );
\command_queue_write_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^slave_address\(0),
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \command_queue_write_i_3__1_n_0\,
      O => command_queue_write
    );
\command_queue_write_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => S_AXI_1_WVALID,
      I1 => S_AXI_1_AWVALID,
      I2 => axi_awready_reg_3,
      I3 => axi_wready_reg,
      I4 => \^rni_chipselect6_out\,
      O => \^toggle_bits_cpu_side_reg[0]_0\
    );
\command_queue_write_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFACFCA"
    )
        port map (
      I0 => S_AXI_1_AWADDR(3),
      I1 => S_AXI_1_ARADDR(3),
      I2 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I3 => S_AXI_1_AWADDR(4),
      I4 => S_AXI_1_ARADDR(4),
      I5 => \command_queue_write_i_4__1_n_0\,
      O => \command_queue_write_i_3__1_n_0\
    );
\command_queue_write_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD8"
    )
        port map (
      I0 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_1_ARADDR(2),
      I2 => S_AXI_1_AWADDR(2),
      I3 => \^rni_readdata_delayed_reg[0]\,
      O => \command_queue_write_i_4__1_n_0\
    );
command_queue_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => command_queue_write,
      Q => command_queue_write_reg_n_0
    );
\dap_rni_select_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000330A000A33"
    )
        port map (
      I0 => \^dap_rni_select_reg\,
      I1 => S_AXI_1_AWADDR(9),
      I2 => S_AXI_1_ARADDR(9),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(8),
      I5 => S_AXI_1_ARADDR(8),
      O => \^rni_chipselect6_out\
    );
\dap_send_buffer_select_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_1_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      O => \^dap_rni_select_reg\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(0),
      Q => RAM_reg_0(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(2),
      Q => RAM_reg_0(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(3),
      Q => RAM_reg_0(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(4),
      Q => RAM_reg_0(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(5),
      Q => RAM_reg_0(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(6),
      Q => RAM_reg_0(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(7),
      Q => RAM_reg_0(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(8),
      Q => RAM_reg_0(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(9),
      Q => RAM_reg_0(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(10),
      Q => RAM_reg_0(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(11),
      Q => RAM_reg_0(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(1),
      Q => RAM_reg_0(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(12),
      Q => RAM_reg_0(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(13),
      Q => RAM_reg_0(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(14),
      Q => RAM_reg_0(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(15),
      Q => RAM_reg_0(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(16),
      Q => RAM_reg_0(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(17),
      Q => RAM_reg_0(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(18),
      Q => RAM_reg_0(26)
    );
\data_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(19),
      Q => RAM_reg_0(27)
    );
\data_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(20),
      Q => RAM_reg_0(28)
    );
\data_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(21),
      Q => RAM_reg_0(29)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(2),
      Q => RAM_reg_0(2)
    );
\data_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(22),
      Q => RAM_reg_0(30)
    );
\data_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(23),
      Q => RAM_reg_0(31)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(3),
      Q => RAM_reg_0(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(4),
      Q => RAM_reg_0(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(5),
      Q => RAM_reg_0(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(6),
      Q => RAM_reg_0(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(7),
      Q => RAM_reg_0(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(0),
      Q => RAM_reg_0(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(1),
      Q => RAM_reg_0(9)
    );
\delay[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(0),
      I2 => \^out\(1),
      O => \delay[0]_i_1__1_n_0\
    );
\delay[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \^out\(1),
      O => \delay[1]_i_1__1_n_0\
    );
\delay[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(1),
      I1 => \delay__0\(0),
      I2 => \delay__0\(2),
      I3 => \^out\(0),
      O => \delay[2]_i_1__1_n_0\
    );
\delay[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444441"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(3),
      I2 => \delay__0\(1),
      I3 => \delay__0\(0),
      I4 => \delay__0\(2),
      I5 => \^out\(1),
      O => \delay[3]_i_1__1_n_0\
    );
\delay[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(4),
      I2 => \delay[4]_i_2__1_n_0\,
      I3 => \^out\(1),
      O => \delay[4]_i_1__1_n_0\
    );
\delay[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(2),
      I1 => \delay__0\(0),
      I2 => \delay__0\(1),
      I3 => \delay__0\(3),
      O => \delay[4]_i_2__1_n_0\
    );
\delay[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_1_ARESETN,
      O => \delay[5]_i_1__1_n_0\
    );
\delay[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(5),
      I2 => \delay[5]_i_3__1_n_0\,
      I3 => \^out\(1),
      O => \delay[5]_i_2__1_n_0\
    );
\delay[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay__0\(3),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \delay__0\(2),
      I4 => \delay__0\(4),
      O => \delay[5]_i_3__1_n_0\
    );
\delay[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \delay[8]_i_5__1_n_0\,
      I1 => \delay__0\(6),
      I2 => \^out\(0),
      O => \delay[6]_i_1__1_n_0\
    );
\delay[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(6),
      I1 => \delay[8]_i_5__1_n_0\,
      I2 => \delay__0\(7),
      I3 => \^out\(0),
      O => \delay[7]_i_1__1_n_0\
    );
\delay[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_1_ARESETN,
      O => \delay[8]_i_1__1_n_0\
    );
\delay[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5008000800000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \delay[8]_i_4__1_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_1_ARESETN,
      O => \delay[8]_i_2__1_n_0\
    );
\delay[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5__1_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      I4 => \^out\(0),
      O => \delay[8]_i_3__1_n_0\
    );
\delay[8]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5__1_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      O => \delay[8]_i_4__1_n_0\
    );
\delay[8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay__0\(4),
      I1 => \delay__0\(2),
      I2 => \delay__0\(0),
      I3 => \delay__0\(1),
      I4 => \delay__0\(3),
      I5 => \delay__0\(5),
      O => \delay[8]_i_5__1_n_0\
    );
\delay_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[0]_i_1__1_n_0\,
      Q => \delay__0\(0),
      S => \delay[5]_i_1__1_n_0\
    );
\delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[1]_i_1__1_n_0\,
      Q => \delay__0\(1),
      S => \delay[5]_i_1__1_n_0\
    );
\delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[2]_i_1__1_n_0\,
      Q => \delay__0\(2),
      R => \delay[8]_i_1__1_n_0\
    );
\delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[3]_i_1__1_n_0\,
      Q => \delay__0\(3),
      S => \delay[5]_i_1__1_n_0\
    );
\delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[4]_i_1__1_n_0\,
      Q => \delay__0\(4),
      S => \delay[5]_i_1__1_n_0\
    );
\delay_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[5]_i_2__1_n_0\,
      Q => \delay__0\(5),
      S => \delay[5]_i_1__1_n_0\
    );
\delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[6]_i_1__1_n_0\,
      Q => \delay__0\(6),
      R => \delay[8]_i_1__1_n_0\
    );
\delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[7]_i_1__1_n_0\,
      Q => \delay__0\(7),
      R => \delay[8]_i_1__1_n_0\
    );
\delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \delay[8]_i_2__1_n_0\,
      D => \delay[8]_i_3__1_n_0\,
      Q => \delay__0\(8),
      R => \delay[8]_i_1__1_n_0\
    );
\dest_col[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1__1_n_0\,
      I1 => S_AXI_1_ARESETN,
      I2 => \dest_col[0]_i_2__1_n_0\,
      I3 => \dest_col[0]_i_3__1_n_0\,
      I4 => dest_col,
      O => \dest_col[0]_i_1__1_n_0\
    );
\dest_col[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\,
      I3 => \src_buffer[0]_i_2__1_n_0\,
      I4 => \dest_pid[7]_i_9__1_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][EW]\,
      O => \dest_col[0]_i_2__1_n_0\
    );
\dest_col[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4__1_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\,
      I2 => \dest_pid[7]_i_5__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I5 => \dest_col[0]_i_4__1_n_0\,
      O => \dest_col[0]_i_3__1_n_0\
    );
\dest_col[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][28]\,
      I4 => \command_queue_mem_reg_n_0_[1][28]\,
      I5 => \command_queue_mem_reg_n_0_[2][28]\,
      O => \dest_col[0]_i_4__1_n_0\
    );
\dest_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \dest_col[0]_i_1__1_n_0\,
      Q => dest_col,
      R => '0'
    );
\dest_pid[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(0),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(0),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[0]_i_2__1_n_0\,
      O => \dest_pid[0]_i_1__1_n_0\
    );
\dest_pid[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(0),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(0),
      O => \dest_pid[0]_i_2__1_n_0\
    );
\dest_pid[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(1),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(1),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[1]_i_2__1_n_0\,
      O => \dest_pid[1]_i_1__1_n_0\
    );
\dest_pid[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(1),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(1),
      O => \dest_pid[1]_i_2__1_n_0\
    );
\dest_pid[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(2),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(2),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[2]_i_2__1_n_0\,
      O => \dest_pid[2]_i_1__1_n_0\
    );
\dest_pid[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(2),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(2),
      O => \dest_pid[2]_i_2__1_n_0\
    );
\dest_pid[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(3),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(3),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[3]_i_2__1_n_0\,
      O => \dest_pid[3]_i_1__1_n_0\
    );
\dest_pid[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(3),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(3),
      O => \dest_pid[3]_i_2__1_n_0\
    );
\dest_pid[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(4),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(4),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[4]_i_2__1_n_0\,
      O => \dest_pid[4]_i_1__1_n_0\
    );
\dest_pid[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(4),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(4),
      O => \dest_pid[4]_i_2__1_n_0\
    );
\dest_pid[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(5),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(5),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[5]_i_2__1_n_0\,
      O => \dest_pid[5]_i_1__1_n_0\
    );
\dest_pid[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(5),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(5),
      O => \dest_pid[5]_i_2__1_n_0\
    );
\dest_pid[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(6),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(6),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[6]_i_2__1_n_0\,
      O => \dest_pid[6]_i_1__1_n_0\
    );
\dest_pid[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(6),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(6),
      O => \dest_pid[6]_i_2__1_n_0\
    );
\dest_pid[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \src_buffer[1]_i_1__1_n_0\,
      I1 => S_AXI_1_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      O => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \src_buffer[1]_i_1__1_n_0\,
      I1 => S_AXI_1_ARESETN,
      O => \dest_pid[7]_i_2__1_n_0\
    );
\dest_pid[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(7),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(7),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \dest_pid[7]_i_6__1_n_0\,
      O => \dest_pid[7]_i_3__1_n_0\
    );
\dest_pid[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \dest_pid[7]_i_7__1_n_0\,
      I1 => \dest_pid[7]_i_8__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\,
      O => \dest_pid[7]_i_4__1_n_0\
    );
\dest_pid[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \dest_pid[7]_i_8__1_n_0\,
      I1 => \dest_pid[7]_i_7__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\,
      O => \dest_pid[7]_i_5__1_n_0\
    );
\dest_pid[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(7),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(7),
      O => \dest_pid[7]_i_6__1_n_0\
    );
\dest_pid[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][12]\,
      I4 => \command_queue_mem_reg_n_0_[1][12]\,
      I5 => \command_queue_mem_reg_n_0_[2][12]\,
      O => \dest_pid[7]_i_7__1_n_0\
    );
\dest_pid[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][13]\,
      I4 => \command_queue_mem_reg_n_0_[1][13]\,
      I5 => \command_queue_mem_reg_n_0_[2][13]\,
      O => \dest_pid[7]_i_8__1_n_0\
    );
\dest_pid[7]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dest_pid[7]_i_7__1_n_0\,
      I1 => \dest_pid[7]_i_8__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\,
      O => \dest_pid[7]_i_9__1_n_0\
    );
\dest_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[0]_i_1__1_n_0\,
      Q => dest_pid(0),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[1]_i_1__1_n_0\,
      Q => dest_pid(1),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[2]_i_1__1_n_0\,
      Q => dest_pid(2),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[3]_i_1__1_n_0\,
      Q => dest_pid(3),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[4]_i_1__1_n_0\,
      Q => dest_pid(4),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[5]_i_1__1_n_0\,
      Q => dest_pid(5),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[6]_i_1__1_n_0\,
      Q => dest_pid(6),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \dest_pid[7]_i_3__1_n_0\,
      Q => dest_pid(7),
      R => \dest_pid[7]_i_1__1_n_0\
    );
\dest_row[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1__1_n_0\,
      I1 => S_AXI_1_ARESETN,
      I2 => \dest_row[0]_i_2__1_n_0\,
      I3 => \dest_row[0]_i_3__1_n_0\,
      I4 => dest_row,
      O => \dest_row[0]_i_1__1_n_0\
    );
\dest_row[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\,
      I3 => \src_buffer[0]_i_2__1_n_0\,
      I4 => \dest_pid[7]_i_9__1_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][NS]\,
      O => \dest_row[0]_i_2__1_n_0\
    );
\dest_row[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4__1_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\,
      I2 => \dest_pid[7]_i_5__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2__1_n_0\,
      I5 => \dest_row[0]_i_4__1_n_0\,
      O => \dest_row[0]_i_3__1_n_0\
    );
\dest_row[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][24]\,
      I4 => \command_queue_mem_reg_n_0_[1][24]\,
      I5 => \command_queue_mem_reg_n_0_[2][24]\,
      O => \dest_row[0]_i_4__1_n_0\
    );
\dest_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \dest_row[0]_i_1__1_n_0\,
      Q => dest_row,
      R => '0'
    );
\global_clock[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(3),
      O => \global_clock[0]_i_3__1_n_0\
    );
\global_clock[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(2),
      O => \global_clock[0]_i_4__1_n_0\
    );
\global_clock[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(1),
      O => \global_clock[0]_i_5__1_n_0\
    );
\global_clock[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => global_clock_reg(0),
      O => \global_clock[0]_i_6__1_n_0\
    );
\global_clock[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(15),
      O => \global_clock[12]_i_2__1_n_0\
    );
\global_clock[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(14),
      O => \global_clock[12]_i_3__1_n_0\
    );
\global_clock[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(13),
      O => \global_clock[12]_i_4__1_n_0\
    );
\global_clock[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(12),
      O => \global_clock[12]_i_5__1_n_0\
    );
\global_clock[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(19),
      O => \global_clock[16]_i_2__1_n_0\
    );
\global_clock[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(18),
      O => \global_clock[16]_i_3__1_n_0\
    );
\global_clock[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(17),
      O => \global_clock[16]_i_4__1_n_0\
    );
\global_clock[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(16),
      O => \global_clock[16]_i_5__1_n_0\
    );
\global_clock[20]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(23),
      O => \global_clock[20]_i_2__1_n_0\
    );
\global_clock[20]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(22),
      O => \global_clock[20]_i_3__1_n_0\
    );
\global_clock[20]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(21),
      O => \global_clock[20]_i_4__1_n_0\
    );
\global_clock[20]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(20),
      O => \global_clock[20]_i_5__1_n_0\
    );
\global_clock[24]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(27),
      O => \global_clock[24]_i_2__1_n_0\
    );
\global_clock[24]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(26),
      O => \global_clock[24]_i_3__1_n_0\
    );
\global_clock[24]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(25),
      O => \global_clock[24]_i_4__1_n_0\
    );
\global_clock[24]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(24),
      O => \global_clock[24]_i_5__1_n_0\
    );
\global_clock[28]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(31),
      O => \global_clock[28]_i_2__1_n_0\
    );
\global_clock[28]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(30),
      O => \global_clock[28]_i_3__1_n_0\
    );
\global_clock[28]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(29),
      O => \global_clock[28]_i_4__1_n_0\
    );
\global_clock[28]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(28),
      O => \global_clock[28]_i_5__1_n_0\
    );
\global_clock[32]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(35),
      O => \global_clock[32]_i_2__1_n_0\
    );
\global_clock[32]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(34),
      O => \global_clock[32]_i_3__1_n_0\
    );
\global_clock[32]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(33),
      O => \global_clock[32]_i_4__1_n_0\
    );
\global_clock[32]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(32),
      O => \global_clock[32]_i_5__1_n_0\
    );
\global_clock[36]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(39),
      O => \global_clock[36]_i_2__1_n_0\
    );
\global_clock[36]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(38),
      O => \global_clock[36]_i_3__1_n_0\
    );
\global_clock[36]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(37),
      O => \global_clock[36]_i_4__1_n_0\
    );
\global_clock[36]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(36),
      O => \global_clock[36]_i_5__1_n_0\
    );
\global_clock[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(7),
      O => \global_clock[4]_i_2__1_n_0\
    );
\global_clock[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(6),
      O => \global_clock[4]_i_3__1_n_0\
    );
\global_clock[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(5),
      O => \global_clock[4]_i_4__1_n_0\
    );
\global_clock[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(4),
      O => \global_clock[4]_i_5__1_n_0\
    );
\global_clock[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(11),
      O => \global_clock[8]_i_2__1_n_0\
    );
\global_clock[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(10),
      O => \global_clock[8]_i_3__1_n_0\
    );
\global_clock[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(9),
      O => \global_clock[8]_i_4__1_n_0\
    );
\global_clock[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(8),
      O => \global_clock[8]_i_5__1_n_0\
    );
\global_clock_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__1_n_7\,
      Q => global_clock_reg(0)
    );
\global_clock_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \global_clock_reg[0]_i_2__1_n_0\,
      CO(2) => \global_clock_reg[0]_i_2__1_n_1\,
      CO(1) => \global_clock_reg[0]_i_2__1_n_2\,
      CO(0) => \global_clock_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \global_clock_reg[0]_i_2__1_n_4\,
      O(2) => \global_clock_reg[0]_i_2__1_n_5\,
      O(1) => \global_clock_reg[0]_i_2__1_n_6\,
      O(0) => \global_clock_reg[0]_i_2__1_n_7\,
      S(3) => \global_clock[0]_i_3__1_n_0\,
      S(2) => \global_clock[0]_i_4__1_n_0\,
      S(1) => \global_clock[0]_i_5__1_n_0\,
      S(0) => \global_clock[0]_i_6__1_n_0\
    );
\global_clock_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__1_n_5\,
      Q => global_clock_reg(10)
    );
\global_clock_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__1_n_4\,
      Q => global_clock_reg(11)
    );
\global_clock_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__1_n_7\,
      Q => global_clock_reg(12)
    );
\global_clock_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[8]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[12]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[12]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[12]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[12]_i_1__1_n_4\,
      O(2) => \global_clock_reg[12]_i_1__1_n_5\,
      O(1) => \global_clock_reg[12]_i_1__1_n_6\,
      O(0) => \global_clock_reg[12]_i_1__1_n_7\,
      S(3) => \global_clock[12]_i_2__1_n_0\,
      S(2) => \global_clock[12]_i_3__1_n_0\,
      S(1) => \global_clock[12]_i_4__1_n_0\,
      S(0) => \global_clock[12]_i_5__1_n_0\
    );
\global_clock_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__1_n_6\,
      Q => global_clock_reg(13)
    );
\global_clock_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__1_n_5\,
      Q => global_clock_reg(14)
    );
\global_clock_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__1_n_4\,
      Q => global_clock_reg(15)
    );
\global_clock_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__1_n_7\,
      Q => global_clock_reg(16)
    );
\global_clock_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[12]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[16]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[16]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[16]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[16]_i_1__1_n_4\,
      O(2) => \global_clock_reg[16]_i_1__1_n_5\,
      O(1) => \global_clock_reg[16]_i_1__1_n_6\,
      O(0) => \global_clock_reg[16]_i_1__1_n_7\,
      S(3) => \global_clock[16]_i_2__1_n_0\,
      S(2) => \global_clock[16]_i_3__1_n_0\,
      S(1) => \global_clock[16]_i_4__1_n_0\,
      S(0) => \global_clock[16]_i_5__1_n_0\
    );
\global_clock_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__1_n_6\,
      Q => global_clock_reg(17)
    );
\global_clock_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__1_n_5\,
      Q => global_clock_reg(18)
    );
\global_clock_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__1_n_4\,
      Q => global_clock_reg(19)
    );
\global_clock_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__1_n_6\,
      Q => global_clock_reg(1)
    );
\global_clock_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__1_n_7\,
      Q => global_clock_reg(20)
    );
\global_clock_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[16]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[20]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[20]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[20]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[20]_i_1__1_n_4\,
      O(2) => \global_clock_reg[20]_i_1__1_n_5\,
      O(1) => \global_clock_reg[20]_i_1__1_n_6\,
      O(0) => \global_clock_reg[20]_i_1__1_n_7\,
      S(3) => \global_clock[20]_i_2__1_n_0\,
      S(2) => \global_clock[20]_i_3__1_n_0\,
      S(1) => \global_clock[20]_i_4__1_n_0\,
      S(0) => \global_clock[20]_i_5__1_n_0\
    );
\global_clock_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__1_n_6\,
      Q => global_clock_reg(21)
    );
\global_clock_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__1_n_5\,
      Q => global_clock_reg(22)
    );
\global_clock_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__1_n_4\,
      Q => global_clock_reg(23)
    );
\global_clock_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__1_n_7\,
      Q => global_clock_reg(24)
    );
\global_clock_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[20]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[24]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[24]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[24]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[24]_i_1__1_n_4\,
      O(2) => \global_clock_reg[24]_i_1__1_n_5\,
      O(1) => \global_clock_reg[24]_i_1__1_n_6\,
      O(0) => \global_clock_reg[24]_i_1__1_n_7\,
      S(3) => \global_clock[24]_i_2__1_n_0\,
      S(2) => \global_clock[24]_i_3__1_n_0\,
      S(1) => \global_clock[24]_i_4__1_n_0\,
      S(0) => \global_clock[24]_i_5__1_n_0\
    );
\global_clock_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__1_n_6\,
      Q => global_clock_reg(25)
    );
\global_clock_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__1_n_5\,
      Q => global_clock_reg(26)
    );
\global_clock_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__1_n_4\,
      Q => global_clock_reg(27)
    );
\global_clock_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__1_n_7\,
      Q => global_clock_reg(28)
    );
\global_clock_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[24]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[28]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[28]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[28]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[28]_i_1__1_n_4\,
      O(2) => \global_clock_reg[28]_i_1__1_n_5\,
      O(1) => \global_clock_reg[28]_i_1__1_n_6\,
      O(0) => \global_clock_reg[28]_i_1__1_n_7\,
      S(3) => \global_clock[28]_i_2__1_n_0\,
      S(2) => \global_clock[28]_i_3__1_n_0\,
      S(1) => \global_clock[28]_i_4__1_n_0\,
      S(0) => \global_clock[28]_i_5__1_n_0\
    );
\global_clock_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__1_n_6\,
      Q => global_clock_reg(29)
    );
\global_clock_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__1_n_5\,
      Q => global_clock_reg(2)
    );
\global_clock_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__1_n_5\,
      Q => global_clock_reg(30)
    );
\global_clock_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__1_n_4\,
      Q => global_clock_reg(31)
    );
\global_clock_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__1_n_7\,
      Q => \global_clock_reg__0\(32)
    );
\global_clock_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[28]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[32]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[32]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[32]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[32]_i_1__1_n_4\,
      O(2) => \global_clock_reg[32]_i_1__1_n_5\,
      O(1) => \global_clock_reg[32]_i_1__1_n_6\,
      O(0) => \global_clock_reg[32]_i_1__1_n_7\,
      S(3) => \global_clock[32]_i_2__1_n_0\,
      S(2) => \global_clock[32]_i_3__1_n_0\,
      S(1) => \global_clock[32]_i_4__1_n_0\,
      S(0) => \global_clock[32]_i_5__1_n_0\
    );
\global_clock_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__1_n_6\,
      Q => \global_clock_reg__0\(33)
    );
\global_clock_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__1_n_5\,
      Q => \global_clock_reg__0\(34)
    );
\global_clock_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__1_n_4\,
      Q => \global_clock_reg__0\(35)
    );
\global_clock_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__1_n_7\,
      Q => \global_clock_reg__0\(36)
    );
\global_clock_reg[36]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[32]_i_1__1_n_0\,
      CO(3) => \NLW_global_clock_reg[36]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \global_clock_reg[36]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[36]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[36]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[36]_i_1__1_n_4\,
      O(2) => \global_clock_reg[36]_i_1__1_n_5\,
      O(1) => \global_clock_reg[36]_i_1__1_n_6\,
      O(0) => \global_clock_reg[36]_i_1__1_n_7\,
      S(3) => \global_clock[36]_i_2__1_n_0\,
      S(2) => \global_clock[36]_i_3__1_n_0\,
      S(1) => \global_clock[36]_i_4__1_n_0\,
      S(0) => \global_clock[36]_i_5__1_n_0\
    );
\global_clock_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__1_n_6\,
      Q => \global_clock_reg__0\(37)
    );
\global_clock_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__1_n_5\,
      Q => \global_clock_reg__0\(38)
    );
\global_clock_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__1_n_4\,
      Q => \global_clock_reg__0\(39)
    );
\global_clock_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__1_n_4\,
      Q => global_clock_reg(3)
    );
\global_clock_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__1_n_7\,
      Q => global_clock_reg(4)
    );
\global_clock_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[0]_i_2__1_n_0\,
      CO(3) => \global_clock_reg[4]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[4]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[4]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[4]_i_1__1_n_4\,
      O(2) => \global_clock_reg[4]_i_1__1_n_5\,
      O(1) => \global_clock_reg[4]_i_1__1_n_6\,
      O(0) => \global_clock_reg[4]_i_1__1_n_7\,
      S(3) => \global_clock[4]_i_2__1_n_0\,
      S(2) => \global_clock[4]_i_3__1_n_0\,
      S(1) => \global_clock[4]_i_4__1_n_0\,
      S(0) => \global_clock[4]_i_5__1_n_0\
    );
\global_clock_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__1_n_6\,
      Q => global_clock_reg(5)
    );
\global_clock_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__1_n_5\,
      Q => global_clock_reg(6)
    );
\global_clock_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__1_n_4\,
      Q => global_clock_reg(7)
    );
\global_clock_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__1_n_7\,
      Q => global_clock_reg(8)
    );
\global_clock_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[4]_i_1__1_n_0\,
      CO(3) => \global_clock_reg[8]_i_1__1_n_0\,
      CO(2) => \global_clock_reg[8]_i_1__1_n_1\,
      CO(1) => \global_clock_reg[8]_i_1__1_n_2\,
      CO(0) => \global_clock_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[8]_i_1__1_n_4\,
      O(2) => \global_clock_reg[8]_i_1__1_n_5\,
      O(1) => \global_clock_reg[8]_i_1__1_n_6\,
      O(0) => \global_clock_reg[8]_i_1__1_n_7\,
      S(3) => \global_clock[8]_i_2__1_n_0\,
      S(2) => \global_clock[8]_i_3__1_n_0\,
      S(1) => \global_clock[8]_i_4__1_n_0\,
      S(0) => \global_clock[8]_i_5__1_n_0\
    );
\global_clock_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__1_n_6\,
      Q => global_clock_reg(9)
    );
\interrupt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][0]_0\,
      O => \interrupt[0]_i_1__1_n_0\
    );
\interrupt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \recv_counter[3][6]_i_4__1_n_0\,
      I1 => \interrupt[1]_i_2__1_n_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \interrupt[1]_i_3__1_n_0\,
      O => \interrupt[1]_i_1__1_n_0\
    );
\interrupt[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(5),
      I1 => \recv_counter_reg[3]__0\(6),
      I2 => \recv_counter_reg[3]__0\(2),
      I3 => \recv_counter_reg[3]__0\(1),
      I4 => \recv_counter_reg[3]__0\(0),
      I5 => \interrupt[1]_i_4__1_n_0\,
      O => \interrupt[1]_i_2__1_n_0\
    );
\interrupt[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(2),
      I1 => \recv_counter_reg[2]__0\(4),
      I2 => \recv_counter_reg[2]__0\(5),
      I3 => \interrupt[1]_i_5__1_n_0\,
      O => \interrupt[1]_i_3__1_n_0\
    );
\interrupt[1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(3),
      I1 => \recv_counter_reg[3]__0\(4),
      O => \interrupt[1]_i_4__1_n_0\
    );
\interrupt[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \recv_counter_reg[2]__0\(3),
      I3 => \recv_counter_reg[2]__0\(6),
      I4 => \recv_counter_reg[2]__0\(1),
      I5 => \recv_counter_reg[2]__0\(0),
      O => \interrupt[1]_i_5__1_n_0\
    );
\interrupt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt[0]_i_1__1_n_0\,
      Q => \interrupt_reg_n_0_[0]\
    );
\interrupt_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFF04040404"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__1_n_0\,
      I4 => \interrupt_reg[0]_i_2__1_n_0\,
      I5 => \interrupt_reg_reg_n_0_[0]\,
      O => \interrupt_reg[0]_i_1__1_n_0\
    );
\interrupt_reg[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_1_WDATA(0),
      I2 => S_AXI_1_WDATA(1),
      O => \interrupt_reg[0]_i_2__1_n_0\
    );
\interrupt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt[1]_i_1__1_n_0\,
      Q => \interrupt_reg_n_0_[1]\
    );
\interrupt_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFF40404040"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__1_n_0\,
      I4 => \toggle_bits_cpu_side[1]_i_2__1_n_0\,
      I5 => \interrupt_reg_reg_n_0_[1]\,
      O => \interrupt_reg[1]_i_1__1_n_0\
    );
\interrupt_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF08080808"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__1_n_0\,
      I4 => \toggle_bits_cpu_side[2]_i_2__1_n_0\,
      I5 => \interrupt_reg_reg_n_0_[2]\,
      O => \interrupt_reg[2]_i_1__1_n_0\
    );
\interrupt_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF80808080"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__1_n_0\,
      I4 => \interrupt_reg[3]_i_3__1_n_0\,
      I5 => \interrupt_reg_reg_n_0_[3]\,
      O => \interrupt_reg[3]_i_1__1_n_0\
    );
\interrupt_reg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAFFFFEEFFFF"
    )
        port map (
      I0 => \command_queue_write_i_3__1_n_0\,
      I1 => S_AXI_1_AWADDR(1),
      I2 => S_AXI_1_ARADDR(1),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(0),
      I5 => S_AXI_1_ARADDR(0),
      O => \interrupt_reg[3]_i_2__1_n_0\
    );
\interrupt_reg[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_1_WDATA(0),
      I2 => S_AXI_1_WDATA(1),
      O => \interrupt_reg[3]_i_3__1_n_0\
    );
\interrupt_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[0]_i_1__1_n_0\,
      Q => \interrupt_reg_reg_n_0_[0]\
    );
\interrupt_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[1]_i_1__1_n_0\,
      Q => \interrupt_reg_reg_n_0_[1]\
    );
\interrupt_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[2]_i_1__1_n_0\,
      Q => \interrupt_reg_reg_n_0_[2]\
    );
\interrupt_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[3]_i_1__1_n_0\,
      Q => \interrupt_reg_reg_n_0_[3]\
    );
\interrupt_request_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^channel_status_reg[1][0]_0\,
      O => \interrupt_request_i_1__1_n_0\
    );
interrupt_request_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_request_i_1__1_n_0\,
      Q => interrupt_request_reg_n_0
    );
\mem_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => write_R_reg_1,
      Q => \^mem_address\(0),
      R => '0'
    );
\mem_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => write_R_reg_0,
      Q => \^mem_address\(1),
      R => '0'
    );
\minusOp_inferred__1/i_/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \minusOp_inferred__1/i_/i__n_0\
    );
\msg_length_reg[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__1_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[0][6]_i_1__1_n_0\
    );
\msg_length_reg[1][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__1_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[1][6]_i_1__1_n_0\
    );
\msg_length_reg[2][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[2][6]_i_1__1_n_0\
    );
\msg_length_reg[3][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[3][6]_i_1__1_n_0\
    );
\msg_length_reg[4][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__1_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[4][6]_i_1__1_n_0\
    );
\msg_length_reg[5][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__1_n_0\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[5][6]_i_1__1_n_0\
    );
\msg_length_reg[6][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \^toggle_address_noc_side\(2),
      I2 => \mem_reg[64]_1\,
      O => \msg_length_reg[6][6]_i_1__1_n_0\
    );
\msg_length_reg[7][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[7][6]_i_1__1_n_0\
    );
\msg_length_reg[7][6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^toggle_address_noc_side\(2),
      I1 => \^toggle_address_noc_side\(3),
      I2 => \^recv_address_reg[8]_0\,
      I3 => \^channel_nr\(0),
      I4 => \^toggle_address_noc_side\(0),
      I5 => \^toggle_address_noc_side\(1),
      O => \^channel_nr\(1)
    );
\msg_length_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[0]__0\(0)
    );
\msg_length_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[0]__0\(1)
    );
\msg_length_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[0]__0\(2)
    );
\msg_length_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[0]__0\(3)
    );
\msg_length_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[0]__0\(4)
    );
\msg_length_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[0]__0\(5)
    );
\msg_length_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[0][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[0]__0\(6)
    );
\msg_length_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[1]__0\(0)
    );
\msg_length_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[1]__0\(1)
    );
\msg_length_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[1]__0\(2)
    );
\msg_length_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[1]__0\(3)
    );
\msg_length_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[1]__0\(4)
    );
\msg_length_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[1]__0\(5)
    );
\msg_length_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[1][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[1]__0\(6)
    );
\msg_length_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[2]__0\(0)
    );
\msg_length_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[2]__0\(1)
    );
\msg_length_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[2]__0\(2)
    );
\msg_length_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[2]__0\(3)
    );
\msg_length_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[2]__0\(4)
    );
\msg_length_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[2]__0\(5)
    );
\msg_length_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[2][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[2]__0\(6)
    );
\msg_length_reg_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[3]__0\(0)
    );
\msg_length_reg_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[3]__0\(1)
    );
\msg_length_reg_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[3]__0\(2)
    );
\msg_length_reg_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[3]__0\(3)
    );
\msg_length_reg_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[3]__0\(4)
    );
\msg_length_reg_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[3]__0\(5)
    );
\msg_length_reg_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[3][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[3]__0\(6)
    );
\msg_length_reg_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[4]__0\(0)
    );
\msg_length_reg_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[4]__0\(1)
    );
\msg_length_reg_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[4]__0\(2)
    );
\msg_length_reg_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[4]__0\(3)
    );
\msg_length_reg_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[4]__0\(4)
    );
\msg_length_reg_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[4]__0\(5)
    );
\msg_length_reg_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[4][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[4]__0\(6)
    );
\msg_length_reg_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[5]__0\(0)
    );
\msg_length_reg_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[5]__0\(1)
    );
\msg_length_reg_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[5]__0\(2)
    );
\msg_length_reg_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[5]__0\(3)
    );
\msg_length_reg_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[5]__0\(4)
    );
\msg_length_reg_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[5]__0\(5)
    );
\msg_length_reg_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[5][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[5]__0\(6)
    );
\msg_length_reg_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[6]__0\(0)
    );
\msg_length_reg_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[6]__0\(1)
    );
\msg_length_reg_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[6]__0\(2)
    );
\msg_length_reg_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[6]__0\(3)
    );
\msg_length_reg_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[6]__0\(4)
    );
\msg_length_reg_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[6]__0\(5)
    );
\msg_length_reg_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[6][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[6]__0\(6)
    );
\msg_length_reg_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(8),
      Q => \msg_length_reg_reg[7]__0\(0)
    );
\msg_length_reg_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(9),
      Q => \msg_length_reg_reg[7]__0\(1)
    );
\msg_length_reg_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(10),
      Q => \msg_length_reg_reg[7]__0\(2)
    );
\msg_length_reg_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(11),
      Q => \msg_length_reg_reg[7]__0\(3)
    );
\msg_length_reg_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(12),
      Q => \msg_length_reg_reg[7]__0\(4)
    );
\msg_length_reg_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(13),
      Q => \msg_length_reg_reg[7]__0\(5)
    );
\msg_length_reg_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \msg_length_reg[7][6]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(14),
      Q => \msg_length_reg_reg[7]__0\(6)
    );
old_GlobalSync_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => Heartbeat,
      Q => \^toggle_bits_cpu_side_reg[1]_0\
    );
\outport[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(32),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[0]_i_2__1_n_0\,
      O => \outport[0]_i_1__1_n_0\
    );
\outport[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(0),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(0),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[0]_i_2__1_n_0\
    );
\outport[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3__1_n_0\,
      I2 => \Flit_id[2]_i_5__1_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[10]_i_2__1_n_0\,
      O => \outport[10]_i_1__1_n_0\
    );
\outport[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(10),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(10),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[10]_i_2__1_n_0\
    );
\outport[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(11),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(11),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[11]_i_2__1_n_0\
    );
\outport[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \send_counter[3]_i_3__1_n_0\,
      I2 => \Flit_id[2]_i_5__1_n_0\,
      I3 => \Flit_id[2]_i_3__1_n_0\,
      I4 => \^out\(2),
      O => \outport[11]_i_3__1_n_0\
    );
\outport[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041FFFF00410000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[12]_i_2__1_n_0\,
      I2 => \outport[12]_i_3__1_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[12]_i_4__1_n_0\,
      O => \outport[12]_i_1__1_n_0\
    );
\outport[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Flit_id[2]_i_5__1_n_0\,
      I1 => \Flit_id[2]_i_3__1_n_0\,
      I2 => \send_counter[3]_i_3__1_n_0\,
      O => \outport[12]_i_2__1_n_0\
    );
\outport[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][4]\,
      I4 => \command_queue_mem_reg_n_0_[1][4]\,
      I5 => \command_queue_mem_reg_n_0_[2][4]\,
      O => \outport[12]_i_3__1_n_0\
    );
\outport[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(12),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(12),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[12]_i_4__1_n_0\
    );
\outport[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[13]_i_2__1_n_0\,
      I2 => \outport[13]_i_3__1_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[13]_i_4__1_n_0\,
      O => \outport[13]_i_1__1_n_0\
    );
\outport[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][5]\,
      I4 => \command_queue_mem_reg_n_0_[1][5]\,
      I5 => \command_queue_mem_reg_n_0_[2][5]\,
      O => \outport[13]_i_2__1_n_0\
    );
\outport[13]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outport[12]_i_3__1_n_0\,
      I1 => \outport[12]_i_2__1_n_0\,
      O => \outport[13]_i_3__1_n_0\
    );
\outport[13]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(13),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(13),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[13]_i_4__1_n_0\
    );
\outport[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(14),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(14),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[14]_i_2__1_n_0\
    );
\outport[14]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[6]_i_5__1_n_0\,
      I2 => \outport[13]_i_3__1_n_0\,
      I3 => \outport[13]_i_2__1_n_0\,
      I4 => \^out\(2),
      O => \outport[14]_i_3__1_n_0\
    );
\outport[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(15),
      I3 => send_clock10_out,
      I4 => DOADO(15),
      I5 => \^out\(1),
      O => \outport[15]_i_1__1_n_0\
    );
\outport[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(16),
      I3 => send_clock10_out,
      I4 => DOADO(16),
      I5 => \^out\(1),
      O => \outport[16]_i_1__1_n_0\
    );
\outport[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(17),
      I3 => send_clock10_out,
      I4 => DOADO(17),
      I5 => \^out\(1),
      O => \outport[17]_i_1__1_n_0\
    );
\outport[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(18),
      I3 => send_clock10_out,
      I4 => DOADO(18),
      I5 => \^out\(1),
      O => \outport[18]_i_1__1_n_0\
    );
\outport[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(19),
      I3 => send_clock10_out,
      I4 => DOADO(19),
      I5 => \^out\(1),
      O => \outport[19]_i_1__1_n_0\
    );
\outport[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(33),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[1]_i_2__1_n_0\,
      O => \outport[1]_i_1__1_n_0\
    );
\outport[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(1),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(1),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[1]_i_2__1_n_0\
    );
\outport[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(20),
      I3 => send_clock10_out,
      I4 => DOADO(20),
      I5 => \^out\(1),
      O => \outport[20]_i_1__1_n_0\
    );
\outport[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(21),
      I3 => send_clock10_out,
      I4 => DOADO(21),
      I5 => \^out\(1),
      O => \outport[21]_i_1__1_n_0\
    );
\outport[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(22),
      I3 => send_clock10_out,
      I4 => DOADO(22),
      I5 => \^out\(1),
      O => \outport[22]_i_1__1_n_0\
    );
\outport[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(23),
      I3 => send_clock10_out,
      I4 => DOADO(23),
      I5 => \^out\(1),
      O => \outport[23]_i_1__1_n_0\
    );
\outport[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(24),
      I3 => send_clock10_out,
      I4 => DOADO(24),
      I5 => \^out\(1),
      O => \outport[24]_i_1__1_n_0\
    );
\outport[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(25),
      I3 => send_clock10_out,
      I4 => DOADO(25),
      I5 => \^out\(1),
      O => \outport[25]_i_1__1_n_0\
    );
\outport[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(26),
      I3 => send_clock10_out,
      I4 => DOADO(26),
      I5 => \^out\(1),
      O => \outport[26]_i_1__1_n_0\
    );
\outport[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(27),
      I3 => send_clock10_out,
      I4 => DOADO(27),
      I5 => \^out\(1),
      O => \outport[27]_i_1__1_n_0\
    );
\outport[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(28),
      I3 => send_clock10_out,
      I4 => DOADO(28),
      I5 => \^out\(1),
      O => \outport[28]_i_1__1_n_0\
    );
\outport[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(29),
      I3 => send_clock10_out,
      I4 => DOADO(29),
      I5 => \^out\(1),
      O => \outport[29]_i_1__1_n_0\
    );
\outport[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(34),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[2]_i_2__1_n_0\,
      O => \outport[2]_i_1__1_n_0\
    );
\outport[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(2),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(2),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[2]_i_2__1_n_0\
    );
\outport[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(30),
      I3 => send_clock10_out,
      I4 => DOADO(30),
      I5 => \^out\(1),
      O => \outport[30]_i_1__1_n_0\
    );
\outport[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(31),
      I3 => send_clock10_out,
      I4 => DOADO(31),
      I5 => \^out\(1),
      O => \outport[31]_i_1__1_n_0\
    );
\outport[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^send_counter_reg[0]_0\,
      I1 => \^send_counter_reg[0]_1\,
      O => send_clock10_out
    );
\outport[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_col,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[32]_i_1__1_n_0\
    );
\outport[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_row,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[33]_i_1__1_n_0\
    );
\outport[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(35),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[3]_i_2__1_n_0\,
      O => \outport[3]_i_1__1_n_0\
    );
\outport[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(3),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(3),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[3]_i_2__1_n_0\
    );
\outport[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[40]_i_1__1_n_0\
    );
\outport[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(1),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[41]_i_1__1_n_0\
    );
\outport[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(2),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[42]_i_1__1_n_0\
    );
\outport[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(3),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[43]_i_1__1_n_0\
    );
\outport[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(4),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[44]_i_1__1_n_0\
    );
\outport[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(5),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[45]_i_1__1_n_0\
    );
\outport[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(6),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[46]_i_1__1_n_0\
    );
\outport[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(7),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[47]_i_1__1_n_0\
    );
\outport[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[48]_i_1__1_n_0\
    );
\outport[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[49]_i_1__1_n_0\
    );
\outport[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(36),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[4]_i_2__1_n_0\,
      O => \outport[4]_i_1__1_n_0\
    );
\outport[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(4),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(4),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[4]_i_2__1_n_0\
    );
\outport[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[50]_i_1__1_n_0\
    );
\outport[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[51]_i_1__1_n_0\
    );
\outport[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[52]_i_1__1_n_0\
    );
\outport[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[53]_i_1__1_n_0\
    );
\outport[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[54]_i_1__1_n_0\
    );
\outport[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[7]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[55]_i_1__1_n_0\
    );
\outport[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[56]_i_1__1_n_0\
    );
\outport[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[57]_i_1__1_n_0\
    );
\outport[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[58]_i_1__1_n_0\
    );
\outport[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[59]_i_1__1_n_0\
    );
\outport[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(37),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[5]_i_2__1_n_0\,
      O => \outport[5]_i_1__1_n_0\
    );
\outport[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(5),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(5),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[5]_i_2__1_n_0\
    );
\outport[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[60]_i_1__1_n_0\
    );
\outport[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[61]_i_1__1_n_0\
    );
\outport[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[62]_i_1__1_n_0\
    );
\outport[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[63]_i_1__1_n_0\
    );
\outport[64]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      O => \outport[64]_i_1__1_n_0\
    );
\outport[64]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[64]_i_2__1_n_0\
    );
\outport[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(38),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[6]_i_2__1_n_0\,
      O => \outport[6]_i_1__1_n_0\
    );
\outport[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(6),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(6),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[6]_i_2__1_n_0\
    );
\outport[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(39),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[7]_i_2__1_n_0\,
      O => \outport[7]_i_1__1_n_0\
    );
\outport[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(7),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(7),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[7]_i_2__1_n_0\
    );
\outport[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_4__1_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[8]_i_2__1_n_0\,
      O => \outport[8]_i_1__1_n_0\
    );
\outport[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(8),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(8),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[8]_i_2__1_n_0\
    );
\outport[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3__1_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[9]_i_2__1_n_0\,
      O => \outport[9]_i_1__1_n_0\
    );
\outport[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(9),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(9),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[9]_i_2__1_n_0\
    );
\outport_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[0]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(0),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[10]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(10),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport_reg[11]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(11),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[11]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[11]_i_2__1_n_0\,
      I1 => \outport[11]_i_3__1_n_0\,
      O => \outport_reg[11]_i_1__1_n_0\,
      S => \^out\(0)
    );
\outport_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[12]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(12),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[13]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(13),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport_reg[14]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(14),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[14]_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[14]_i_2__1_n_0\,
      I1 => \outport[14]_i_3__1_n_0\,
      O => \outport_reg[14]_i_1__1_n_0\,
      S => \^out\(0)
    );
\outport_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[15]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(15),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[16]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(16),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[17]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(17),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[18]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(18),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[19]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(19),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[1]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(1),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[20]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(20),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[21]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(21),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[22]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(22),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[23]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(23),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[24]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(24),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[25]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(25),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[26]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(26),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[27]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(27),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[28]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(28),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[29]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(29),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[2]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(2),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[30]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(30),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[31]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(31),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[32]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(32),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[33]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(33),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[3]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(3),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[40]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(34),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[41]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(35),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[42]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(36),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[43]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(37),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[44]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(38),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[45]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(39),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[46]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(40),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[47]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(41),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[48]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(42),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[49]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(43),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[4]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(4),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[50]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(44),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[51]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(45),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[52]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(46),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[53]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(47),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[54]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(48),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[55]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(49),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[56]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(50),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[57]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(51),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[58]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(52),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[59]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(53),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[5]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(5),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[60]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(54),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[61]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(55),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[62]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(56),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[63]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(57),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[64]_i_2__1_n_0\,
      Q => \G0.mem_reg[64]\(58),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[6]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(6),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[7]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(7),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[8]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(8),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \outport[64]_i_1__1_n_0\,
      D => \outport[9]_i_1__1_n_0\,
      Q => \G0.mem_reg[64]\(9),
      R => \^global_clock_reg[0]_0\
    );
\recv_address[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \mem_reg[44]\,
      I1 => \recv_address[8]_i_5__1_n_0\,
      I2 => \recv_address[8]_i_3__1_n_0\,
      I3 => \recv_address[8]_i_4__1_n_0\,
      O => \^channel_nr\(0)
    );
\recv_address[8]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(6),
      I1 => \mem_reg[64]_2\(21),
      I2 => \mem_reg[64]_2\(30),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(7),
      I4 => \mem_reg[64]_2\(28),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5),
      O => \recv_address[8]_i_11__1_n_0\
    );
\recv_address[8]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \recv_address[8]_i_27__1_n_0\,
      I1 => \mem_reg[48]\,
      I2 => \mem_reg[64]_2\(27),
      I3 => \^recv_address_reg[8]_6\(4),
      I4 => \mem_reg[64]_2\(25),
      I5 => \^recv_address_reg[8]_6\(2),
      O => \recv_address[8]_i_12__1_n_0\
    );
\recv_address[8]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(5),
      I1 => \mem_reg[64]_2\(20),
      I2 => \^recv_address_reg[8]_5\(0),
      I3 => \mem_reg[64]_2\(15),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\,
      O => \recv_address[8]_i_15__1_n_0\
    );
\recv_address[8]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B00B"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7),
      I1 => \mem_reg[64]_2\(30),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(0),
      I3 => \mem_reg[64]_2\(23),
      I4 => \recv_address[8]_i_33__1_n_0\,
      I5 => \mem_reg[42]\,
      O => \recv_address[8]_i_16__1_n_0\
    );
\recv_address[8]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \recv_address[8]_i_35__1_n_0\,
      I1 => \mem_reg[64]_2\(16),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(1),
      I3 => \mem_reg[64]_2\(27),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(4),
      O => \recv_address[8]_i_17__1_n_0\
    );
\recv_address[8]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \recv_address[8]_i_36__1_n_0\,
      I1 => \mem_reg[46]\,
      I2 => \^q\(1),
      I3 => \mem_reg[64]_2\(26),
      I4 => \mem_reg[64]_2\(22),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7),
      O => \recv_address[8]_i_18__1_n_0\
    );
\recv_address[8]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(5),
      I1 => \mem_reg[64]_2\(28),
      I2 => \mem_reg[64]_2\(19),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4),
      I4 => \mem_reg[64]_2\(29),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(6),
      O => \recv_address[8]_i_19__1_n_0\
    );
\recv_address[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => write_R(0),
      O => \recv_address[8]_i_1__1_n_0\
    );
\recv_address[8]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^recv_address_reg[7]_2\(2),
      I1 => \mem_reg[64]_2\(29),
      I2 => \mem_reg[64]_2\(28),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(5),
      I4 => \^recv_address_reg[7]_1\(2),
      I5 => \mem_reg[64]_2\(19),
      O => \recv_address_reg[7]_3\
    );
\recv_address[8]_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \recv_address[8]_i_38__1_n_0\,
      I1 => \recv_address[8]_i_39__1_n_0\,
      I2 => \recv_address[8]_i_40__1_n_0\,
      I3 => \mem_reg[51]\,
      I4 => \recv_address[8]_i_42__1_n_0\,
      O => \recv_address_reg[7]_0\
    );
\recv_address[8]_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \^recv_address_reg[8]_2\(1),
      I1 => \mem_reg[64]_2\(24),
      I2 => \mem_reg[64]_2\(23),
      I3 => \^recv_address_reg[8]_2\(0),
      I4 => \recv_address[8]_i_44__1_n_0\,
      O => \recv_address[8]_i_25__1_n_0\
    );
\recv_address[8]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(6),
      I1 => \mem_reg[64]_2\(29),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3),
      I3 => \mem_reg[64]_2\(26),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2),
      I5 => \mem_reg[64]_2\(17),
      O => \recv_address[8]_i_26__1_n_0\
    );
\recv_address[8]_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(7),
      I1 => \mem_reg[64]_2\(30),
      I2 => \^recv_address_reg[8]_6\(6),
      I3 => \mem_reg[64]_2\(29),
      I4 => \^recv_address_reg[8]_5\(3),
      I5 => \mem_reg[64]_2\(21),
      O => \recv_address[8]_i_27__1_n_0\
    );
\recv_address[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \recv_address[8]_i_3__1_n_0\,
      I1 => \recv_address[8]_i_4__1_n_0\,
      I2 => \recv_address[8]_i_5__1_n_0\,
      I3 => \mem_reg[44]\,
      O => \^recv_address_reg[8]_0\
    );
\recv_address[8]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(3),
      I1 => \mem_reg[64]_2\(18),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(1),
      I3 => \mem_reg[64]_2\(16),
      O => \recv_address_reg[8]_4\
    );
\recv_address[8]_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(0),
      I1 => \mem_reg[64]_2\(15),
      I2 => \mem_reg[64]_2\(25),
      I3 => \^q\(0),
      I4 => \^recv_address_reg[8]_1\(0),
      I5 => \mem_reg[64]_2\(17),
      O => \recv_address[8]_i_33__1_n_0\
    );
\recv_address[8]_i_35__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(3),
      I1 => \mem_reg[64]_2\(18),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7),
      I3 => \mem_reg[64]_2\(22),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      O => \recv_address[8]_i_35__1_n_0\
    );
\recv_address[8]_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(1),
      I1 => \mem_reg[64]_2\(24),
      I2 => \mem_reg[64]_2\(21),
      I3 => \^recv_address_reg[8]_1\(2),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7),
      I5 => \mem_reg[64]_2\(30),
      O => \recv_address[8]_i_36__1_n_0\
    );
\recv_address[8]_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(2),
      I1 => \mem_reg[64]_2\(25),
      I2 => \mem_reg[64]_2\(16),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(1),
      I4 => \mem_reg[64]_2\(22),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(7),
      O => \recv_address[8]_i_38__1_n_0\
    );
\recv_address[8]_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(0),
      I1 => \mem_reg[64]_2\(23),
      I2 => \^recv_address_reg[7]_2\(3),
      I3 => \mem_reg[64]_2\(30),
      I4 => \^recv_address_reg[7]_2\(1),
      I5 => \mem_reg[64]_2\(27),
      O => \recv_address[8]_i_39__1_n_0\
    );
\recv_address[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \recv_address[8]_i_7__1_n_0\,
      I1 => \recv_address[8]_i_8__1_n_0\,
      I2 => \recv_address[8]_i_9__1_n_0\,
      I3 => \mem_reg[52]\,
      I4 => \recv_address[8]_i_11__1_n_0\,
      O => \recv_address[8]_i_3__1_n_0\
    );
\recv_address[8]_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1),
      I1 => \mem_reg[64]_2\(24),
      I2 => \mem_reg[64]_2\(17),
      I3 => \^recv_address_reg[7]_1\(1),
      I4 => \mem_reg[64]_2\(15),
      I5 => \^recv_address_reg[7]_1\(0),
      O => \recv_address[8]_i_40__1_n_0\
    );
\recv_address[8]_i_42__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(3),
      I1 => \mem_reg[64]_2\(18),
      I2 => \mem_reg[64]_2\(26),
      I3 => \^recv_address_reg[7]_2\(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\,
      O => \recv_address[8]_i_42__1_n_0\
    );
\recv_address[8]_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^recv_address_reg[8]_3\(1),
      I1 => \mem_reg[64]_2\(16),
      I2 => \^recv_address_reg[8]_3\(2),
      I3 => \mem_reg[64]_2\(18),
      O => \recv_address[8]_i_44__1_n_0\
    );
\recv_address[8]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000004"
    )
        port map (
      I0 => \recv_address[8]_i_12__1_n_0\,
      I1 => \mem_reg[54]\,
      I2 => \mem_reg[49]_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(7),
      I4 => \mem_reg[64]_2\(22),
      I5 => \recv_address[8]_i_15__1_n_0\,
      O => \recv_address[8]_i_4__1_n_0\
    );
\recv_address[8]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \recv_address[8]_i_16__1_n_0\,
      I1 => \recv_address[8]_i_17__1_n_0\,
      I2 => \recv_address[8]_i_18__1_n_0\,
      I3 => \recv_address[8]_i_19__1_n_0\,
      O => \recv_address[8]_i_5__1_n_0\
    );
\recv_address[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4FF4"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2),
      I1 => \mem_reg[64]_2\(17),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(5),
      I3 => \mem_reg[64]_2\(20),
      I4 => \mem_reg[49]\,
      I5 => \recv_address[8]_i_25__1_n_0\,
      O => \recv_address[8]_i_7__1_n_0\
    );
\recv_address[8]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_26__1_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\,
      I2 => \mem_reg[64]_2\(26),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3),
      I4 => \mem_reg[64]_2\(19),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(4),
      O => \recv_address[8]_i_8__1_n_0\
    );
\recv_address[8]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(7),
      I1 => \mem_reg[64]_2\(22),
      I2 => \^recv_address_reg[8]_2\(3),
      I3 => \mem_reg[64]_2\(27),
      I4 => \^recv_address_reg[8]_2\(2),
      I5 => \mem_reg[64]_2\(25),
      O => \recv_address[8]_i_9__1_n_0\
    );
\recv_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(31),
      Q => RAM_reg(0)
    );
\recv_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(32),
      Q => RAM_reg(1)
    );
\recv_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(33),
      Q => RAM_reg(2)
    );
\recv_address_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(34),
      Q => RAM_reg(3)
    );
\recv_address_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(35),
      Q => RAM_reg(4)
    );
\recv_address_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(36),
      Q => RAM_reg(5)
    );
\recv_address_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_2\(37),
      Q => RAM_reg(6)
    );
\recv_address_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \^channel_nr\(0),
      Q => RAM_reg(7)
    );
\recv_address_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_address[8]_i_1__1_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \^recv_address_reg[8]_0\,
      Q => RAM_reg(8)
    );
\recv_buffer_write_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      O => \recv_buffer_write_i_1__1_n_0\
    );
recv_buffer_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \recv_buffer_write_i_1__1_n_0\,
      Q => WEA(0)
    );
\recv_counter[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][0]_i_1__1_n_0\
    );
\recv_counter[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \recv_counter_reg[0]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][1]_i_1__1_n_0\
    );
\recv_counter[0][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(2),
      I1 => \recv_counter_reg[0]__0\(1),
      I2 => \recv_counter_reg[0]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[0][2]_i_1__1_n_0\
    );
\recv_counter[0][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(3),
      I1 => \recv_counter_reg[0]__0\(2),
      I2 => \recv_counter_reg[0]__0\(0),
      I3 => \recv_counter_reg[0]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[0][3]_i_1__1_n_0\
    );
\recv_counter[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(4),
      I1 => \recv_counter_reg[0]__0\(3),
      I2 => \recv_counter[0][6]_i_4__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[0][4]_i_1__1_n_0\
    );
\recv_counter[0][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(5),
      I1 => \recv_counter_reg[0]__0\(3),
      I2 => \recv_counter_reg[0]__0\(4),
      I3 => \recv_counter[0][6]_i_4__1_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[0][5]_i_1__1_n_0\
    );
\recv_counter[0][6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010F010101010"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__1_n_0\,
      I2 => S_AXI_1_ARESETN,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter[3][6]_i_4__1_n_0\,
      O => \recv_counter[0][6]_i_1__1_n_0\
    );
\recv_counter[0][6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(6),
      I1 => \recv_counter[0][6]_i_3__1_n_0\,
      I2 => \recv_counter[0][6]_i_4__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[0][6]_i_2__1_n_0\
    );
\recv_counter[0][6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(5),
      I1 => \recv_counter_reg[0]__0\(4),
      I2 => \recv_counter_reg[0]__0\(3),
      O => \recv_counter[0][6]_i_3__1_n_0\
    );
\recv_counter[0][6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(1),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \recv_counter_reg[0]__0\(2),
      O => \recv_counter[0][6]_i_4__1_n_0\
    );
\recv_counter[1][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][0]_i_1__1_n_0\
    );
\recv_counter[1][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \recv_counter_reg[1]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][1]_i_1__1_n_0\
    );
\recv_counter[1][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(2),
      I1 => \recv_counter_reg[1]__0\(1),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[1][2]_i_1__1_n_0\
    );
\recv_counter[1][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(3),
      I1 => \recv_counter_reg[1]__0\(2),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \recv_counter_reg[1]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[1][3]_i_1__1_n_0\
    );
\recv_counter[1][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(4),
      I1 => \recv_counter_reg[1]__0\(3),
      I2 => \recv_counter[1][6]_i_5__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[1][4]_i_1__1_n_0\
    );
\recv_counter[1][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(5),
      I1 => \recv_counter_reg[1]__0\(3),
      I2 => \recv_counter_reg[1]__0\(4),
      I3 => \recv_counter[1][6]_i_5__1_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[1][5]_i_1__1_n_0\
    );
\recv_counter[1][6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020F02020202020"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \recv_counter[1][6]_i_3__1_n_0\,
      I2 => S_AXI_1_ARESETN,
      I3 => \recv_counter[3][6]_i_4__1_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[1][6]_i_1__1_n_0\
    );
\recv_counter[1][6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(6),
      I1 => \recv_counter[1][6]_i_4__1_n_0\,
      I2 => \recv_counter[1][6]_i_5__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[1][6]_i_2__1_n_0\
    );
\recv_counter[1][6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^recv_address_reg[8]_0\,
      I1 => \mem_reg[64]_2\(39),
      I2 => \mem_reg[64]_2\(38),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => write_R(0),
      O => \recv_counter[1][6]_i_3__1_n_0\
    );
\recv_counter[1][6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(5),
      I1 => \recv_counter_reg[1]__0\(4),
      I2 => \recv_counter_reg[1]__0\(3),
      O => \recv_counter[1][6]_i_4__1_n_0\
    );
\recv_counter[1][6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(1),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \recv_counter_reg[1]__0\(2),
      O => \recv_counter[1][6]_i_5__1_n_0\
    );
\recv_counter[2][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][0]_i_1__1_n_0\
    );
\recv_counter[2][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \recv_counter_reg[2]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][1]_i_1__1_n_0\
    );
\recv_counter[2][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(2),
      I1 => \recv_counter_reg[2]__0\(1),
      I2 => \recv_counter_reg[2]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[2][2]_i_1__1_n_0\
    );
\recv_counter[2][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(3),
      I1 => \recv_counter_reg[2]__0\(2),
      I2 => \recv_counter_reg[2]__0\(0),
      I3 => \recv_counter_reg[2]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[2][3]_i_1__1_n_0\
    );
\recv_counter[2][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(4),
      I1 => \recv_counter_reg[2]__0\(3),
      I2 => \recv_counter[2][6]_i_5__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[2][4]_i_1__1_n_0\
    );
\recv_counter[2][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(5),
      I1 => \recv_counter_reg[2]__0\(4),
      I2 => \recv_counter[2][6]_i_5__1_n_0\,
      I3 => \recv_counter_reg[2]__0\(3),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[2][5]_i_1__1_n_0\
    );
\recv_counter[2][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F01010"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_1_ARESETN,
      I3 => \recv_counter[2][6]_i_3__1_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][6]_i_1__1_n_0\
    );
\recv_counter[2][6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(6),
      I1 => \recv_counter[2][6]_i_4__1_n_0\,
      I2 => \recv_counter[2][6]_i_5__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[2][6]_i_2__1_n_0\
    );
\recv_counter[2][6]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => write_R(0),
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^channel_status_reg[1][1]_0\,
      O => \recv_counter[2][6]_i_3__1_n_0\
    );
\recv_counter[2][6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(4),
      I1 => \recv_counter_reg[2]__0\(5),
      I2 => \recv_counter_reg[2]__0\(3),
      O => \recv_counter[2][6]_i_4__1_n_0\
    );
\recv_counter[2][6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(1),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \recv_counter_reg[2]__0\(2),
      O => \recv_counter[2][6]_i_5__1_n_0\
    );
\recv_counter[3][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[64]_2\(8),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][0]_i_1__1_n_0\
    );
\recv_counter[3][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[64]_2\(9),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][1]_i_1__1_n_0\
    );
\recv_counter[3][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(2),
      I1 => \recv_counter_reg[3]__0\(1),
      I2 => \recv_counter_reg[3]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(10),
      O => \recv_counter[3][2]_i_1__1_n_0\
    );
\recv_counter[3][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(3),
      I1 => \recv_counter_reg[3]__0\(2),
      I2 => \recv_counter_reg[3]__0\(0),
      I3 => \recv_counter_reg[3]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(11),
      O => \recv_counter[3][3]_i_1__1_n_0\
    );
\recv_counter[3][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(4),
      I1 => \recv_counter_reg[3]__0\(3),
      I2 => \recv_counter[3][5]_i_2__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(12),
      O => \recv_counter[3][4]_i_1__1_n_0\
    );
\recv_counter[3][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(5),
      I1 => \recv_counter_reg[3]__0\(3),
      I2 => \recv_counter_reg[3]__0\(4),
      I3 => \recv_counter[3][5]_i_2__1_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[64]_2\(13),
      O => \recv_counter[3][5]_i_1__1_n_0\
    );
\recv_counter[3][5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(1),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(2),
      O => \recv_counter[3][5]_i_2__1_n_0\
    );
\recv_counter[3][6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020202020202020"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_1_ARESETN,
      I3 => \recv_counter[3][6]_i_4__1_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[3][6]_i_1__1_n_0\
    );
\recv_counter[3][6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(6),
      I1 => \recv_counter_reg[3]__0\(5),
      I2 => \recv_counter[3][6]_i_5__1_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[64]_2\(14),
      O => \recv_counter[3][6]_i_2__1_n_0\
    );
\recv_counter[3][6]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_R(0),
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][6]_i_4__1_n_0\
    );
\recv_counter[3][6]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(2),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(1),
      I3 => \recv_counter_reg[3]__0\(4),
      I4 => \recv_counter_reg[3]__0\(3),
      O => \recv_counter[3][6]_i_5__1_n_0\
    );
\recv_counter_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][0]_i_1__1_n_0\,
      Q => \recv_counter_reg[0]__0\(0),
      R => '0'
    );
\recv_counter_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][1]_i_1__1_n_0\,
      Q => \recv_counter_reg[0]__0\(1),
      R => '0'
    );
\recv_counter_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][2]_i_1__1_n_0\,
      Q => \recv_counter_reg[0]__0\(2),
      R => '0'
    );
\recv_counter_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][3]_i_1__1_n_0\,
      Q => \recv_counter_reg[0]__0\(3),
      R => '0'
    );
\recv_counter_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][4]_i_1__1_n_0\,
      Q => \recv_counter_reg[0]__0\(4),
      R => '0'
    );
\recv_counter_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][5]_i_1__1_n_0\,
      Q => \recv_counter_reg[0]__0\(5),
      R => '0'
    );
\recv_counter_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[0][6]_i_1__1_n_0\,
      D => \recv_counter[0][6]_i_2__1_n_0\,
      Q => \recv_counter_reg[0]__0\(6),
      R => '0'
    );
\recv_counter_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][0]_i_1__1_n_0\,
      Q => \recv_counter_reg[1]__0\(0),
      R => '0'
    );
\recv_counter_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][1]_i_1__1_n_0\,
      Q => \recv_counter_reg[1]__0\(1),
      R => '0'
    );
\recv_counter_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][2]_i_1__1_n_0\,
      Q => \recv_counter_reg[1]__0\(2),
      R => '0'
    );
\recv_counter_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][3]_i_1__1_n_0\,
      Q => \recv_counter_reg[1]__0\(3),
      R => '0'
    );
\recv_counter_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][4]_i_1__1_n_0\,
      Q => \recv_counter_reg[1]__0\(4),
      R => '0'
    );
\recv_counter_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][5]_i_1__1_n_0\,
      Q => \recv_counter_reg[1]__0\(5),
      R => '0'
    );
\recv_counter_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[1][6]_i_1__1_n_0\,
      D => \recv_counter[1][6]_i_2__1_n_0\,
      Q => \recv_counter_reg[1]__0\(6),
      R => '0'
    );
\recv_counter_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][0]_i_1__1_n_0\,
      Q => \recv_counter_reg[2]__0\(0),
      R => '0'
    );
\recv_counter_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][1]_i_1__1_n_0\,
      Q => \recv_counter_reg[2]__0\(1),
      R => '0'
    );
\recv_counter_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][2]_i_1__1_n_0\,
      Q => \recv_counter_reg[2]__0\(2),
      R => '0'
    );
\recv_counter_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][3]_i_1__1_n_0\,
      Q => \recv_counter_reg[2]__0\(3),
      R => '0'
    );
\recv_counter_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][4]_i_1__1_n_0\,
      Q => \recv_counter_reg[2]__0\(4),
      R => '0'
    );
\recv_counter_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][5]_i_1__1_n_0\,
      Q => \recv_counter_reg[2]__0\(5),
      R => '0'
    );
\recv_counter_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[2][6]_i_1__1_n_0\,
      D => \recv_counter[2][6]_i_2__1_n_0\,
      Q => \recv_counter_reg[2]__0\(6),
      R => '0'
    );
\recv_counter_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][0]_i_1__1_n_0\,
      Q => \recv_counter_reg[3]__0\(0),
      R => '0'
    );
\recv_counter_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][1]_i_1__1_n_0\,
      Q => \recv_counter_reg[3]__0\(1),
      R => '0'
    );
\recv_counter_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][2]_i_1__1_n_0\,
      Q => \recv_counter_reg[3]__0\(2),
      R => '0'
    );
\recv_counter_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][3]_i_1__1_n_0\,
      Q => \recv_counter_reg[3]__0\(3),
      R => '0'
    );
\recv_counter_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][4]_i_1__1_n_0\,
      Q => \recv_counter_reg[3]__0\(4),
      R => '0'
    );
\recv_counter_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][5]_i_1__1_n_0\,
      Q => \recv_counter_reg[3]__0\(5),
      R => '0'
    );
\recv_counter_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \recv_counter[3][6]_i_1__1_n_0\,
      D => \recv_counter[3][6]_i_2__1_n_0\,
      Q => \recv_counter_reg[3]__0\(6),
      R => '0'
    );
\recv_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_0\,
      Q => \^channel_status_reg[1][1]_0\
    );
\recv_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]\,
      Q => \^recv_buffer_write_reg_0\
    );
\rni_readdata_delayed[0]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[5]__0\(0),
      I1 => \channel_status_reg[5]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[4]__0\(0),
      I4 => \channel_status_reg[4]__0\(1),
      O => \rni_readdata_delayed[0]_i_12__1_n_0\
    );
\rni_readdata_delayed[0]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[7]__0\(0),
      I1 => \channel_status_reg[7]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[6]__0\(0),
      I4 => \channel_status_reg[6]__0\(1),
      O => \rni_readdata_delayed[0]_i_13__1_n_0\
    );
\rni_readdata_delayed[0]_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[1]__0\(0),
      I1 => \channel_status_reg[1]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[0]__0\(0),
      I4 => \channel_status_reg[0]__0\(1),
      O => \rni_readdata_delayed[0]_i_14__1_n_0\
    );
\rni_readdata_delayed[0]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[3]__0\(0),
      I1 => \channel_status_reg[3]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[2]__0\(0),
      I4 => \channel_status_reg[2]__0\(1),
      O => \rni_readdata_delayed[0]_i_15__1_n_0\
    );
\rni_readdata_delayed[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[0]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(0)
    );
\rni_readdata_delayed[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFCFC"
    )
        port map (
      I0 => S_AXI_1_ARADDR(7),
      I1 => S_AXI_1_AWADDR(7),
      I2 => S_AXI_1_AWADDR(5),
      I3 => S_AXI_1_ARADDR(5),
      I4 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I5 => \^slave_address\(2),
      O => \^rni_readdata_delayed_reg[0]\
    );
\rni_readdata_delayed[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDF0FFDDDDF000"
    )
        port map (
      I0 => \^slave_address\(0),
      I1 => clock_tick_reg(0),
      I2 => \rni_readdata_delayed[0]_i_6__1_n_0\,
      I3 => axi_awready_reg_0(0),
      I4 => axi_awready_reg_0(1),
      I5 => \rni_readdata_delayed[0]_i_7__2_n_0\,
      O => \rni_readdata_delayed[0]_i_4__1_n_0\
    );
\rni_readdata_delayed[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFFAACCAACC"
    )
        port map (
      I0 => \rni_readdata_delayed[0]_i_8_n_0\,
      I1 => \rni_readdata_delayed[0]_i_9_n_0\,
      I2 => \rni_readdata_delayed_reg[0]_i_10_n_0\,
      I3 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I4 => \rni_readdata_delayed_reg[0]_i_11_n_0\,
      I5 => \^slave_address\(2),
      O => \rni_readdata_delayed[0]_i_5__1_n_0\
    );
\rni_readdata_delayed[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^synchronize_flag\,
      I1 => \^slave_address\(0),
      I2 => \interrupt_reg_reg_n_0_[0]\,
      O => \rni_readdata_delayed[0]_i_6__1_n_0\
    );
\rni_readdata_delayed[0]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(0),
      O => \rni_readdata_delayed[0]_i_7__2_n_0\
    );
\rni_readdata_delayed[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(0),
      I1 => \msg_length_reg_reg[6]__0\(0),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(0),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(0),
      O => \rni_readdata_delayed[0]_i_8_n_0\
    );
\rni_readdata_delayed[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(0),
      I1 => \msg_length_reg_reg[2]__0\(0),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(0),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(0),
      O => \rni_readdata_delayed[0]_i_9_n_0\
    );
\rni_readdata_delayed[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[10]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(10)
    );
\rni_readdata_delayed[10]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[10]_i_2__1_n_0\
    );
\rni_readdata_delayed[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[11]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(11)
    );
\rni_readdata_delayed[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[11]_i_2__1_n_0\
    );
\rni_readdata_delayed[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[12]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(12)
    );
\rni_readdata_delayed[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[12]_i_2__1_n_0\
    );
\rni_readdata_delayed[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[13]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(13)
    );
\rni_readdata_delayed[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[13]_i_2__1_n_0\
    );
\rni_readdata_delayed[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[14]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(14)
    );
\rni_readdata_delayed[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[14]_i_2__1_n_0\
    );
\rni_readdata_delayed[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[15]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(15)
    );
\rni_readdata_delayed[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[15]_i_2__1_n_0\
    );
\rni_readdata_delayed[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[16]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(16)
    );
\rni_readdata_delayed[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[16]_i_2__1_n_0\
    );
\rni_readdata_delayed[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[17]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(17)
    );
\rni_readdata_delayed[17]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[17]_i_2__1_n_0\
    );
\rni_readdata_delayed[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[18]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(18)
    );
\rni_readdata_delayed[18]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[18]_i_2__1_n_0\
    );
\rni_readdata_delayed[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[19]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(19)
    );
\rni_readdata_delayed[19]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[19]_i_2__1_n_0\
    );
\rni_readdata_delayed[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[1]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(1)
    );
\rni_readdata_delayed[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[1]_i_3__1_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I3 => \rni_readdata_delayed[1]_i_4__1_n_0\,
      I4 => \rni_readdata_delayed[1]_i_5__1_n_0\,
      O => \rni_readdata_delayed[1]_i_2__0_n_0\
    );
\rni_readdata_delayed[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(1),
      I1 => \msg_length_reg_reg[6]__0\(1),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(1),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(1),
      O => \rni_readdata_delayed[1]_i_3__1_n_0\
    );
\rni_readdata_delayed[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(1),
      I1 => \msg_length_reg_reg[2]__0\(1),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(1),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(1),
      O => \rni_readdata_delayed[1]_i_4__1_n_0\
    );
\rni_readdata_delayed[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => axi_awready_reg_0(0),
      I1 => \interrupt_reg_reg_n_0_[1]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => axi_awready_reg_0(1),
      I4 => \^slave_address\(0),
      I5 => clock_tick_reg(1),
      O => \rni_readdata_delayed[1]_i_5__1_n_0\
    );
\rni_readdata_delayed[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[20]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(20)
    );
\rni_readdata_delayed[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[20]_i_2__1_n_0\
    );
\rni_readdata_delayed[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[21]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(21)
    );
\rni_readdata_delayed[21]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[21]_i_2__1_n_0\
    );
\rni_readdata_delayed[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[22]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(22)
    );
\rni_readdata_delayed[22]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[22]_i_2__1_n_0\
    );
\rni_readdata_delayed[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[23]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(23)
    );
\rni_readdata_delayed[23]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[23]_i_2__1_n_0\
    );
\rni_readdata_delayed[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[24]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(24)
    );
\rni_readdata_delayed[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[24]_i_2__1_n_0\
    );
\rni_readdata_delayed[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[25]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(25)
    );
\rni_readdata_delayed[25]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[25]_i_2__1_n_0\
    );
\rni_readdata_delayed[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[26]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(26)
    );
\rni_readdata_delayed[26]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[26]_i_2__1_n_0\
    );
\rni_readdata_delayed[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[27]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(27)
    );
\rni_readdata_delayed[27]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[27]_i_2__1_n_0\
    );
\rni_readdata_delayed[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[28]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(28)
    );
\rni_readdata_delayed[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[28]_i_2__1_n_0\
    );
\rni_readdata_delayed[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[29]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(29)
    );
\rni_readdata_delayed[29]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[29]_i_2__1_n_0\
    );
\rni_readdata_delayed[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[2]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(2)
    );
\rni_readdata_delayed[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4501"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I2 => \rni_readdata_delayed[2]_i_3__1_n_0\,
      I3 => \rni_readdata_delayed[2]_i_4__1_n_0\,
      I4 => \rni_readdata_delayed[2]_i_5__1_n_0\,
      O => \rni_readdata_delayed[2]_i_2__1_n_0\
    );
\rni_readdata_delayed[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(2),
      I1 => \msg_length_reg_reg[2]__0\(2),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(2),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(2),
      O => \rni_readdata_delayed[2]_i_3__1_n_0\
    );
\rni_readdata_delayed[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(2),
      I1 => \msg_length_reg_reg[6]__0\(2),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(2),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(2),
      O => \rni_readdata_delayed[2]_i_4__1_n_0\
    );
\rni_readdata_delayed[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => axi_awready_reg_0(0),
      I1 => \interrupt_reg_reg_n_0_[2]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => axi_awready_reg_0(1),
      I4 => \^slave_address\(0),
      I5 => clock_tick_reg(2),
      O => \rni_readdata_delayed[2]_i_5__1_n_0\
    );
\rni_readdata_delayed[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[30]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(30)
    );
\rni_readdata_delayed[30]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[30]_i_2__1_n_0\
    );
\rni_readdata_delayed[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(31)
    );
\rni_readdata_delayed[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[31]_i_2__1_n_0\
    );
\rni_readdata_delayed[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[3]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(3)
    );
\rni_readdata_delayed[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[3]_i_3__1_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I3 => \rni_readdata_delayed[3]_i_4__1_n_0\,
      I4 => \rni_readdata_delayed[3]_i_5__1_n_0\,
      O => \rni_readdata_delayed[3]_i_2__1_n_0\
    );
\rni_readdata_delayed[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(3),
      I1 => \msg_length_reg_reg[6]__0\(3),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(3),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(3),
      O => \rni_readdata_delayed[3]_i_3__1_n_0\
    );
\rni_readdata_delayed[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(3),
      I1 => \msg_length_reg_reg[2]__0\(3),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(3),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(3),
      O => \rni_readdata_delayed[3]_i_4__1_n_0\
    );
\rni_readdata_delayed[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => axi_awready_reg_0(0),
      I1 => \interrupt_reg_reg_n_0_[3]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => axi_awready_reg_0(1),
      I4 => \^slave_address\(0),
      I5 => clock_tick_reg(3),
      O => \rni_readdata_delayed[3]_i_5__1_n_0\
    );
\rni_readdata_delayed[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[4]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(4)
    );
\rni_readdata_delayed[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_2,
      I1 => clock_tick_reg(4),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[4]_i_3__1_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I5 => \rni_readdata_delayed[4]_i_4__1_n_0\,
      O => \rni_readdata_delayed[4]_i_2__1_n_0\
    );
\rni_readdata_delayed[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(4),
      I1 => \msg_length_reg_reg[6]__0\(4),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(4),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(4),
      O => \rni_readdata_delayed[4]_i_3__1_n_0\
    );
\rni_readdata_delayed[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(4),
      I1 => \msg_length_reg_reg[2]__0\(4),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(4),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(4),
      O => \rni_readdata_delayed[4]_i_4__1_n_0\
    );
\rni_readdata_delayed[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[5]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(5)
    );
\rni_readdata_delayed[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_2,
      I1 => clock_tick_reg(5),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[5]_i_3__1_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I5 => \rni_readdata_delayed[5]_i_4__1_n_0\,
      O => \rni_readdata_delayed[5]_i_2__1_n_0\
    );
\rni_readdata_delayed[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(5),
      I1 => \msg_length_reg_reg[6]__0\(5),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(5),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(5),
      O => \rni_readdata_delayed[5]_i_3__1_n_0\
    );
\rni_readdata_delayed[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(5),
      I1 => \msg_length_reg_reg[2]__0\(5),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(5),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(5),
      O => \rni_readdata_delayed[5]_i_4__1_n_0\
    );
\rni_readdata_delayed[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[6]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(6)
    );
\rni_readdata_delayed[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_2,
      I1 => clock_tick_reg(6),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[6]_i_4__1_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__1_n_0\,
      I5 => \rni_readdata_delayed[6]_i_6__1_n_0\,
      O => \rni_readdata_delayed[6]_i_2__1_n_0\
    );
\rni_readdata_delayed[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(6),
      I1 => \msg_length_reg_reg[6]__0\(6),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[5]__0\(6),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(6),
      O => \rni_readdata_delayed[6]_i_4__1_n_0\
    );
\rni_readdata_delayed[6]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_1_ARADDR(2),
      I2 => S_AXI_1_AWADDR(2),
      I3 => \rni_readdata_delayed[6]_i_7__1_n_0\,
      O => \rni_readdata_delayed[6]_i_5__1_n_0\
    );
\rni_readdata_delayed[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(6),
      I1 => \msg_length_reg_reg[2]__0\(6),
      I2 => axi_awready_reg_0(0),
      I3 => \msg_length_reg_reg[1]__0\(6),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(6),
      O => \rni_readdata_delayed[6]_i_6__1_n_0\
    );
\rni_readdata_delayed[6]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => axi_awready_reg_0(0),
      I3 => toggle_address_cpu_side(1),
      I4 => \^slave_address\(0),
      I5 => toggle_address_cpu_side(0),
      O => \rni_readdata_delayed[6]_i_7__1_n_0\
    );
\rni_readdata_delayed[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[7]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(7)
    );
\rni_readdata_delayed[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[7]_i_2__1_n_0\
    );
\rni_readdata_delayed[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[8]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(8)
    );
\rni_readdata_delayed[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[8]_i_2__1_n_0\
    );
\rni_readdata_delayed[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[9]_i_2__1_n_0\,
      I1 => axi_awready_reg,
      O => D(9)
    );
\rni_readdata_delayed[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      I1 => axi_awready_reg_2,
      O => \rni_readdata_delayed[9]_i_2__1_n_0\
    );
\rni_readdata_delayed_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_12__1_n_0\,
      I1 => \rni_readdata_delayed[0]_i_13__1_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_10_n_0\,
      S => axi_awready_reg_0(0)
    );
\rni_readdata_delayed_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_14__1_n_0\,
      I1 => \rni_readdata_delayed[0]_i_15__1_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_11_n_0\,
      S => axi_awready_reg_0(0)
    );
\rni_readdata_delayed_reg[0]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_4__1_n_0\,
      I1 => \rni_readdata_delayed[0]_i_5__1_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_2__1_n_0\,
      S => \^rni_readdata_delayed_reg[0]\
    );
send_clock_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state_reg[2]_0\,
      Q => \^send_counter_reg[0]_0\,
      R => \^global_clock_reg[0]_0\
    );
\send_counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \Flit_id[2]_i_4__1_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^out\(2),
      O => \send_counter[0]_i_1__1_n_0\
    );
\send_counter[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \Flit_id[2]_i_3__1_n_0\,
      I1 => \Flit_id[2]_i_4__1_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(1),
      I4 => \^send_buffer_address\(0),
      I5 => \^out\(2),
      O => \send_counter[1]_i_1__1_n_0\
    );
\send_counter[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[2]_i_2__1_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(2),
      I3 => \^send_buffer_address\(0),
      I4 => \^send_buffer_address\(1),
      I5 => \^out\(2),
      O => \send_counter[2]_i_1__1_n_0\
    );
\send_counter[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id[2]_i_3__1_n_0\,
      I1 => \Flit_id[2]_i_4__1_n_0\,
      I2 => \Flit_id[2]_i_5__1_n_0\,
      O => \send_counter[2]_i_2__1_n_0\
    );
\send_counter[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \send_counter[3]_i_2__1_n_0\,
      I1 => \send_counter[3]_i_3__1_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(3),
      I4 => \send_counter[3]_i_4__1_n_0\,
      I5 => \^out\(2),
      O => \send_counter[3]_i_1__1_n_0\
    );
\send_counter[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Flit_id[2]_i_5__1_n_0\,
      I1 => \Flit_id[2]_i_4__1_n_0\,
      I2 => \Flit_id[2]_i_3__1_n_0\,
      O => \send_counter[3]_i_2__1_n_0\
    );
\send_counter[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][3]\,
      I4 => \command_queue_mem_reg_n_0_[1][3]\,
      I5 => \command_queue_mem_reg_n_0_[2][3]\,
      O => \send_counter[3]_i_3__1_n_0\
    );
\send_counter[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(2),
      O => \send_counter[3]_i_4__1_n_0\
    );
\send_counter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[4]_i_2__1_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(4),
      I3 => \send_counter[4]_i_3__1_n_0\,
      I4 => \^out\(2),
      O => \send_counter[4]_i_1__1_n_0\
    );
\send_counter[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \outport[12]_i_3__1_n_0\,
      I1 => \Flit_id[2]_i_5__1_n_0\,
      I2 => \Flit_id[2]_i_4__1_n_0\,
      I3 => \Flit_id[2]_i_3__1_n_0\,
      I4 => \send_counter[3]_i_3__1_n_0\,
      O => \send_counter[4]_i_2__1_n_0\
    );
\send_counter[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^send_buffer_address\(2),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(1),
      I3 => \^send_buffer_address\(3),
      O => \send_counter[4]_i_3__1_n_0\
    );
\send_counter[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[5]_i_2__1_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(5),
      I3 => \send_counter[6]_i_4__1_n_0\,
      I4 => \^out\(2),
      O => \send_counter[5]_i_1__1_n_0\
    );
\send_counter[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \outport[13]_i_2__1_n_0\,
      I1 => \outport[12]_i_3__1_n_0\,
      I2 => \send_counter[3]_i_3__1_n_0\,
      I3 => \Flit_id[2]_i_3__1_n_0\,
      I4 => \Flit_id[2]_i_4__1_n_0\,
      I5 => \Flit_id[2]_i_5__1_n_0\,
      O => \send_counter[5]_i_2__1_n_0\
    );
\send_counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111011101110"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      I4 => \^send_counter_reg[0]_0\,
      I5 => \^send_counter_reg[0]_1\,
      O => \send_counter[6]_i_1__1_n_0\
    );
\send_counter[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[6]_i_3__1_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(6),
      I3 => \send_counter[6]_i_4__1_n_0\,
      I4 => \^send_buffer_address\(5),
      I5 => \^out\(2),
      O => \send_counter[6]_i_2__1_n_0\
    );
\send_counter[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \Flit_id[6]_i_5__1_n_0\,
      I1 => \outport[13]_i_2__1_n_0\,
      I2 => \send_counter[3]_i_2__1_n_0\,
      I3 => \send_counter[3]_i_3__1_n_0\,
      I4 => \outport[12]_i_3__1_n_0\,
      O => \send_counter[6]_i_3__1_n_0\
    );
\send_counter[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^send_buffer_address\(3),
      I1 => \^send_buffer_address\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^send_buffer_address\(2),
      I4 => \^send_buffer_address\(4),
      O => \send_counter[6]_i_4__1_n_0\
    );
\send_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[0]_i_1__1_n_0\,
      Q => \^send_buffer_address\(0),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[1]_i_1__1_n_0\,
      Q => \^send_buffer_address\(1),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[2]_i_1__1_n_0\,
      Q => \^send_buffer_address\(2),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[3]_i_1__1_n_0\,
      Q => \^send_buffer_address\(3),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[4]_i_1__1_n_0\,
      Q => \^send_buffer_address\(4),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[5]_i_1__1_n_0\,
      Q => \^send_buffer_address\(5),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \send_counter[6]_i_1__1_n_0\,
      D => \send_counter[6]_i_2__1_n_0\,
      Q => \^send_buffer_address\(6),
      R => \^global_clock_reg[0]_0\
    );
slave_irq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \heartbeat_generator.GlobalSync_retimed_reg\,
      Q => NoC_Irq_1,
      R => '0'
    );
\src_buffer[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \src_buffer[0]_i_2__1_n_0\,
      I1 => \dest_pid[7]_i_4__1_n_0\,
      O => active_send_channel(0)
    );
\src_buffer[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \dest_pid[7]_i_8__1_n_0\,
      I1 => \dest_pid[7]_i_7__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\,
      O => \src_buffer[0]_i_2__1_n_0\
    );
\src_buffer[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      O => \src_buffer[1]_i_1__1_n_0\
    );
\src_buffer[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dest_pid[7]_i_4__1_n_0\,
      I1 => \dest_pid[7]_i_5__1_n_0\,
      O => active_send_channel(1)
    );
\src_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \src_buffer[1]_i_1__1_n_0\,
      D => active_send_channel(0),
      Q => \^send_buffer_address\(7),
      R => \^global_clock_reg[0]_0\
    );
\src_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \src_buffer[1]_i_1__1_n_0\,
      D => active_send_channel(1),
      Q => \^send_buffer_address\(8),
      R => \^global_clock_reg[0]_0\
    );
\src_pid[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(0),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(0),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[0]_i_2__1_n_0\,
      O => \src_pid[0]_i_1__1_n_0\
    );
\src_pid[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(0),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(0),
      O => \src_pid[0]_i_2__1_n_0\
    );
\src_pid[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(1),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(1),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[1]_i_2__1_n_0\,
      O => \src_pid[1]_i_1__1_n_0\
    );
\src_pid[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(1),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(1),
      O => \src_pid[1]_i_2__1_n_0\
    );
\src_pid[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(2),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(2),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[2]_i_2__1_n_0\,
      O => \src_pid[2]_i_1__1_n_0\
    );
\src_pid[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(2),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(2),
      O => \src_pid[2]_i_2__1_n_0\
    );
\src_pid[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(3),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(3),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[3]_i_2__1_n_0\,
      O => \src_pid[3]_i_1__1_n_0\
    );
\src_pid[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(3),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(3),
      O => \src_pid[3]_i_2__1_n_0\
    );
\src_pid[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(4),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(4),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[4]_i_2__1_n_0\,
      O => \src_pid[4]_i_1__1_n_0\
    );
\src_pid[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(4),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(4),
      O => \src_pid[4]_i_2__1_n_0\
    );
\src_pid[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(5),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(5),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[5]_i_2__1_n_0\,
      O => \src_pid[5]_i_1__1_n_0\
    );
\src_pid[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(5),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(5),
      O => \src_pid[5]_i_2__1_n_0\
    );
\src_pid[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(6),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(6),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[6]_i_2__1_n_0\,
      O => \src_pid[6]_i_1__1_n_0\
    );
\src_pid[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(6),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(6),
      O => \src_pid[6]_i_2__1_n_0\
    );
\src_pid[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(7),
      I1 => \dest_pid[7]_i_4__1_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(7),
      I3 => \dest_pid[7]_i_5__1_n_0\,
      I4 => \src_pid[7]_i_2__1_n_0\,
      O => \src_pid[7]_i_1__1_n_0\
    );
\src_pid[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(7),
      I1 => \dest_pid[7]_i_9__1_n_0\,
      I2 => \src_buffer[0]_i_2__1_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(7),
      O => \src_pid[7]_i_2__1_n_0\
    );
\src_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[0]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[0]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[1]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[1]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[2]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[2]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[3]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[3]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[4]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[4]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[5]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[5]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[6]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[6]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\src_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => \dest_pid[7]_i_2__1_n_0\,
      D => \src_pid[7]_i_1__1_n_0\,
      Q => \src_pid_reg_n_0_[7]\,
      R => \dest_pid[7]_i_1__1_n_0\
    );
\synchronize_flag_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_10__1_n_0\
    );
\synchronize_flag_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_11__1_n_0\
    );
\synchronize_flag_i_12__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_12__1_n_0\
    );
\synchronize_flag_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_14__1_n_0\
    );
\synchronize_flag_i_15__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_15__1_n_0\
    );
\synchronize_flag_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_16__1_n_0\
    );
\synchronize_flag_i_17__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_17__1_n_0\
    );
\synchronize_flag_i_19__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_19__1_n_0\
    );
\synchronize_flag_i_20__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_20__1_n_0\
    );
\synchronize_flag_i_21__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_21__1_n_0\
    );
\synchronize_flag_i_22__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_22__1_n_0\
    );
\synchronize_flag_i_24__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_24__1_n_0\
    );
\synchronize_flag_i_25__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_25__1_n_0\
    );
\synchronize_flag_i_26__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_26__1_n_0\
    );
\synchronize_flag_i_27__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_27__1_n_0\
    );
\synchronize_flag_i_29__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_29__1_n_0\
    );
\synchronize_flag_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => \command_queue_write_i_3__1_n_0\,
      I1 => S_AXI_1_AWADDR(0),
      I2 => S_AXI_1_ARADDR(0),
      I3 => \^g_send_channels_1.send_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_1_AWADDR(1),
      I5 => S_AXI_1_ARADDR(1),
      O => \^synchronize_flag_reg_0\
    );
\synchronize_flag_i_30__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_30__1_n_0\
    );
\synchronize_flag_i_31__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_31__1_n_0\
    );
\synchronize_flag_i_32__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_32__1_n_0\
    );
\synchronize_flag_i_34__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_34__1_n_0\
    );
\synchronize_flag_i_35__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_35__1_n_0\
    );
\synchronize_flag_i_36__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_36__1_n_0\
    );
\synchronize_flag_i_37__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_37__1_n_0\
    );
\synchronize_flag_i_39__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_39__1_n_0\
    );
\synchronize_flag_i_40__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_40__1_n_0\
    );
\synchronize_flag_i_41__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_41__1_n_0\
    );
\synchronize_flag_i_42__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_42__1_n_0\
    );
\synchronize_flag_i_44__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_44__1_n_0\
    );
\synchronize_flag_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      I1 => S_AXI_1_WDATA(30),
      O => \synchronize_flag_i_45__1_n_0\
    );
\synchronize_flag_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(27),
      I1 => S_AXI_1_WDATA(28),
      I2 => S_AXI_1_WDATA(29),
      O => \synchronize_flag_i_46__1_n_0\
    );
\synchronize_flag_i_47__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(24),
      I1 => S_AXI_1_WDATA(25),
      I2 => S_AXI_1_WDATA(26),
      O => \synchronize_flag_i_47__1_n_0\
    );
\synchronize_flag_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(21),
      I1 => S_AXI_1_WDATA(22),
      I2 => S_AXI_1_WDATA(23),
      O => \synchronize_flag_i_49__1_n_0\
    );
\synchronize_flag_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(18),
      I1 => S_AXI_1_WDATA(19),
      I2 => S_AXI_1_WDATA(20),
      O => \synchronize_flag_i_50__1_n_0\
    );
\synchronize_flag_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(15),
      I1 => S_AXI_1_WDATA(16),
      I2 => S_AXI_1_WDATA(17),
      O => \synchronize_flag_i_51__1_n_0\
    );
\synchronize_flag_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(12),
      I1 => S_AXI_1_WDATA(13),
      I2 => S_AXI_1_WDATA(14),
      O => \synchronize_flag_i_52__1_n_0\
    );
\synchronize_flag_i_53__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(9),
      I1 => S_AXI_1_WDATA(10),
      I2 => S_AXI_1_WDATA(11),
      O => \synchronize_flag_i_53__1_n_0\
    );
\synchronize_flag_i_54__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(6),
      I1 => S_AXI_1_WDATA(7),
      I2 => S_AXI_1_WDATA(8),
      O => \synchronize_flag_i_54__1_n_0\
    );
\synchronize_flag_i_55__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(3),
      I1 => S_AXI_1_WDATA(4),
      I2 => S_AXI_1_WDATA(5),
      O => \synchronize_flag_i_55__1_n_0\
    );
\synchronize_flag_i_56__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_1_WDATA(2),
      I1 => S_AXI_1_WDATA(0),
      I2 => S_AXI_1_WDATA(1),
      O => \synchronize_flag_i_56__1_n_0\
    );
\synchronize_flag_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_5__1_n_0\
    );
\synchronize_flag_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_6__1_n_0\
    );
\synchronize_flag_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_7__1_n_0\
    );
\synchronize_flag_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_WDATA(31),
      O => \synchronize_flag_i_9__1_n_0\
    );
synchronize_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => old_GlobalSync_reg_0,
      Q => \^synchronize_flag\
    );
\synchronize_flag_reg_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_18__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_13__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_13__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_13__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_13__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_13__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_19__1_n_0\,
      S(2) => \synchronize_flag_i_20__1_n_0\,
      S(1) => \synchronize_flag_i_21__1_n_0\,
      S(0) => \synchronize_flag_i_22__1_n_0\
    );
\synchronize_flag_reg_i_18__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_23__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_18__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_18__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_18__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_18__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_18__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_24__1_n_0\,
      S(2) => \synchronize_flag_i_25__1_n_0\,
      S(1) => \synchronize_flag_i_26__1_n_0\,
      S(0) => \synchronize_flag_i_27__1_n_0\
    );
\synchronize_flag_reg_i_23__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_28__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_23__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_23__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_23__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_23__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_23__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_29__1_n_0\,
      S(2) => \synchronize_flag_i_30__1_n_0\,
      S(1) => \synchronize_flag_i_31__1_n_0\,
      S(0) => \synchronize_flag_i_32__1_n_0\
    );
\synchronize_flag_reg_i_28__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_33__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_28__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_28__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_28__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_28__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_28__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_34__1_n_0\,
      S(2) => \synchronize_flag_i_35__1_n_0\,
      S(1) => \synchronize_flag_i_36__1_n_0\,
      S(0) => \synchronize_flag_i_37__1_n_0\
    );
\synchronize_flag_reg_i_33__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_38__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_33__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_33__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_33__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_33__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_33__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_39__1_n_0\,
      S(2) => \synchronize_flag_i_40__1_n_0\,
      S(1) => \synchronize_flag_i_41__1_n_0\,
      S(0) => \synchronize_flag_i_42__1_n_0\
    );
\synchronize_flag_reg_i_38__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_43__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_38__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_38__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_38__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_38__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_38__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_44__1_n_0\,
      S(2) => \synchronize_flag_i_45__1_n_0\,
      S(1) => \synchronize_flag_i_46__1_n_0\,
      S(0) => \synchronize_flag_i_47__1_n_0\
    );
\synchronize_flag_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_4__1_n_0\,
      CO(3) => \NLW_synchronize_flag_reg_i_3__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \synchronize_flag_reg_i_3__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \synchronize_flag_i_5__1_n_0\,
      S(1) => \synchronize_flag_i_6__1_n_0\,
      S(0) => \synchronize_flag_i_7__1_n_0\
    );
\synchronize_flag_reg_i_43__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_48__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_43__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_43__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_43__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_43__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_43__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_49__1_n_0\,
      S(2) => \synchronize_flag_i_50__1_n_0\,
      S(1) => \synchronize_flag_i_51__1_n_0\,
      S(0) => \synchronize_flag_i_52__1_n_0\
    );
\synchronize_flag_reg_i_48__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \synchronize_flag_reg_i_48__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_48__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_48__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_48__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_48__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_53__1_n_0\,
      S(2) => \synchronize_flag_i_54__1_n_0\,
      S(1) => \synchronize_flag_i_55__1_n_0\,
      S(0) => \synchronize_flag_i_56__1_n_0\
    );
\synchronize_flag_reg_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_8__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_4__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_4__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_4__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_9__1_n_0\,
      S(2) => \synchronize_flag_i_10__1_n_0\,
      S(1) => \synchronize_flag_i_11__1_n_0\,
      S(0) => \synchronize_flag_i_12__1_n_0\
    );
\synchronize_flag_reg_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_13__1_n_0\,
      CO(3) => \synchronize_flag_reg_i_8__1_n_0\,
      CO(2) => \synchronize_flag_reg_i_8__1_n_1\,
      CO(1) => \synchronize_flag_reg_i_8__1_n_2\,
      CO(0) => \synchronize_flag_reg_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_14__1_n_0\,
      S(2) => \synchronize_flag_i_15__1_n_0\,
      S(1) => \synchronize_flag_i_16__1_n_0\,
      S(0) => \synchronize_flag_i_17__1_n_0\
    );
\toggle_bits_cpu_side[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BF4040FF40"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_2__1_n_0\,
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \toggle_bits_cpu_side[0]_i_3__1_n_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(0),
      O => \toggle_bits_cpu_side[0]_i_1__1_n_0\
    );
\toggle_bits_cpu_side[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      O => \toggle_bits_cpu_side[0]_i_2__1_n_0\
    );
\toggle_bits_cpu_side[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \toggle_bits_cpu_side[0]_i_4__1_n_0\,
      I2 => \^synchronize_flag_reg_0\,
      O => \toggle_bits_cpu_side[0]_i_3__1_n_0\
    );
\toggle_bits_cpu_side[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFACF0AC0FAC00A"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => S_AXI_1_WDATA(1),
      I3 => S_AXI_1_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \toggle_bits_cpu_side[0]_i_4__1_n_0\
    );
\toggle_bits_cpu_side[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__1_n_0\,
      I1 => \toggle_bits_cpu_side[1]_i_2__1_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[1]_0\,
      I3 => Heartbeat,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \toggle_bits_cpu_side[1]_i_1__1_n_0\
    );
\toggle_bits_cpu_side[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_1_WDATA(0),
      I2 => S_AXI_1_WDATA(1),
      O => \toggle_bits_cpu_side[1]_i_2__1_n_0\
    );
\toggle_bits_cpu_side[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__1_n_0\,
      I1 => \toggle_bits_cpu_side[2]_i_2__1_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[1]_0\,
      I3 => Heartbeat,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \toggle_bits_cpu_side[2]_i_1__1_n_0\
    );
\toggle_bits_cpu_side[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_1_WDATA(1),
      I2 => S_AXI_1_WDATA(0),
      O => \toggle_bits_cpu_side[2]_i_2__1_n_0\
    );
\toggle_bits_cpu_side[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF2020FF20"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__1_n_0\,
      I1 => \toggle_bits_cpu_side[3]_i_2__1_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[0]_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \toggle_bits_cpu_side[3]_i_1__1_n_0\
    );
\toggle_bits_cpu_side[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S_AXI_1_WDATA(1),
      I1 => S_AXI_1_WDATA(0),
      O => \toggle_bits_cpu_side[3]_i_2__1_n_0\
    );
\toggle_bits_cpu_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[0]_i_1__1_n_0\,
      Q => toggle_address_cpu_side(0)
    );
\toggle_bits_cpu_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[1]_i_1__1_n_0\,
      Q => toggle_address_cpu_side(1)
    );
\toggle_bits_cpu_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[2]_i_1__1_n_0\,
      Q => toggle_address_cpu_side(2)
    );
\toggle_bits_cpu_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[3]_i_1__1_n_0\,
      Q => toggle_address_cpu_side(3)
    );
\toggle_bits_noc_side[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(0),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[0]_i_2__1_n_0\,
      I5 => \^toggle_address_noc_side\(0),
      O => \toggle_bits_noc_side[0]_i_1__1_n_0\
    );
\toggle_bits_noc_side[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \toggle_bits_noc_side[0]_i_3__1_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \recv_counter[3][6]_i_4__1_n_0\,
      O => \toggle_bits_noc_side[0]_i_2__1_n_0\
    );
\toggle_bits_noc_side[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \recv_counter[0][6]_i_3__1_n_0\,
      I1 => \recv_counter_reg[0]__0\(6),
      I2 => \recv_counter_reg[0]__0\(1),
      I3 => \recv_counter_reg[0]__0\(0),
      I4 => \recv_counter_reg[0]__0\(2),
      O => \toggle_bits_noc_side[0]_i_3__1_n_0\
    );
\toggle_bits_noc_side[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[1]_i_2__1_n_0\,
      I5 => \^toggle_address_noc_side\(1),
      O => \toggle_bits_noc_side[1]_i_1__1_n_0\
    );
\toggle_bits_noc_side[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \toggle_bits_noc_side[1]_i_3__1_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \toggle_bits_noc_side[1]_i_2__1_n_0\
    );
\toggle_bits_noc_side[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \recv_counter[1][6]_i_4__1_n_0\,
      I1 => \recv_counter_reg[1]__0\(6),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \recv_counter_reg[1]__0\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter_reg[1]__0\(2),
      O => \toggle_bits_noc_side[1]_i_3__1_n_0\
    );
\toggle_bits_noc_side[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[2]_i_2__1_n_0\,
      I5 => \^toggle_address_noc_side\(2),
      O => \toggle_bits_noc_side[2]_i_1__1_n_0\
    );
\toggle_bits_noc_side[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I1 => write_R(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \interrupt[1]_i_3__1_n_0\,
      O => \toggle_bits_noc_side[2]_i_2__1_n_0\
    );
\toggle_bits_noc_side[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[3]_i_2__1_n_0\,
      I5 => \^toggle_address_noc_side\(3),
      O => \toggle_bits_noc_side[3]_i_1__1_n_0\
    );
\toggle_bits_noc_side[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \recv_counter[3][6]_i_4__1_n_0\,
      I3 => \interrupt[1]_i_2__1_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \toggle_bits_noc_side[3]_i_2__1_n_0\
    );
\toggle_bits_noc_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[0]_i_1__1_n_0\,
      Q => \^toggle_address_noc_side\(0)
    );
\toggle_bits_noc_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[1]_i_1__1_n_0\,
      Q => \^toggle_address_noc_side\(1)
    );
\toggle_bits_noc_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[2]_i_1__1_n_0\,
      Q => \^toggle_address_noc_side\(2)
    );
\toggle_bits_noc_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[3]_i_1__1_n_0\,
      Q => \^toggle_address_noc_side\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5\ is
  port (
    \global_clock_reg[0]_0\ : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[1]_0\ : out STD_LOGIC;
    recv_buffer_write_reg_0 : out STD_LOGIC;
    \channel_status_reg[1][1]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : out STD_LOGIC;
    \send_counter_reg[0]_0\ : out STD_LOGIC;
    \send_counter_reg[0]_1\ : out STD_LOGIC;
    NoC_Irq_3 : out STD_LOGIC;
    \channel_nr_reg[2]_0\ : out STD_LOGIC;
    synchronize_flag : out STD_LOGIC;
    mem_address : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    send_buffer_address : out STD_LOGIC_VECTOR ( 8 downto 0 );
    synchronize_flag_reg_0 : out STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0\ : out STD_LOGIC;
    dap_rni_select_reg : out STD_LOGIC;
    channel_nr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    toggle_address_noc_side : out STD_LOGIC_VECTOR ( 0 to 3 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rni_readdata_delayed_reg[0]\ : out STD_LOGIC;
    slave_address : out STD_LOGIC_VECTOR ( 4 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    rni_chipselect6_out : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[0]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC;
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[7]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_7\ : out STD_LOGIC;
    \recv_address_reg[8]_8\ : out STD_LOGIC;
    \channel_status_reg[1][0]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RAM_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_3_ACLK : in STD_LOGIC;
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    \FSM_sequential_xmit_state_reg[2]_0\ : in STD_LOGIC;
    \heartbeat_generator.GlobalSync_retimed_reg\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    old_GlobalSync_reg_0 : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    write_R_reg_1 : in STD_LOGIC;
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_3_ARESETN : in STD_LOGIC;
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_3_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    axi_awready_reg_1 : in STD_LOGIC;
    axi_awready_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_awready_reg_3 : in STD_LOGIC;
    \recv_state_reg[0]_0\ : in STD_LOGIC;
    write_R_reg_2 : in STD_LOGIC;
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    axi_awready_reg_4 : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    \mem_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_reg[55]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0\ : in STD_LOGIC;
    \mem_reg[55]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0\ : in STD_LOGIC;
    axi_awready_reg_5 : in STD_LOGIC;
    axi_awready_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5\ : entity is "kth_interface_to_Nostrum_noc";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_xmit_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_xmit_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \Flit_id[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \Flit_id[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \Flit_id[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \Flit_id[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \Flit_id[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[5]\ : STD_LOGIC;
  signal \Flit_id_reg_n_0_[6]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\ : STD_LOGIC;
  signal \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][EW]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][NS]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\ : STD_LOGIC;
  signal \G_send_channels_1.send_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \G_send_channels_1.send_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal MSG_type14_out : STD_LOGIC;
  signal \MSG_type_i_1__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal active_send_channel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_nr_reg[2]_0\ : STD_LOGIC;
  signal \channel_status[0][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_8__2_n_0\ : STD_LOGIC;
  signal \channel_status[0][1]_i_9__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][0]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \channel_status[1][1]_i_7__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[2][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \channel_status[3][1]_i_7__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][0]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[4][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[5][1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \channel_status[6][1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \channel_status[7][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \channel_status_reg[0]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^channel_status_reg[1][0]_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]_0\ : STD_LOGIC;
  signal \channel_status_reg[1]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[2]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[3]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[4]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[5]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[6]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \channel_status_reg[7]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \clock_tick[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \clock_tick[8]_i_5__2_n_0\ : STD_LOGIC;
  signal clock_tick_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clock_tick_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \clock_tick_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \command_queue_in[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[24]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[28]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[32]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \command_queue_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \command_queue_mem[0][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][12]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][13]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][24]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][28]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][32]_i_2__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[0][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][12]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][13]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][24]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][28]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][32]_i_2__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[1][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][12]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][13]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][24]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][28]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][32]_i_2__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[2][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][12]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][13]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][24]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][28]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][32]_i_2__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem[3][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][32]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \command_queue_mem_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \command_queue_read_address[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_read_address[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_queue_read_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_queue_read_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_read_i_2__2_n_0\ : STD_LOGIC;
  signal command_queue_read_reg_n_0 : STD_LOGIC;
  signal command_queue_write : STD_LOGIC;
  signal command_queue_write_address : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \command_queue_write_address[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_write_address[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \command_queue_write_address__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \command_queue_write_i_3__2_n_0\ : STD_LOGIC;
  signal command_queue_write_reg_n_0 : STD_LOGIC;
  signal \^dap_rni_select_reg\ : STD_LOGIC;
  signal \delay[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \delay[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \delay[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \delay[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \delay[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \delay[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \delay[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \delay[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \delay__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dest_col : STD_LOGIC;
  signal \dest_col[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \dest_col[0]_i_4__2_n_0\ : STD_LOGIC;
  signal dest_pid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_pid[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \dest_pid[7]_i_9__2_n_0\ : STD_LOGIC;
  signal dest_row : STD_LOGIC;
  signal \dest_row[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \dest_row[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[32]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[36]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \global_clock[8]_i_5__2_n_0\ : STD_LOGIC;
  signal global_clock_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^global_clock_reg[0]_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[32]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[36]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \global_clock_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \global_clock_reg__0\ : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \interrupt[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \interrupt[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \interrupt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \interrupt_request_i_1__2_n_0\ : STD_LOGIC;
  signal interrupt_request_reg_n_0 : STD_LOGIC;
  signal \^mem_address\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \minusOp_inferred__1/i_/i__n_0\ : STD_LOGIC;
  signal \msg_length_reg[0][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[1][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[2][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[3][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[4][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[5][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[6][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg[7][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \msg_length_reg_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[4]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[5]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[6]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \msg_length_reg_reg[7]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \outport[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \outport[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \outport[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \outport[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \outport[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \outport[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \outport[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[47]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[49]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[51]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[53]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[55]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[57]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[59]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[61]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[62]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[63]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[64]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[64]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \outport_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \outport_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \recv_address[8]_i_15__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_16__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_17__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_20__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_21__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_22__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_23__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_24__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_25__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_26__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_29__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_30__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_31__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_32__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_35__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_36__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_37__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_41__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_43__2_n_0\ : STD_LOGIC;
  signal \recv_address[8]_i_44__2_n_0\ : STD_LOGIC;
  signal \^recv_address_reg[7]_0\ : STD_LOGIC;
  signal \^recv_address_reg[7]_1\ : STD_LOGIC;
  signal \^recv_address_reg[7]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[7]_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^recv_address_reg[7]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^recv_address_reg[8]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^recv_address_reg[8]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^recv_address_reg[8]_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \recv_buffer_write_i_1__2_n_0\ : STD_LOGIC;
  signal \^recv_buffer_write_reg_0\ : STD_LOGIC;
  signal \recv_channel_info[0][Source]\ : STD_LOGIC;
  signal \recv_counter[0][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_2__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_3__2_n_0\ : STD_LOGIC;
  signal \recv_counter[0][6]_i_4__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_2__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_4__2_n_0\ : STD_LOGIC;
  signal \recv_counter[1][6]_i_5__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_2__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_3__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_4__2_n_0\ : STD_LOGIC;
  signal \recv_counter[2][6]_i_5__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][2]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][5]_i_2__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_1__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_2__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_4__2_n_0\ : STD_LOGIC;
  signal \recv_counter[3][6]_i_5__2_n_0\ : STD_LOGIC;
  signal \recv_counter_reg[0]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[1]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[2]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \recv_counter_reg[3]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rni_chipselect6_out\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_7__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \^rni_readdata_delayed_reg[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^send_buffer_address\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \send_channel_info[0][Enable]\ : STD_LOGIC;
  signal send_clock10_out : STD_LOGIC;
  signal \send_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \send_counter[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \send_counter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \send_counter[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_0\ : STD_LOGIC;
  signal \^send_counter_reg[0]_1\ : STD_LOGIC;
  signal \^slave_address\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \src_buffer[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_buffer[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \src_pid[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[2]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[3]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[4]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[5]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[6]\ : STD_LOGIC;
  signal \src_pid_reg_n_0_[7]\ : STD_LOGIC;
  signal \^synchronize_flag\ : STD_LOGIC;
  signal \synchronize_flag_i_10__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_11__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_12__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_14__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_15__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_16__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_17__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_19__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_20__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_21__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_22__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_24__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_25__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_26__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_27__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_29__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_30__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_31__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_32__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_34__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_35__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_36__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_37__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_39__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_40__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_41__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_42__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_44__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_45__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_46__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_47__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_49__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_50__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_51__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_52__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_53__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_54__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_55__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_56__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_5__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_6__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_7__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_i_9__2_n_0\ : STD_LOGIC;
  signal \^synchronize_flag_reg_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_13__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_18__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_23__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_28__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_33__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_38__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_3__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_3__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_43__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_48__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_4__2_n_3\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__2_n_1\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__2_n_2\ : STD_LOGIC;
  signal \synchronize_flag_reg_i_8__2_n_3\ : STD_LOGIC;
  signal toggle_address_cpu_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_address_noc_side\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \toggle_bits_cpu_side[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_cpu_side[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[0]_0\ : STD_LOGIC;
  signal \^toggle_bits_cpu_side_reg[1]_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle_bits_noc_side[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_clock_tick_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_global_clock_reg[36]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synchronize_flag_reg_i_13__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_18__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_23__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_28__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_33__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_38__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_synchronize_flag_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_43__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_48__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_synchronize_flag_reg_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_xmit_state[1]_i_4__2\ : label is "soft_lutpair536";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_xmit_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_xmit_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \Flit_id[2]_i_2__2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \Flit_id[3]_i_2__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \Flit_id[5]_i_4__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_3__2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \Flit_id[6]_i_6__2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \G_recv_channels_1.recv_channel_info[1][Enable]_i_2__2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_2__2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \G_send_channels_1.send_channel_info[0][Enable]_i_3__2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \MSG_type_i_1__2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_2__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_3__2\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_8__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \channel_status[0][1]_i_9__2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \channel_status[1][0]_i_2__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_3__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_6__2\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \channel_status[1][1]_i_7__2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_2__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \channel_status[2][0]_i_3__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_3__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_5__2\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \channel_status[2][1]_i_6__2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \channel_status[3][0]_i_2__2\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_2__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_6__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \channel_status[3][1]_i_7__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_2__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_3__2\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \channel_status[4][0]_i_5__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_2__2\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_4__2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \channel_status[4][1]_i_5__2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_2__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \channel_status[5][0]_i_3__2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_3__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_5__2\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \channel_status[5][1]_i_6\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_5__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \channel_status[6][1]_i_6\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \channel_status[7][0]_i_2__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \channel_status[7][1]_i_4__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \command_queue_mem[0][0]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \command_queue_mem[0][12]_i_1__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \command_queue_mem[0][13]_i_1__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \command_queue_mem[0][1]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \command_queue_mem[0][24]_i_1__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \command_queue_mem[0][28]_i_1__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \command_queue_mem[0][2]_i_1__2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \command_queue_mem[0][32]_i_2__2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \command_queue_mem[0][3]_i_1__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \command_queue_mem[0][4]_i_1__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \command_queue_mem[0][5]_i_1__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \command_queue_mem[0][6]_i_1__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \command_queue_mem[1][0]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \command_queue_mem[1][12]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \command_queue_mem[1][13]_i_1__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \command_queue_mem[1][1]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \command_queue_mem[1][24]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \command_queue_mem[1][28]_i_1__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \command_queue_mem[1][2]_i_1__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \command_queue_mem[1][32]_i_2__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \command_queue_mem[1][3]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \command_queue_mem[1][4]_i_1__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \command_queue_mem[1][5]_i_1__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \command_queue_mem[1][6]_i_1__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \command_queue_mem[2][0]_i_1__2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \command_queue_mem[2][12]_i_1__2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \command_queue_mem[2][13]_i_1__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \command_queue_mem[2][1]_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \command_queue_mem[2][24]_i_1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \command_queue_mem[2][28]_i_1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \command_queue_mem[2][2]_i_1__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \command_queue_mem[2][32]_i_2__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \command_queue_mem[2][3]_i_1__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \command_queue_mem[2][4]_i_1__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \command_queue_mem[2][5]_i_1__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \command_queue_mem[2][6]_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \command_queue_mem[3][0]_i_1__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \command_queue_mem[3][12]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \command_queue_mem[3][13]_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \command_queue_mem[3][1]_i_1__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \command_queue_mem[3][24]_i_1__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \command_queue_mem[3][28]_i_1__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \command_queue_mem[3][2]_i_1__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \command_queue_mem[3][32]_i_2__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \command_queue_mem[3][3]_i_1__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \command_queue_mem[3][4]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \command_queue_mem[3][5]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \command_queue_mem[3][6]_i_1__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \command_queue_read_address[1]_i_1__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \command_queue_read_address[2]_i_1__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \command_queue_write_address[1]_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \command_queue_write_address[2]_i_1__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \command_queue_write_i_2__2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \delay[4]_i_2__2\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \delay[5]_i_3__2\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \dest_pid[4]_i_1__2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_4__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_5__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \dest_pid[7]_i_9__2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \interrupt[0]_i_1__2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \interrupt[1]_i_3__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \interrupt[1]_i_4__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \interrupt_reg[0]_i_2__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \interrupt_reg[3]_i_3__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \interrupt_request_i_1__2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \minusOp_inferred__1/i_/i_\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \outport[31]_i_2__2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \recv_buffer_write_i_1__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \recv_counter[0][0]_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \recv_counter[0][1]_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \recv_counter[0][2]_i_1__2\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \recv_counter[0][6]_i_4__2\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \recv_counter[1][0]_i_1__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \recv_counter[1][1]_i_1__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \recv_counter[1][2]_i_1__2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \recv_counter[1][6]_i_5__2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \recv_counter[2][0]_i_1__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \recv_counter[2][1]_i_1__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \recv_counter[2][2]_i_1__2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_3__2\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_4__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \recv_counter[2][6]_i_5__2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \recv_counter[3][0]_i_1__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \recv_counter[3][1]_i_1__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \recv_counter[3][4]_i_1__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \recv_counter[3][5]_i_2__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_4__2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \recv_counter[3][6]_i_5__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[0]_i_1__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_1__2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[10]_i_2__2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_1__2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[11]_i_2__2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_1__2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[12]_i_2__2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_1__2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[13]_i_2__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_1__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[14]_i_2__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_1__2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[15]_i_2__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_1__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[16]_i_2__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_1__2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[17]_i_2__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_1__2\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[18]_i_2__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_1__2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[19]_i_2__2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[1]_i_1__2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_1__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[20]_i_2__2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_1__2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[21]_i_2__2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_1__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[22]_i_2__2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_1__2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[23]_i_2__2\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_1__2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[24]_i_2__2\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_1__2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[25]_i_2__2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_1__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[26]_i_2__2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_1__2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[27]_i_2__2\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_1__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[28]_i_2__2\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_1__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[29]_i_2__2\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[2]_i_1__2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_1__2\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[30]_i_2__2\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[31]_i_1__2\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[3]_i_1__2\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[4]_i_1__2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[5]_i_1__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[6]_i_1__2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_1__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[7]_i_2__2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_1__2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[8]_i_2__2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_1__2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \rni_readdata_delayed[9]_i_2__2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \send_counter[2]_i_2__2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \send_counter[3]_i_2__2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \send_counter[3]_i_4__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \send_counter[4]_i_2__2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \send_counter[4]_i_3__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \send_counter[6]_i_4__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_1__2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \src_buffer[0]_i_2__2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \src_buffer[1]_i_2__2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[0]_i_2__2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[1]_i_2__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[2]_i_2__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \toggle_bits_cpu_side[3]_i_2__2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \toggle_bits_noc_side[2]_i_2__2\ : label is "soft_lutpair506";
begin
  CO(0) <= \^co\(0);
  \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0\ <= \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  channel_nr(1 downto 0) <= \^channel_nr\(1 downto 0);
  \channel_nr_reg[2]_0\ <= \^channel_nr_reg[2]_0\;
  \channel_status_reg[1][0]_0\ <= \^channel_status_reg[1][0]_0\;
  \channel_status_reg[1][1]_0\ <= \^channel_status_reg[1][1]_0\;
  dap_rni_select_reg <= \^dap_rni_select_reg\;
  \global_clock_reg[0]_0\ <= \^global_clock_reg[0]_0\;
  mem_address(1 downto 0) <= \^mem_address\(1 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  \recv_address_reg[7]_0\ <= \^recv_address_reg[7]_0\;
  \recv_address_reg[7]_1\ <= \^recv_address_reg[7]_1\;
  \recv_address_reg[7]_3\(3 downto 0) <= \^recv_address_reg[7]_3\(3 downto 0);
  \recv_address_reg[7]_4\(1 downto 0) <= \^recv_address_reg[7]_4\(1 downto 0);
  \recv_address_reg[7]_5\(1 downto 0) <= \^recv_address_reg[7]_5\(1 downto 0);
  \recv_address_reg[8]_1\(3 downto 0) <= \^recv_address_reg[8]_1\(3 downto 0);
  \recv_address_reg[8]_2\(1 downto 0) <= \^recv_address_reg[8]_2\(1 downto 0);
  \recv_address_reg[8]_5\(3 downto 0) <= \^recv_address_reg[8]_5\(3 downto 0);
  \recv_address_reg[8]_6\(3 downto 0) <= \^recv_address_reg[8]_6\(3 downto 0);
  recv_buffer_write_reg_0 <= \^recv_buffer_write_reg_0\;
  rni_chipselect6_out <= \^rni_chipselect6_out\;
  \rni_readdata_delayed_reg[0]\ <= \^rni_readdata_delayed_reg[0]\;
  send_buffer_address(8 downto 0) <= \^send_buffer_address\(8 downto 0);
  \send_counter_reg[0]_0\ <= \^send_counter_reg[0]_0\;
  \send_counter_reg[0]_1\ <= \^send_counter_reg[0]_1\;
  slave_address(4 downto 0) <= \^slave_address\(4 downto 0);
  synchronize_flag <= \^synchronize_flag\;
  synchronize_flag_reg_0 <= \^synchronize_flag_reg_0\;
  toggle_address_noc_side(0 to 3) <= \^toggle_address_noc_side\(0 to 3);
  \toggle_bits_cpu_side_reg[0]_0\ <= \^toggle_bits_cpu_side_reg[0]_0\;
  \toggle_bits_cpu_side_reg[1]_0\ <= \^toggle_bits_cpu_side_reg[1]_0\;
\FSM_sequential_xmit_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1154FFFF11540000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I3 => \^out\(1),
      I4 => \FSM_sequential_xmit_state[2]_i_2__2_n_0\,
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[0]_i_1__2_n_0\
    );
\FSM_sequential_xmit_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => p_5_in,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][32]\,
      I4 => \command_queue_mem_reg_n_0_[1][32]\,
      I5 => \command_queue_mem_reg_n_0_[2][32]\,
      O => \FSM_sequential_xmit_state[0]_i_2__2_n_0\
    );
\FSM_sequential_xmit_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_2__2_n_0\,
      I1 => \FSM_sequential_xmit_state[2]_i_2__2_n_0\,
      I2 => \^out\(1),
      O => \FSM_sequential_xmit_state[1]_i_1__2_n_0\
    );
\FSM_sequential_xmit_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DD00FFDDDDFF0F"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[1]_i_3__2_n_0\,
      I1 => \FSM_sequential_xmit_state[1]_i_4__2_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I3 => \^out\(1),
      I4 => \^out\(2),
      I5 => \^out\(0),
      O => \FSM_sequential_xmit_state[1]_i_2__2_n_0\
    );
\FSM_sequential_xmit_state[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^send_buffer_address\(5),
      I1 => \^send_buffer_address\(6),
      I2 => \^send_buffer_address\(4),
      O => \FSM_sequential_xmit_state[1]_i_3__2_n_0\
    );
\FSM_sequential_xmit_state[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(3),
      I3 => \^send_buffer_address\(2),
      O => \FSM_sequential_xmit_state[1]_i_4__2_n_0\
    );
\FSM_sequential_xmit_state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[2]_i_2__2_n_0\,
      I3 => \^out\(2),
      O => \FSM_sequential_xmit_state[2]_i_1__2_n_0\
    );
\FSM_sequential_xmit_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333373403033734"
    )
        port map (
      I0 => \delay[8]_i_4__2_n_0\,
      I1 => \^out\(2),
      I2 => \^out\(0),
      I3 => MSG_type14_out,
      I4 => \^out\(1),
      I5 => read_R(0),
      O => \FSM_sequential_xmit_state[2]_i_2__2_n_0\
    );
\FSM_sequential_xmit_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[0]_i_1__2_n_0\,
      Q => \^out\(0),
      R => \^global_clock_reg[0]_0\
    );
\FSM_sequential_xmit_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[1]_i_1__2_n_0\,
      Q => \^out\(1),
      R => \^global_clock_reg[0]_0\
    );
\FSM_sequential_xmit_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state[2]_i_1__2_n_0\,
      Q => \^out\(2),
      R => \^global_clock_reg[0]_0\
    );
\Flit_id[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \^out\(1),
      I2 => \Flit_id[2]_i_4__2_n_0\,
      O => \Flit_id[0]_i_1__2_n_0\
    );
\Flit_id[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F909F90909F"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[0]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I4 => \Flit_id[2]_i_4__2_n_0\,
      I5 => \Flit_id[2]_i_3__2_n_0\,
      O => \Flit_id[1]_i_1__2_n_0\
    );
\Flit_id[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBB8B888888B"
    )
        port map (
      I0 => \Flit_id[2]_i_2__2_n_0\,
      I1 => \^out\(1),
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I3 => \Flit_id[2]_i_3__2_n_0\,
      I4 => \Flit_id[2]_i_4__2_n_0\,
      I5 => \Flit_id[2]_i_5__2_n_0\,
      O => \Flit_id[2]_i_1__2_n_0\
    );
\Flit_id[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[1]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[2]\,
      O => \Flit_id[2]_i_2__2_n_0\
    );
\Flit_id[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][1]\,
      I4 => \command_queue_mem_reg_n_0_[1][1]\,
      I5 => \command_queue_mem_reg_n_0_[2][1]\,
      O => \Flit_id[2]_i_3__2_n_0\
    );
\Flit_id[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][0]\,
      I4 => \command_queue_mem_reg_n_0_[1][0]\,
      I5 => \command_queue_mem_reg_n_0_[2][0]\,
      O => \Flit_id[2]_i_4__2_n_0\
    );
\Flit_id[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][2]\,
      I4 => \command_queue_mem_reg_n_0_[1][2]\,
      I5 => \command_queue_mem_reg_n_0_[2][2]\,
      O => \Flit_id[2]_i_5__2_n_0\
    );
\Flit_id[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[2]\,
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \Flit_id_reg_n_0_[1]\,
      I3 => \Flit_id_reg_n_0_[3]\,
      I4 => \^out\(1),
      I5 => \Flit_id[3]_i_2__2_n_0\,
      O => \Flit_id[3]_i_1__2_n_0\
    );
\Flit_id[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I1 => \send_counter[3]_i_3__2_n_0\,
      I2 => \Flit_id[2]_i_3__2_n_0\,
      I3 => \Flit_id[2]_i_4__2_n_0\,
      I4 => \Flit_id[2]_i_5__2_n_0\,
      O => \Flit_id[3]_i_2__2_n_0\
    );
\Flit_id[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCC9"
    )
        port map (
      I0 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I1 => \outport[12]_i_3__2_n_0\,
      I2 => \Flit_id[2]_i_5__2_n_0\,
      I3 => \Flit_id[2]_i_4__2_n_0\,
      I4 => \Flit_id[2]_i_3__2_n_0\,
      I5 => \send_counter[3]_i_3__2_n_0\,
      O => \Flit_id[4]_i_2__2_n_0\
    );
\Flit_id[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \Flit_id[4]_i_3__2_n_0\
    );
\Flit_id[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40F00FBF40FF00"
    )
        port map (
      I0 => \outport[12]_i_2__2_n_0\,
      I1 => \Flit_id[2]_i_4__2_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I3 => \outport[13]_i_2__2_n_0\,
      I4 => \outport[12]_i_3__2_n_0\,
      I5 => \Flit_id[5]_i_4__2_n_0\,
      O => \Flit_id[5]_i_2__2_n_0\
    );
\Flit_id[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[4]\,
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[1]\,
      I4 => \Flit_id_reg_n_0_[3]\,
      I5 => \Flit_id_reg_n_0_[5]\,
      O => \Flit_id[5]_i_3__2_n_0\
    );
\Flit_id[5]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \send_counter[3]_i_3__2_n_0\,
      I1 => \Flit_id[2]_i_3__2_n_0\,
      I2 => \Flit_id[2]_i_4__2_n_0\,
      I3 => \Flit_id[2]_i_5__2_n_0\,
      O => \Flit_id[5]_i_4__2_n_0\
    );
\Flit_id[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410001000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => MSG_type14_out,
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_3_ARESETN,
      O => \Flit_id[6]_i_1__2_n_0\
    );
\Flit_id[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[5]\,
      I1 => \minusOp_inferred__1/i_/i__n_0\,
      I2 => \Flit_id_reg_n_0_[6]\,
      I3 => \^out\(1),
      I4 => \Flit_id[6]_i_4__2_n_0\,
      O => \Flit_id[6]_i_2__2_n_0\
    );
\Flit_id[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => \command_queue_read_i_1__2_n_0\,
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \dest_pid[7]_i_5__2_n_0\,
      I3 => \dest_pid[7]_i_9__2_n_0\,
      I4 => \src_buffer[0]_i_2__2_n_0\,
      O => MSG_type14_out
    );
\Flit_id[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80F00F7F80FF00"
    )
        port map (
      I0 => \Flit_id[2]_i_4__2_n_0\,
      I1 => \outport[13]_i_3__2_n_0\,
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I3 => \Flit_id[6]_i_5__2_n_0\,
      I4 => \outport[13]_i_2__2_n_0\,
      I5 => \Flit_id[6]_i_6__2_n_0\,
      O => \Flit_id[6]_i_4__2_n_0\
    );
\Flit_id[6]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][6]\,
      I4 => \command_queue_mem_reg_n_0_[1][6]\,
      I5 => \command_queue_mem_reg_n_0_[2][6]\,
      O => \Flit_id[6]_i_5__2_n_0\
    );
\Flit_id[6]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Flit_id[2]_i_5__2_n_0\,
      I1 => \Flit_id[2]_i_4__2_n_0\,
      I2 => \Flit_id[2]_i_3__2_n_0\,
      I3 => \send_counter[3]_i_3__2_n_0\,
      I4 => \outport[12]_i_3__2_n_0\,
      O => \Flit_id[6]_i_6__2_n_0\
    );
\Flit_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id[0]_i_1__2_n_0\,
      Q => \Flit_id_reg_n_0_[0]\,
      R => '0'
    );
\Flit_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id[1]_i_1__2_n_0\,
      Q => \Flit_id_reg_n_0_[1]\,
      R => '0'
    );
\Flit_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id[2]_i_1__2_n_0\,
      Q => \Flit_id_reg_n_0_[2]\,
      R => '0'
    );
\Flit_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id[3]_i_1__2_n_0\,
      Q => \Flit_id_reg_n_0_[3]\,
      R => '0'
    );
\Flit_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id_reg[4]_i_1__2_n_0\,
      Q => \Flit_id_reg_n_0_[4]\,
      R => '0'
    );
\Flit_id_reg[4]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[4]_i_2__2_n_0\,
      I1 => \Flit_id[4]_i_3__2_n_0\,
      O => \Flit_id_reg[4]_i_1__2_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id_reg[5]_i_1__2_n_0\,
      Q => \Flit_id_reg_n_0_[5]\,
      R => '0'
    );
\Flit_id_reg[5]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Flit_id[5]_i_2__2_n_0\,
      I1 => \Flit_id[5]_i_3__2_n_0\,
      O => \Flit_id_reg[5]_i_1__2_n_0\,
      S => \^out\(1)
    );
\Flit_id_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \Flit_id[6]_i_1__2_n_0\,
      D => \Flit_id[6]_i_2__2_n_0\,
      Q => \Flit_id_reg_n_0_[6]\,
      R => '0'
    );
\G_recv_channels_1.recv_channel_info[0][Enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005303500000000"
    )
        port map (
      I0 => S_AXI_3_AWADDR(0),
      I1 => S_AXI_3_ARADDR(0),
      I2 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I3 => S_AXI_3_AWADDR(1),
      I4 => S_AXI_3_ARADDR(1),
      I5 => p_31_out,
      O => \recv_channel_info[0][Source]\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_3_AWADDR(1),
      I2 => S_AXI_3_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(0),
      I5 => S_AXI_3_ARADDR(0),
      O => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\
    );
\G_recv_channels_1.recv_channel_info[1][Enable]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => S_AXI_3_AWADDR(7),
      I1 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^slave_address\(4),
      I4 => \^slave_address\(3),
      O => p_31_out
    );
\G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_3_AWADDR(0),
      I2 => S_AXI_3_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\
    );
\G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_31_out,
      I1 => S_AXI_3_AWADDR(0),
      I2 => S_AXI_3_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \^recv_address_reg[7]_4\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \^recv_address_reg[7]_4\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \^recv_address_reg[7]_5\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \^recv_address_reg[7]_5\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_channel_info[0][Source]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \^q\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \^q\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \^q\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \^q\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \^recv_address_reg[7]_3\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \^recv_address_reg[7]_3\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \^recv_address_reg[7]_3\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \^recv_address_reg[7]_3\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \^recv_address_reg[8]_1\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \^recv_address_reg[8]_1\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \^recv_address_reg[8]_1\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \^recv_address_reg[8]_1\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \^recv_address_reg[8]_2\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \^recv_address_reg[8]_2\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[2][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(7)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Channel_type]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_31_out,
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \^recv_address_reg[8]_6\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \^recv_address_reg[8]_6\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \^recv_address_reg[8]_6\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \^recv_address_reg[8]_6\(3)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \^recv_address_reg[8]_5\(0)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \^recv_address_reg[8]_5\(1)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \^recv_address_reg[8]_5\(2)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(4)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(5)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(6)
    );
\G_recv_channels_1.recv_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_recv_channels_1.recv_channel_info[3][Source][7]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \^recv_address_reg[8]_5\(3)
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220A000A22"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_3_AWADDR(0),
      I2 => S_AXI_3_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \send_channel_info[0][Enable]\
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => S_AXI_3_AWADDR(7),
      I1 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I2 => \^rni_chipselect6_out\,
      I3 => \^slave_address\(3),
      I4 => \^slave_address\(4),
      O => p_33_out
    );
\G_send_channels_1.send_channel_info[0][Enable]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => S_AXI_3_WVALID,
      I1 => S_AXI_3_AWVALID,
      I2 => axi_awready_reg_4,
      I3 => axi_wready_reg,
      O => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\
    );
\G_send_channels_1.send_channel_info[1][Enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_3_AWADDR(1),
      I2 => S_AXI_3_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(0),
      I5 => S_AXI_3_ARADDR(0),
      O => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\
    );
\G_send_channels_1.send_channel_info[2][Enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220A0000220000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_3_AWADDR(0),
      I2 => S_AXI_3_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\
    );
\G_send_channels_1.send_channel_info[3][Enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088A00000880000"
    )
        port map (
      I0 => p_33_out,
      I1 => S_AXI_3_AWADDR(0),
      I2 => S_AXI_3_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\
    );
\G_send_channels_1.send_channel_info_reg[0][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[0][EW]\
    );
\G_send_channels_1.send_channel_info_reg[0][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[0][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[0][NS]\
    );
\G_send_channels_1.send_channel_info_reg[0][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[0][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_channel_info[0][Enable]\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\
    );
\G_send_channels_1.send_channel_info_reg[1][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[1][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[1][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[1][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[2][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[2][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[2][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[2][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][EW][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(16),
      Q => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Enable]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => p_33_out,
      Q => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\
    );
\G_send_channels_1.send_channel_info_reg[3][NS][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(20),
      Q => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\
    );
\G_send_channels_1.send_channel_info_reg[3][Source][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Source][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(7),
      Q => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(7)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(8),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(0)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(9),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(1)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(10),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(2)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(11),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(3)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(4)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(5)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(14),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(6)
    );
\G_send_channels_1.send_channel_info_reg[3][Target][7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \G_send_channels_1.send_channel_info[3][Enable]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(15),
      Q => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(7)
    );
\MSG_type_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \src_buffer[1]_i_1__2_n_0\,
      I1 => S_AXI_3_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I3 => \^send_counter_reg[0]_1\,
      O => \MSG_type_i_1__2_n_0\
    );
MSG_type_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \MSG_type_i_1__2_n_0\,
      Q => \^send_counter_reg[0]_1\,
      R => '0'
    );
\RAM_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => axi_awready_reg_5,
      I3 => toggle_address_cpu_side(1),
      I4 => axi_awready_reg_6(0),
      I5 => toggle_address_cpu_side(0),
      O => ADDRBWRADDR(0)
    );
\RAM_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(6),
      I1 => S_AXI_3_ARADDR(6),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg_4,
      I5 => axi_wready_reg,
      O => \^slave_address\(4)
    );
\RAM_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(5),
      I1 => S_AXI_3_ARADDR(5),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg_4,
      I5 => axi_wready_reg,
      O => \^slave_address\(3)
    );
\RAM_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(3),
      I1 => S_AXI_3_ARADDR(3),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg_4,
      I5 => axi_wready_reg,
      O => \^slave_address\(2)
    );
\RAM_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(2),
      I1 => S_AXI_3_ARADDR(2),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg_4,
      I5 => axi_wready_reg,
      O => \^slave_address\(1)
    );
\RAM_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(0),
      I1 => S_AXI_3_ARADDR(0),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg_4,
      I5 => axi_wready_reg,
      O => \^slave_address\(0)
    );
\axi_arready_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_3_ARESETN,
      O => \^global_clock_reg[0]_0\
    );
\channel_nr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => write_R_reg,
      Q => \^channel_nr_reg[2]_0\,
      R => '0'
    );
\channel_status[0][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \channel_status[0][1]_i_2__2_n_0\,
      I1 => \channel_status[0][1]_i_3__2_n_0\,
      I2 => \channel_status[0][1]_i_4__2_n_0\,
      I3 => \channel_status[0][1]_i_5__2_n_0\,
      I4 => \channel_status_reg[0]__0\(0),
      O => \channel_status[0][0]_i_1__2_n_0\
    );
\channel_status[0][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \channel_status[0][1]_i_2__2_n_0\,
      I1 => \channel_status[0][1]_i_3__2_n_0\,
      I2 => \channel_status[0][1]_i_4__2_n_0\,
      I3 => \channel_status[0][1]_i_5__2_n_0\,
      I4 => \channel_status_reg[0]__0\(1),
      O => \channel_status[0][1]_i_1__2_n_0\
    );
\channel_status[0][1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[0][1]_i_2__2_n_0\
    );
\channel_status[0][1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => toggle_address_cpu_side(0),
      I3 => S_AXI_3_WDATA(0),
      I4 => S_AXI_3_WDATA(1),
      O => \channel_status[0][1]_i_3__2_n_0\
    );
\channel_status[0][1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(1),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[0][1]_i_4__2_n_0\
    );
\channel_status[0][1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8F88F8F88888"
    )
        port map (
      I0 => \recv_state_reg[0]_0\,
      I1 => \channel_status[0][1]_i_8__2_n_0\,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[0][1]_i_9__2_n_0\,
      I5 => toggle_address_cpu_side(0),
      O => \channel_status[0][1]_i_5__2_n_0\
    );
\channel_status[0][1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^synchronize_flag_reg_0\,
      I1 => S_AXI_3_WVALID,
      I2 => S_AXI_3_AWVALID,
      I3 => axi_awready_reg_4,
      I4 => axi_wready_reg,
      I5 => \^rni_chipselect6_out\,
      O => \channel_status[0][1]_i_6__2_n_0\
    );
\channel_status[0][1]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[0][1]_i_8__2_n_0\
    );
\channel_status[0][1]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => S_AXI_3_WDATA(1),
      I1 => S_AXI_3_WDATA(0),
      I2 => toggle_address_cpu_side(0),
      I3 => \channel_status[0][1]_i_6__2_n_0\,
      O => \channel_status[0][1]_i_9__2_n_0\
    );
\channel_status[1][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[1][1]_i_2__2_n_0\,
      I1 => \channel_status[1][0]_i_2__2_n_0\,
      I2 => \channel_status[1][0]_i_3__2_n_0\,
      I3 => \^channel_status_reg[1][0]_0\,
      I4 => \channel_status[1][1]_i_5__2_n_0\,
      I5 => \channel_status_reg[1]__0\(0),
      O => \channel_status[1][0]_i_1__2_n_0\
    );
\channel_status[1][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[1][0]_i_2__2_n_0\
    );
\channel_status[1][0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \channel_status[1][0]_i_3__2_n_0\
    );
\channel_status[1][0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F101F303F3030"
    )
        port map (
      I0 => \interrupt[1]_i_2__2_n_0\,
      I1 => \channel_status[1][0]_i_5__2_n_0\,
      I2 => \^mem_address\(1),
      I3 => \toggle_bits_noc_side[1]_i_3__2_n_0\,
      I4 => \toggle_bits_noc_side[0]_i_3__2_n_0\,
      I5 => \^mem_address\(0),
      O => \^channel_status_reg[1][0]_0\
    );
\channel_status[1][0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \recv_counter[2][6]_i_4__2_n_0\,
      I2 => \recv_counter_reg[2]__0\(1),
      I3 => \recv_counter_reg[2]__0\(2),
      I4 => \recv_counter_reg[2]__0\(0),
      I5 => \recv_counter_reg[2]__0\(6),
      O => \channel_status[1][0]_i_5__2_n_0\
    );
\channel_status[1][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[1][1]_i_2__2_n_0\,
      I2 => \channel_status[1][1]_i_3__2_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[1][1]_i_5__2_n_0\,
      I5 => \channel_status_reg[1]__0\(1),
      O => \channel_status[1][1]_i_1__2_n_0\
    );
\channel_status[1][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAAA2AA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => S_AXI_3_WDATA(1),
      I3 => S_AXI_3_WDATA(0),
      I4 => \channel_status[0][1]_i_6__2_n_0\,
      I5 => toggle_address_cpu_side(1),
      O => \channel_status[1][1]_i_2__2_n_0\
    );
\channel_status[1][1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      O => \channel_status[1][1]_i_3__2_n_0\
    );
\channel_status[1][1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5D55"
    )
        port map (
      I0 => \channel_status[1][1]_i_6__2_n_0\,
      I1 => toggle_address_cpu_side(1),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[1][0]_i_2__2_n_0\,
      I5 => \channel_status[1][1]_i_7__2_n_0\,
      O => \channel_status[1][1]_i_5__2_n_0\
    );
\channel_status[1][1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[1][1]_i_6__2_n_0\
    );
\channel_status[1][1]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[1][1]_i_7__2_n_0\
    );
\channel_status[2][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0FFFFEEE00000"
    )
        port map (
      I0 => \channel_status[2][0]_i_2__2_n_0\,
      I1 => \recv_counter[2][6]_i_3__2_n_0\,
      I2 => \channel_status[2][1]_i_2__2_n_0\,
      I3 => \channel_status[2][0]_i_3__2_n_0\,
      I4 => \channel_status[2][1]_i_4__2_n_0\,
      I5 => \channel_status_reg[2]__0\(0),
      O => \channel_status[2][0]_i_1__2_n_0\
    );
\channel_status[2][0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^channel_nr_reg[2]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[2][0]_i_2__2_n_0\
    );
\channel_status[2][0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[2][0]_i_3__2_n_0\
    );
\channel_status[2][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[2][1]_i_2__2_n_0\,
      I2 => \channel_status[2][1]_i_3__2_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[2][1]_i_4__2_n_0\,
      I5 => \channel_status_reg[2]__0\(1),
      O => \channel_status[2][1]_i_1__2_n_0\
    );
\channel_status[2][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAAA2AA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \channel_status[0][1]_i_6__2_n_0\,
      I5 => toggle_address_cpu_side(2),
      O => \channel_status[2][1]_i_2__2_n_0\
    );
\channel_status[2][1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[2][1]_i_3__2_n_0\
    );
\channel_status[2][1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5D55"
    )
        port map (
      I0 => \channel_status[2][1]_i_5__2_n_0\,
      I1 => toggle_address_cpu_side(2),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[2][0]_i_3__2_n_0\,
      I5 => \channel_status[2][1]_i_6__2_n_0\,
      O => \channel_status[2][1]_i_4__2_n_0\
    );
\channel_status[2][1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[2][1]_i_5__2_n_0\
    );
\channel_status[2][1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => S_AXI_3_WDATA(1),
      I3 => S_AXI_3_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[2][1]_i_6__2_n_0\
    );
\channel_status[3][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[3][0]_i_2__2_n_0\,
      I1 => \channel_status[3][1]_i_2__2_n_0\,
      I2 => \channel_status[3][1]_i_3__2_n_0\,
      I3 => \channel_status[3][1]_i_5__2_n_0\,
      I4 => \channel_status_reg[3]__0\(0),
      O => \channel_status[3][0]_i_1__2_n_0\
    );
\channel_status[3][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \channel_status[2][0]_i_2__2_n_0\,
      I1 => write_R(0),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \^mem_address\(1),
      O => \channel_status[3][0]_i_2__2_n_0\
    );
\channel_status[3][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \channel_status[3][1]_i_2__2_n_0\,
      I1 => \channel_status[3][1]_i_3__2_n_0\,
      I2 => \channel_status[3][1]_i_4__2_n_0\,
      I3 => \channel_status[3][1]_i_5__2_n_0\,
      I4 => \channel_status_reg[3]__0\(1),
      O => \channel_status[3][1]_i_1__2_n_0\
    );
\channel_status[3][1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^mem_address\(0),
      O => \channel_status[3][1]_i_2__2_n_0\
    );
\channel_status[3][1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F7000000FF00"
    )
        port map (
      I0 => S_AXI_3_WDATA(1),
      I1 => S_AXI_3_WDATA(0),
      I2 => \channel_status[0][1]_i_6__2_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_3__2_n_0\
    );
\channel_status[3][1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_4__2_n_0\
    );
\channel_status[3][1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4F4F4F4F4"
    )
        port map (
      I0 => \channel_status[3][1]_i_6__2_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[3][1]_i_7__2_n_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[3][1]_i_5__2_n_0\
    );
\channel_status[3][1]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^mem_address\(1),
      I3 => \^channel_nr_reg[2]_0\,
      O => \channel_status[3][1]_i_6__2_n_0\
    );
\channel_status[3][1]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[3][1]_i_7__2_n_0\
    );
\channel_status[4][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[4][0]_i_2__2_n_0\,
      I1 => \channel_status[4][0]_i_3__2_n_0\,
      I2 => \channel_status[4][1]_i_4__2_n_0\,
      I3 => \channel_status[4][0]_i_4__2_n_0\,
      I4 => \channel_status_reg[4]__0\(0),
      O => \channel_status[4][0]_i_1__2_n_0\
    );
\channel_status[4][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5__2_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => write_R(0),
      O => \channel_status[4][0]_i_2__2_n_0\
    );
\channel_status[4][0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => S_AXI_3_WDATA(0),
      I2 => S_AXI_3_WDATA(1),
      I3 => toggle_address_cpu_side(0),
      I4 => \channel_status[0][1]_i_6__2_n_0\,
      O => \channel_status[4][0]_i_3__2_n_0\
    );
\channel_status[4][0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F5FFFF5755"
    )
        port map (
      I0 => \channel_status[4][1]_i_2__2_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => slave_irq0,
      I4 => \channel_status[4][1]_i_4__2_n_0\,
      I5 => \channel_status[4][1]_i_5__2_n_0\,
      O => \channel_status[4][0]_i_4__2_n_0\
    );
\channel_status[4][0]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_status_reg[1][0]_0\,
      O => \channel_status[4][0]_i_5__2_n_0\
    );
\channel_status[4][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050F0707050D0505"
    )
        port map (
      I0 => \channel_status[4][1]_i_2__2_n_0\,
      I1 => \channel_status[4][1]_i_3__2_n_0\,
      I2 => \channel_status[4][1]_i_4__2_n_0\,
      I3 => \channel_status[4][1]_i_5__2_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => \channel_status_reg[4]__0\(1),
      O => \channel_status[4][1]_i_1__2_n_0\
    );
\channel_status[4][1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(0),
      I3 => \^mem_address\(1),
      I4 => write_R_reg_2,
      O => \channel_status[4][1]_i_2__2_n_0\
    );
\channel_status[4][1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[1]_0\,
      I1 => Heartbeat,
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I3 => toggle_address_cpu_side(0),
      O => \channel_status[4][1]_i_3__2_n_0\
    );
\channel_status[4][1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(0),
      I4 => \^mem_address\(1),
      O => \channel_status[4][1]_i_4__2_n_0\
    );
\channel_status[4][1]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \channel_status[0][1]_i_6__2_n_0\,
      I1 => toggle_address_cpu_side(0),
      I2 => S_AXI_3_WDATA(1),
      I3 => S_AXI_3_WDATA(0),
      O => \channel_status[4][1]_i_5__2_n_0\
    );
\channel_status[5][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \channel_status[5][0]_i_2__2_n_0\,
      I1 => \channel_status[5][1]_i_2__2_n_0\,
      I2 => \channel_status[5][0]_i_3__2_n_0\,
      I3 => \channel_status[5][1]_i_4__2_n_0\,
      I4 => \channel_status_reg[5]__0\(0),
      O => \channel_status[5][0]_i_1__2_n_0\
    );
\channel_status[5][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \channel_status[4][0]_i_5__2_n_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => write_R(0),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_2__2_n_0\
    );
\channel_status[5][0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      O => \channel_status[5][0]_i_3__2_n_0\
    );
\channel_status[5][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC8FFFFCAC80000"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \channel_status[5][1]_i_2__2_n_0\,
      I2 => \channel_status[5][1]_i_3__2_n_0\,
      I3 => write_R_reg_2,
      I4 => \channel_status[5][1]_i_4__2_n_0\,
      I5 => \channel_status_reg[5]__0\(1),
      O => \channel_status[5][1]_i_1__2_n_0\
    );
\channel_status[5][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA88888888"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => S_AXI_3_WDATA(1),
      I3 => S_AXI_3_WDATA(0),
      I4 => \channel_status[0][1]_i_6__2_n_0\,
      I5 => toggle_address_cpu_side(1),
      O => \channel_status[5][1]_i_2__2_n_0\
    );
\channel_status[5][1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[5][1]_i_3__2_n_0\
    );
\channel_status[5][1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5755"
    )
        port map (
      I0 => \channel_status[5][1]_i_5__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => toggle_address_cpu_side(1),
      I3 => slave_irq0,
      I4 => \channel_status[5][0]_i_3__2_n_0\,
      I5 => \channel_status[5][1]_i_6_n_0\,
      O => \channel_status[5][1]_i_4__2_n_0\
    );
\channel_status[5][1]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => write_R_reg_2,
      O => \channel_status[5][1]_i_5__2_n_0\
    );
\channel_status[5][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      O => \channel_status[5][1]_i_6_n_0\
    );
\channel_status[6][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => \channel_status[6][0]_i_2__2_n_0\,
      I1 => \^channel_status_reg[1][0]_0\,
      I2 => \recv_counter[2][6]_i_3__2_n_0\,
      I3 => \channel_status[6][0]_i_3__2_n_0\,
      I4 => \channel_status[6][1]_i_3__2_n_0\,
      I5 => \channel_status_reg[6]__0\(0),
      O => \channel_status[6][0]_i_1__2_n_0\
    );
\channel_status[6][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => \channel_status[6][1]_i_4__2_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_nr_reg[2]_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \^channel_status_reg[1][1]_0\,
      O => \channel_status[6][0]_i_2__2_n_0\
    );
\channel_status[6][0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_nr_reg[2]_0\,
      O => \channel_status[6][0]_i_3__2_n_0\
    );
\channel_status[6][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[6][1]_i_2__2_n_0\,
      I1 => \channel_status[6][1]_i_3__2_n_0\,
      I2 => \channel_status_reg[6]__0\(1),
      O => \channel_status[6][1]_i_1__2_n_0\
    );
\channel_status[6][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEA2AAAAAAA2"
    )
        port map (
      I0 => \channel_status[6][1]_i_4__2_n_0\,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3__2_n_0\,
      I5 => write_R_reg_2,
      O => \channel_status[6][1]_i_2__2_n_0\
    );
\channel_status[6][1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4F4F4FFF4"
    )
        port map (
      I0 => \channel_status[6][1]_i_5__2_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[6][1]_i_6_n_0\,
      I3 => slave_irq0,
      I4 => toggle_address_cpu_side(2),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[6][1]_i_3__2_n_0\
    );
\channel_status[6][1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA88888888"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \channel_status[0][1]_i_6__2_n_0\,
      I5 => toggle_address_cpu_side(2),
      O => \channel_status[6][1]_i_4__2_n_0\
    );
\channel_status[6][1]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[6][1]_i_5__2_n_0\
    );
\channel_status[6][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => S_AXI_3_WDATA(1),
      I3 => S_AXI_3_WDATA(0),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \channel_status[6][1]_i_6_n_0\
    );
\channel_status[7][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"307FFFFF307F0000"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \channel_status[7][0]_i_2__2_n_0\,
      I3 => \channel_status[7][0]_i_3__2_n_0\,
      I4 => \channel_status[7][1]_i_3__2_n_0\,
      I5 => \channel_status_reg[7]__0\(0),
      O => \channel_status[7][0]_i_1__2_n_0\
    );
\channel_status[7][0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \^channel_nr_reg[2]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      O => \channel_status[7][0]_i_2__2_n_0\
    );
\channel_status[7][0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF00FFFFFF"
    )
        port map (
      I0 => S_AXI_3_WDATA(1),
      I1 => S_AXI_3_WDATA(0),
      I2 => \channel_status[0][1]_i_6__2_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \channel_status[7][0]_i_3__2_n_0\
    );
\channel_status[7][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \channel_status[7][1]_i_2__2_n_0\,
      I1 => \channel_status[7][1]_i_3__2_n_0\,
      I2 => \channel_status_reg[7]__0\(1),
      O => \channel_status[7][1]_i_1__2_n_0\
    );
\channel_status[7][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFFFF3F"
    )
        port map (
      I0 => write_R_reg_2,
      I1 => \^mem_address\(1),
      I2 => \^mem_address\(0),
      I3 => \^channel_status_reg[1][1]_0\,
      I4 => \channel_status[6][0]_i_3__2_n_0\,
      I5 => \channel_status[7][0]_i_3__2_n_0\,
      O => \channel_status[7][1]_i_2__2_n_0\
    );
\channel_status[7][1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8FFF8"
    )
        port map (
      I0 => \channel_status[7][0]_i_2__2_n_0\,
      I1 => \recv_state_reg[0]_0\,
      I2 => \channel_status[7][1]_i_4__2_n_0\,
      I3 => slave_irq0,
      I4 => toggle_address_cpu_side(3),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_3__2_n_0\
    );
\channel_status[7][1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \channel_status[0][1]_i_6__2_n_0\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \channel_status[7][1]_i_4__2_n_0\
    );
\channel_status_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[0][0]_i_1__2_n_0\,
      Q => \channel_status_reg[0]__0\(0)
    );
\channel_status_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[0][1]_i_1__2_n_0\,
      Q => \channel_status_reg[0]__0\(1)
    );
\channel_status_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[1][0]_i_1__2_n_0\,
      Q => \channel_status_reg[1]__0\(0)
    );
\channel_status_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[1][1]_i_1__2_n_0\,
      Q => \channel_status_reg[1]__0\(1)
    );
\channel_status_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[2][0]_i_1__2_n_0\,
      Q => \channel_status_reg[2]__0\(0)
    );
\channel_status_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[2][1]_i_1__2_n_0\,
      Q => \channel_status_reg[2]__0\(1)
    );
\channel_status_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[3][0]_i_1__2_n_0\,
      Q => \channel_status_reg[3]__0\(0)
    );
\channel_status_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[3][1]_i_1__2_n_0\,
      Q => \channel_status_reg[3]__0\(1)
    );
\channel_status_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[4][0]_i_1__2_n_0\,
      Q => \channel_status_reg[4]__0\(0)
    );
\channel_status_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[4][1]_i_1__2_n_0\,
      Q => \channel_status_reg[4]__0\(1)
    );
\channel_status_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[5][0]_i_1__2_n_0\,
      Q => \channel_status_reg[5]__0\(0)
    );
\channel_status_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[5][1]_i_1__2_n_0\,
      Q => \channel_status_reg[5]__0\(1)
    );
\channel_status_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[6][0]_i_1__2_n_0\,
      Q => \channel_status_reg[6]__0\(0)
    );
\channel_status_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[6][1]_i_1__2_n_0\,
      Q => \channel_status_reg[6]__0\(1)
    );
\channel_status_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[7][0]_i_1__2_n_0\,
      Q => \channel_status_reg[7]__0\(0)
    );
\channel_status_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \channel_status[7][1]_i_1__2_n_0\,
      Q => \channel_status_reg[7]__0\(1)
    );
\clock_tick[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(3),
      O => \clock_tick[0]_i_2__2_n_0\
    );
\clock_tick[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(2),
      O => \clock_tick[0]_i_3__2_n_0\
    );
\clock_tick[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(1),
      O => \clock_tick[0]_i_4__2_n_0\
    );
\clock_tick[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_tick_reg(0),
      O => \clock_tick[0]_i_5__2_n_0\
    );
\clock_tick[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      O => \clock_tick[12]_i_2__2_n_0\
    );
\clock_tick[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      O => \clock_tick[12]_i_3__2_n_0\
    );
\clock_tick[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      O => \clock_tick[12]_i_4__2_n_0\
    );
\clock_tick[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      O => \clock_tick[12]_i_5__2_n_0\
    );
\clock_tick[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      O => \clock_tick[16]_i_2__2_n_0\
    );
\clock_tick[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      O => \clock_tick[16]_i_3__2_n_0\
    );
\clock_tick[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      O => \clock_tick[16]_i_4__2_n_0\
    );
\clock_tick[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      O => \clock_tick[16]_i_5__2_n_0\
    );
\clock_tick[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      O => \clock_tick[20]_i_2__2_n_0\
    );
\clock_tick[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      O => \clock_tick[20]_i_3__2_n_0\
    );
\clock_tick[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      O => \clock_tick[20]_i_4__2_n_0\
    );
\clock_tick[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      O => \clock_tick[20]_i_5__2_n_0\
    );
\clock_tick[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      O => \clock_tick[24]_i_2__2_n_0\
    );
\clock_tick[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      O => \clock_tick[24]_i_3__2_n_0\
    );
\clock_tick[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      O => \clock_tick[24]_i_4__2_n_0\
    );
\clock_tick[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      O => \clock_tick[24]_i_5__2_n_0\
    );
\clock_tick[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      O => \clock_tick[28]_i_2__2_n_0\
    );
\clock_tick[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      O => \clock_tick[28]_i_3__2_n_0\
    );
\clock_tick[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      O => \clock_tick[28]_i_4__2_n_0\
    );
\clock_tick[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      O => \clock_tick[28]_i_5__2_n_0\
    );
\clock_tick[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      O => \clock_tick[4]_i_2__2_n_0\
    );
\clock_tick[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(6),
      O => \clock_tick[4]_i_3__2_n_0\
    );
\clock_tick[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(5),
      O => \clock_tick[4]_i_4__2_n_0\
    );
\clock_tick[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(4),
      O => \clock_tick[4]_i_5__2_n_0\
    );
\clock_tick[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      O => \clock_tick[8]_i_2__2_n_0\
    );
\clock_tick[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      O => \clock_tick[8]_i_3__2_n_0\
    );
\clock_tick[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      O => \clock_tick[8]_i_4__2_n_0\
    );
\clock_tick[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      O => \clock_tick[8]_i_5__2_n_0\
    );
\clock_tick_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__2_n_7\,
      Q => clock_tick_reg(0)
    );
\clock_tick_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clock_tick_reg[0]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[0]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[0]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \clock_tick_reg[0]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[0]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[0]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[0]_i_1__2_n_7\,
      S(3) => \clock_tick[0]_i_2__2_n_0\,
      S(2) => \clock_tick[0]_i_3__2_n_0\,
      S(1) => \clock_tick[0]_i_4__2_n_0\,
      S(0) => \clock_tick[0]_i_5__2_n_0\
    );
\clock_tick_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__2_n_5\,
      Q => clock_tick_reg(10)
    );
\clock_tick_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__2_n_4\,
      Q => clock_tick_reg(11)
    );
\clock_tick_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__2_n_7\,
      Q => clock_tick_reg(12)
    );
\clock_tick_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[8]_i_1__2_n_0\,
      CO(3) => \clock_tick_reg[12]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[12]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[12]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[12]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[12]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[12]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[12]_i_1__2_n_7\,
      S(3) => \clock_tick[12]_i_2__2_n_0\,
      S(2) => \clock_tick[12]_i_3__2_n_0\,
      S(1) => \clock_tick[12]_i_4__2_n_0\,
      S(0) => \clock_tick[12]_i_5__2_n_0\
    );
\clock_tick_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__2_n_6\,
      Q => clock_tick_reg(13)
    );
\clock_tick_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__2_n_5\,
      Q => clock_tick_reg(14)
    );
\clock_tick_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[12]_i_1__2_n_4\,
      Q => clock_tick_reg(15)
    );
\clock_tick_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__2_n_7\,
      Q => clock_tick_reg(16)
    );
\clock_tick_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[12]_i_1__2_n_0\,
      CO(3) => \clock_tick_reg[16]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[16]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[16]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[16]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[16]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[16]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[16]_i_1__2_n_7\,
      S(3) => \clock_tick[16]_i_2__2_n_0\,
      S(2) => \clock_tick[16]_i_3__2_n_0\,
      S(1) => \clock_tick[16]_i_4__2_n_0\,
      S(0) => \clock_tick[16]_i_5__2_n_0\
    );
\clock_tick_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__2_n_6\,
      Q => clock_tick_reg(17)
    );
\clock_tick_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__2_n_5\,
      Q => clock_tick_reg(18)
    );
\clock_tick_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[16]_i_1__2_n_4\,
      Q => clock_tick_reg(19)
    );
\clock_tick_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__2_n_6\,
      Q => clock_tick_reg(1)
    );
\clock_tick_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__2_n_7\,
      Q => clock_tick_reg(20)
    );
\clock_tick_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[16]_i_1__2_n_0\,
      CO(3) => \clock_tick_reg[20]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[20]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[20]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[20]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[20]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[20]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[20]_i_1__2_n_7\,
      S(3) => \clock_tick[20]_i_2__2_n_0\,
      S(2) => \clock_tick[20]_i_3__2_n_0\,
      S(1) => \clock_tick[20]_i_4__2_n_0\,
      S(0) => \clock_tick[20]_i_5__2_n_0\
    );
\clock_tick_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__2_n_6\,
      Q => clock_tick_reg(21)
    );
\clock_tick_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__2_n_5\,
      Q => clock_tick_reg(22)
    );
\clock_tick_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[20]_i_1__2_n_4\,
      Q => clock_tick_reg(23)
    );
\clock_tick_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__2_n_7\,
      Q => clock_tick_reg(24)
    );
\clock_tick_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[20]_i_1__2_n_0\,
      CO(3) => \clock_tick_reg[24]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[24]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[24]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[24]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[24]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[24]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[24]_i_1__2_n_7\,
      S(3) => \clock_tick[24]_i_2__2_n_0\,
      S(2) => \clock_tick[24]_i_3__2_n_0\,
      S(1) => \clock_tick[24]_i_4__2_n_0\,
      S(0) => \clock_tick[24]_i_5__2_n_0\
    );
\clock_tick_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__2_n_6\,
      Q => clock_tick_reg(25)
    );
\clock_tick_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__2_n_5\,
      Q => clock_tick_reg(26)
    );
\clock_tick_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[24]_i_1__2_n_4\,
      Q => clock_tick_reg(27)
    );
\clock_tick_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__2_n_7\,
      Q => clock_tick_reg(28)
    );
\clock_tick_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_clock_tick_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \clock_tick_reg[28]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[28]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[28]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[28]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[28]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[28]_i_1__2_n_7\,
      S(3) => \clock_tick[28]_i_2__2_n_0\,
      S(2) => \clock_tick[28]_i_3__2_n_0\,
      S(1) => \clock_tick[28]_i_4__2_n_0\,
      S(0) => \clock_tick[28]_i_5__2_n_0\
    );
\clock_tick_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__2_n_6\,
      Q => clock_tick_reg(29)
    );
\clock_tick_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__2_n_5\,
      Q => clock_tick_reg(2)
    );
\clock_tick_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__2_n_5\,
      Q => clock_tick_reg(30)
    );
\clock_tick_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[28]_i_1__2_n_4\,
      Q => clock_tick_reg(31)
    );
\clock_tick_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[0]_i_1__2_n_4\,
      Q => clock_tick_reg(3)
    );
\clock_tick_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__2_n_7\,
      Q => clock_tick_reg(4)
    );
\clock_tick_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[0]_i_1__2_n_0\,
      CO(3) => \clock_tick_reg[4]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[4]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[4]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[4]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[4]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[4]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[4]_i_1__2_n_7\,
      S(3) => \clock_tick[4]_i_2__2_n_0\,
      S(2) => \clock_tick[4]_i_3__2_n_0\,
      S(1) => \clock_tick[4]_i_4__2_n_0\,
      S(0) => \clock_tick[4]_i_5__2_n_0\
    );
\clock_tick_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__2_n_6\,
      Q => clock_tick_reg(5)
    );
\clock_tick_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__2_n_5\,
      Q => clock_tick_reg(6)
    );
\clock_tick_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[4]_i_1__2_n_4\,
      Q => clock_tick_reg(7)
    );
\clock_tick_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__2_n_7\,
      Q => clock_tick_reg(8)
    );
\clock_tick_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clock_tick_reg[4]_i_1__2_n_0\,
      CO(3) => \clock_tick_reg[8]_i_1__2_n_0\,
      CO(2) => \clock_tick_reg[8]_i_1__2_n_1\,
      CO(1) => \clock_tick_reg[8]_i_1__2_n_2\,
      CO(0) => \clock_tick_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \clock_tick_reg[8]_i_1__2_n_4\,
      O(2) => \clock_tick_reg[8]_i_1__2_n_5\,
      O(1) => \clock_tick_reg[8]_i_1__2_n_6\,
      O(0) => \clock_tick_reg[8]_i_1__2_n_7\,
      S(3) => \clock_tick[8]_i_2__2_n_0\,
      S(2) => \clock_tick[8]_i_3__2_n_0\,
      S(1) => \clock_tick[8]_i_4__2_n_0\,
      S(0) => \clock_tick[8]_i_5__2_n_0\
    );
\clock_tick_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \clock_tick_reg[8]_i_1__2_n_6\,
      Q => clock_tick_reg(9)
    );
\command_queue_in[32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF8000FFFF"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg_4,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_ARADDR(1),
      I5 => S_AXI_3_AWADDR(1),
      O => \command_queue_in[32]_i_1__2_n_0\
    );
\command_queue_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(0),
      Q => \command_queue_in_reg_n_0_[0]\
    );
\command_queue_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(12),
      Q => \command_queue_in_reg_n_0_[12]\
    );
\command_queue_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(13),
      Q => \command_queue_in_reg_n_0_[13]\
    );
\command_queue_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(1),
      Q => \command_queue_in_reg_n_0_[1]\
    );
\command_queue_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(24),
      Q => \command_queue_in_reg_n_0_[24]\
    );
\command_queue_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(28),
      Q => \command_queue_in_reg_n_0_[28]\
    );
\command_queue_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(2),
      Q => \command_queue_in_reg_n_0_[2]\
    );
\command_queue_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_in[32]_i_1__2_n_0\,
      Q => \command_queue_in_reg_n_0_[32]\
    );
\command_queue_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(3),
      Q => \command_queue_in_reg_n_0_[3]\
    );
\command_queue_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(4),
      Q => \command_queue_in_reg_n_0_[4]\
    );
\command_queue_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(5),
      Q => \command_queue_in_reg_n_0_[5]\
    );
\command_queue_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => command_queue_write,
      CLR => \^global_clock_reg[0]_0\,
      D => S_AXI_3_WDATA(6),
      Q => \command_queue_in_reg_n_0_[6]\
    );
\command_queue_mem[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][0]_i_1__2_n_0\
    );
\command_queue_mem[0][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][12]_i_1__2_n_0\
    );
\command_queue_mem[0][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][13]_i_1__2_n_0\
    );
\command_queue_mem[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][1]_i_1__2_n_0\
    );
\command_queue_mem[0][24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][24]_i_1__2_n_0\
    );
\command_queue_mem[0][28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][28]_i_1__2_n_0\
    );
\command_queue_mem[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][2]_i_1__2_n_0\
    );
\command_queue_mem[0][32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010FF1010"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[0][32]_i_1__2_n_0\
    );
\command_queue_mem[0][32]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][32]_i_2__2_n_0\
    );
\command_queue_mem[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][3]_i_1__2_n_0\
    );
\command_queue_mem[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][4]_i_1__2_n_0\
    );
\command_queue_mem[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][5]_i_1__2_n_0\
    );
\command_queue_mem[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[0][6]_i_1__2_n_0\
    );
\command_queue_mem[1][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][0]_i_1__2_n_0\
    );
\command_queue_mem[1][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][12]_i_1__2_n_0\
    );
\command_queue_mem[1][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][13]_i_1__2_n_0\
    );
\command_queue_mem[1][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][1]_i_1__2_n_0\
    );
\command_queue_mem[1][24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][24]_i_1__2_n_0\
    );
\command_queue_mem[1][28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][28]_i_1__2_n_0\
    );
\command_queue_mem[1][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][2]_i_1__2_n_0\
    );
\command_queue_mem[1][32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[1][32]_i_1__2_n_0\
    );
\command_queue_mem[1][32]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][32]_i_2__2_n_0\
    );
\command_queue_mem[1][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][3]_i_1__2_n_0\
    );
\command_queue_mem[1][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][4]_i_1__2_n_0\
    );
\command_queue_mem[1][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][5]_i_1__2_n_0\
    );
\command_queue_mem[1][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[1][6]_i_1__2_n_0\
    );
\command_queue_mem[2][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][0]_i_1__2_n_0\
    );
\command_queue_mem[2][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][12]_i_1__2_n_0\
    );
\command_queue_mem[2][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][13]_i_1__2_n_0\
    );
\command_queue_mem[2][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][1]_i_1__2_n_0\
    );
\command_queue_mem[2][24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][24]_i_1__2_n_0\
    );
\command_queue_mem[2][28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][28]_i_1__2_n_0\
    );
\command_queue_mem[2][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][2]_i_1__2_n_0\
    );
\command_queue_mem[2][32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_address(1),
      I5 => command_queue_write_reg_n_0,
      O => \command_queue_mem[2][32]_i_1__2_n_0\
    );
\command_queue_mem[2][32]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][32]_i_2__2_n_0\
    );
\command_queue_mem[2][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][3]_i_1__2_n_0\
    );
\command_queue_mem[2][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][4]_i_1__2_n_0\
    );
\command_queue_mem[2][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][5]_i_1__2_n_0\
    );
\command_queue_mem[2][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[2][6]_i_1__2_n_0\
    );
\command_queue_mem[3][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][0]_i_1__2_n_0\
    );
\command_queue_mem[3][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][12]_i_1__2_n_0\
    );
\command_queue_mem[3][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][13]_i_1__2_n_0\
    );
\command_queue_mem[3][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][1]_i_1__2_n_0\
    );
\command_queue_mem[3][24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][24]_i_1__2_n_0\
    );
\command_queue_mem[3][28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][28]_i_1__2_n_0\
    );
\command_queue_mem[3][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[2]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][2]_i_1__2_n_0\
    );
\command_queue_mem[3][32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[1]\,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => command_queue_read_reg_n_0,
      I3 => command_queue_write_address(0),
      I4 => command_queue_write_reg_n_0,
      I5 => command_queue_write_address(1),
      O => \command_queue_mem[3][32]_i_1__2_n_0\
    );
\command_queue_mem[3][32]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[32]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][32]_i_2__2_n_0\
    );
\command_queue_mem[3][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][3]_i_1__2_n_0\
    );
\command_queue_mem[3][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][4]_i_1__2_n_0\
    );
\command_queue_mem[3][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][5]_i_1__2_n_0\
    );
\command_queue_mem[3][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \command_queue_in_reg_n_0_[6]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => command_queue_read_reg_n_0,
      O => \command_queue_mem[3][6]_i_1__2_n_0\
    );
\command_queue_mem_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][0]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][0]\
    );
\command_queue_mem_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][12]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][12]\
    );
\command_queue_mem_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][13]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][13]\
    );
\command_queue_mem_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][1]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][1]\
    );
\command_queue_mem_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][24]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][24]\
    );
\command_queue_mem_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][28]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][28]\
    );
\command_queue_mem_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][2]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][2]\
    );
\command_queue_mem_reg[0][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][32]_i_2__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][32]\
    );
\command_queue_mem_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][3]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][3]\
    );
\command_queue_mem_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][4]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][4]\
    );
\command_queue_mem_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][5]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][5]\
    );
\command_queue_mem_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[0][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[0][6]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[0][6]\
    );
\command_queue_mem_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][0]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][0]\
    );
\command_queue_mem_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][12]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][12]\
    );
\command_queue_mem_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][13]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][13]\
    );
\command_queue_mem_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][1]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][1]\
    );
\command_queue_mem_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][24]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][24]\
    );
\command_queue_mem_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][28]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][28]\
    );
\command_queue_mem_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][2]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][2]\
    );
\command_queue_mem_reg[1][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][32]_i_2__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][32]\
    );
\command_queue_mem_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][3]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][3]\
    );
\command_queue_mem_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][4]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][4]\
    );
\command_queue_mem_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][5]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][5]\
    );
\command_queue_mem_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[1][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[1][6]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[1][6]\
    );
\command_queue_mem_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][0]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][0]\
    );
\command_queue_mem_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][12]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][12]\
    );
\command_queue_mem_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][13]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][13]\
    );
\command_queue_mem_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][1]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][1]\
    );
\command_queue_mem_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][24]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][24]\
    );
\command_queue_mem_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][28]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][28]\
    );
\command_queue_mem_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][2]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][2]\
    );
\command_queue_mem_reg[2][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][32]_i_2__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][32]\
    );
\command_queue_mem_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][3]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][3]\
    );
\command_queue_mem_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][4]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][4]\
    );
\command_queue_mem_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][5]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][5]\
    );
\command_queue_mem_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[2][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[2][6]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[2][6]\
    );
\command_queue_mem_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][0]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][0]\
    );
\command_queue_mem_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][12]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][12]\
    );
\command_queue_mem_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][13]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][13]\
    );
\command_queue_mem_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][1]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][1]\
    );
\command_queue_mem_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][24]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][24]\
    );
\command_queue_mem_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][28]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][28]\
    );
\command_queue_mem_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][2]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][2]\
    );
\command_queue_mem_reg[3][32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][32]_i_2__2_n_0\,
      Q => p_5_in
    );
\command_queue_mem_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][3]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][3]\
    );
\command_queue_mem_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][4]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][4]\
    );
\command_queue_mem_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][5]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][5]\
    );
\command_queue_mem_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \command_queue_mem[3][32]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_mem[3][6]_i_1__2_n_0\,
      Q => \command_queue_mem_reg_n_0_[3][6]\
    );
\command_queue_read_address[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_read_reg_n_0,
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      O => \command_queue_read_address[0]_i_1__2_n_0\
    );
\command_queue_read_address[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => command_queue_read_reg_n_0,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      O => \command_queue_read_address[1]_i_1__2_n_0\
    );
\command_queue_read_address[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \command_queue_read_address_reg_n_0_[0]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => command_queue_read_reg_n_0,
      I3 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_address[2]_i_1__2_n_0\
    );
\command_queue_read_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[0]_i_1__2_n_0\,
      Q => \command_queue_read_address_reg_n_0_[0]\
    );
\command_queue_read_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[1]_i_1__2_n_0\,
      Q => \command_queue_read_address_reg_n_0_[1]\
    );
\command_queue_read_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_read_address[2]_i_1__2_n_0\,
      Q => \command_queue_read_address_reg_n_0_[2]\
    );
\command_queue_read_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \command_queue_read_i_2__2_n_0\,
      O => \command_queue_read_i_1__2_n_0\
    );
\command_queue_read_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => \command_queue_read_address_reg_n_0_[0]\,
      I2 => \command_queue_read_address_reg_n_0_[1]\,
      I3 => command_queue_write_address(1),
      I4 => \command_queue_write_address__0\(2),
      I5 => \command_queue_read_address_reg_n_0_[2]\,
      O => \command_queue_read_i_2__2_n_0\
    );
command_queue_read_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \command_queue_read_i_1__2_n_0\,
      Q => command_queue_read_reg_n_0,
      R => \^global_clock_reg[0]_0\
    );
\command_queue_write_address[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => command_queue_write_reg_n_0,
      I1 => command_queue_write_address(0),
      O => \command_queue_write_address[0]_i_1__2_n_0\
    );
\command_queue_write_address[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => command_queue_write_address(0),
      I1 => command_queue_write_reg_n_0,
      I2 => command_queue_write_address(1),
      O => \command_queue_write_address[1]_i_1__2_n_0\
    );
\command_queue_write_address[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => command_queue_write_address(1),
      I1 => command_queue_write_address(0),
      I2 => command_queue_write_reg_n_0,
      I3 => \command_queue_write_address__0\(2),
      O => \command_queue_write_address[2]_i_1__2_n_0\
    );
\command_queue_write_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[0]_i_1__2_n_0\,
      Q => command_queue_write_address(0)
    );
\command_queue_write_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[1]_i_1__2_n_0\,
      Q => command_queue_write_address(1)
    );
\command_queue_write_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \command_queue_write_address[2]_i_1__2_n_0\,
      Q => \command_queue_write_address__0\(2)
    );
\command_queue_write_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^slave_address\(0),
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \command_queue_write_i_3__2_n_0\,
      O => command_queue_write
    );
\command_queue_write_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => S_AXI_3_WVALID,
      I1 => S_AXI_3_AWVALID,
      I2 => axi_awready_reg_4,
      I3 => axi_wready_reg,
      I4 => \^rni_chipselect6_out\,
      O => \^toggle_bits_cpu_side_reg[0]_0\
    );
\command_queue_write_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBEA"
    )
        port map (
      I0 => \^rni_readdata_delayed_reg[0]\,
      I1 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I2 => S_AXI_3_ARADDR(4),
      I3 => S_AXI_3_AWADDR(4),
      I4 => \^slave_address\(2),
      I5 => \^slave_address\(1),
      O => \command_queue_write_i_3__2_n_0\
    );
\command_queue_write_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFCFC"
    )
        port map (
      I0 => S_AXI_3_ARADDR(7),
      I1 => S_AXI_3_AWADDR(7),
      I2 => S_AXI_3_AWADDR(5),
      I3 => S_AXI_3_ARADDR(5),
      I4 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I5 => \^slave_address\(4),
      O => \^rni_readdata_delayed_reg[0]\
    );
command_queue_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => command_queue_write,
      Q => command_queue_write_reg_n_0
    );
\dap_rni_select_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000330A000A33"
    )
        port map (
      I0 => \^dap_rni_select_reg\,
      I1 => S_AXI_3_AWADDR(9),
      I2 => S_AXI_3_ARADDR(9),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(8),
      I5 => S_AXI_3_ARADDR(8),
      O => \^rni_chipselect6_out\
    );
\dap_send_buffer_select_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_3_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      O => \^dap_rni_select_reg\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(0),
      Q => RAM_reg_0(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(2),
      Q => RAM_reg_0(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(3),
      Q => RAM_reg_0(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(4),
      Q => RAM_reg_0(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(5),
      Q => RAM_reg_0(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(6),
      Q => RAM_reg_0(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(7),
      Q => RAM_reg_0(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(8),
      Q => RAM_reg_0(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(9),
      Q => RAM_reg_0(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(10),
      Q => RAM_reg_0(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(11),
      Q => RAM_reg_0(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(1),
      Q => RAM_reg_0(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(12),
      Q => RAM_reg_0(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(13),
      Q => RAM_reg_0(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(14),
      Q => RAM_reg_0(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(15),
      Q => RAM_reg_0(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(16),
      Q => RAM_reg_0(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(17),
      Q => RAM_reg_0(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(18),
      Q => RAM_reg_0(26)
    );
\data_reg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(19),
      Q => RAM_reg_0(27)
    );
\data_reg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(20),
      Q => RAM_reg_0(28)
    );
\data_reg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(21),
      Q => RAM_reg_0(29)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(2),
      Q => RAM_reg_0(2)
    );
\data_reg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(22),
      Q => RAM_reg_0(30)
    );
\data_reg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(23),
      Q => RAM_reg_0(31)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(3),
      Q => RAM_reg_0(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(4),
      Q => RAM_reg_0(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(5),
      Q => RAM_reg_0(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(6),
      Q => RAM_reg_0(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(7),
      Q => RAM_reg_0(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(0),
      Q => RAM_reg_0(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[31]\(1),
      Q => RAM_reg_0(9)
    );
\delay[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(0),
      I2 => \^out\(1),
      O => \delay[0]_i_1__2_n_0\
    );
\delay[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \^out\(1),
      O => \delay[1]_i_1__2_n_0\
    );
\delay[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(1),
      I1 => \delay__0\(0),
      I2 => \delay__0\(2),
      I3 => \^out\(0),
      O => \delay[2]_i_1__2_n_0\
    );
\delay[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444441"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(3),
      I2 => \delay__0\(1),
      I3 => \delay__0\(0),
      I4 => \delay__0\(2),
      I5 => \^out\(1),
      O => \delay[3]_i_1__2_n_0\
    );
\delay[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(4),
      I2 => \delay[4]_i_2__2_n_0\,
      I3 => \^out\(1),
      O => \delay[4]_i_1__2_n_0\
    );
\delay[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(2),
      I1 => \delay__0\(0),
      I2 => \delay__0\(1),
      I3 => \delay__0\(3),
      O => \delay[4]_i_2__2_n_0\
    );
\delay[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_3_ARESETN,
      O => \delay[5]_i_1__2_n_0\
    );
\delay[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \^out\(0),
      I1 => \delay__0\(5),
      I2 => \delay[5]_i_3__2_n_0\,
      I3 => \^out\(1),
      O => \delay[5]_i_2__2_n_0\
    );
\delay[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \delay__0\(3),
      I1 => \delay__0\(1),
      I2 => \delay__0\(0),
      I3 => \delay__0\(2),
      I4 => \delay__0\(4),
      O => \delay[5]_i_3__2_n_0\
    );
\delay[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \delay[8]_i_5__2_n_0\,
      I1 => \delay__0\(6),
      I2 => \^out\(0),
      O => \delay[6]_i_1__2_n_0\
    );
\delay[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \delay__0\(6),
      I1 => \delay[8]_i_5__2_n_0\,
      I2 => \delay__0\(7),
      I3 => \^out\(0),
      O => \delay[7]_i_1__2_n_0\
    );
\delay[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      I4 => S_AXI_3_ARESETN,
      O => \delay[8]_i_1__2_n_0\
    );
\delay[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5008000800000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \delay[8]_i_4__2_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => read_R(0),
      I5 => S_AXI_3_ARESETN,
      O => \delay[8]_i_2__2_n_0\
    );
\delay[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5__2_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      I4 => \^out\(0),
      O => \delay[8]_i_3__2_n_0\
    );
\delay[8]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \delay__0\(7),
      I1 => \delay[8]_i_5__2_n_0\,
      I2 => \delay__0\(6),
      I3 => \delay__0\(8),
      O => \delay[8]_i_4__2_n_0\
    );
\delay[8]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \delay__0\(4),
      I1 => \delay__0\(2),
      I2 => \delay__0\(0),
      I3 => \delay__0\(1),
      I4 => \delay__0\(3),
      I5 => \delay__0\(5),
      O => \delay[8]_i_5__2_n_0\
    );
\delay_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[0]_i_1__2_n_0\,
      Q => \delay__0\(0),
      S => \delay[5]_i_1__2_n_0\
    );
\delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[1]_i_1__2_n_0\,
      Q => \delay__0\(1),
      S => \delay[5]_i_1__2_n_0\
    );
\delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[2]_i_1__2_n_0\,
      Q => \delay__0\(2),
      R => \delay[8]_i_1__2_n_0\
    );
\delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[3]_i_1__2_n_0\,
      Q => \delay__0\(3),
      S => \delay[5]_i_1__2_n_0\
    );
\delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[4]_i_1__2_n_0\,
      Q => \delay__0\(4),
      S => \delay[5]_i_1__2_n_0\
    );
\delay_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[5]_i_2__2_n_0\,
      Q => \delay__0\(5),
      S => \delay[5]_i_1__2_n_0\
    );
\delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[6]_i_1__2_n_0\,
      Q => \delay__0\(6),
      R => \delay[8]_i_1__2_n_0\
    );
\delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[7]_i_1__2_n_0\,
      Q => \delay__0\(7),
      R => \delay[8]_i_1__2_n_0\
    );
\delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \delay[8]_i_2__2_n_0\,
      D => \delay[8]_i_3__2_n_0\,
      Q => \delay__0\(8),
      R => \delay[8]_i_1__2_n_0\
    );
\dest_col[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1__2_n_0\,
      I1 => S_AXI_3_ARESETN,
      I2 => \dest_col[0]_i_2__2_n_0\,
      I3 => \dest_col[0]_i_3__2_n_0\,
      I4 => dest_col,
      O => \dest_col[0]_i_1__2_n_0\
    );
\dest_col[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][EW_n_0_][0]\,
      I3 => \src_buffer[0]_i_2__2_n_0\,
      I4 => \dest_pid[7]_i_9__2_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][EW]\,
      O => \dest_col[0]_i_2__2_n_0\
    );
\dest_col[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4__2_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][EW_n_0_][0]\,
      I2 => \dest_pid[7]_i_5__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][EW_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I5 => \dest_col[0]_i_4__2_n_0\,
      O => \dest_col[0]_i_3__2_n_0\
    );
\dest_col[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][28]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][28]\,
      I4 => \command_queue_mem_reg_n_0_[1][28]\,
      I5 => \command_queue_mem_reg_n_0_[2][28]\,
      O => \dest_col[0]_i_4__2_n_0\
    );
\dest_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \dest_col[0]_i_1__2_n_0\,
      Q => dest_col,
      R => '0'
    );
\dest_pid[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(0),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(0),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[0]_i_2__2_n_0\,
      O => \dest_pid[0]_i_1__2_n_0\
    );
\dest_pid[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(0),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(0),
      O => \dest_pid[0]_i_2__2_n_0\
    );
\dest_pid[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(1),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(1),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[1]_i_2__2_n_0\,
      O => \dest_pid[1]_i_1__2_n_0\
    );
\dest_pid[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(1),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(1),
      O => \dest_pid[1]_i_2__2_n_0\
    );
\dest_pid[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(2),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(2),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[2]_i_2__2_n_0\,
      O => \dest_pid[2]_i_1__2_n_0\
    );
\dest_pid[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(2),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(2),
      O => \dest_pid[2]_i_2__2_n_0\
    );
\dest_pid[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(3),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(3),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[3]_i_2__2_n_0\,
      O => \dest_pid[3]_i_1__2_n_0\
    );
\dest_pid[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(3),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(3),
      O => \dest_pid[3]_i_2__2_n_0\
    );
\dest_pid[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(4),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(4),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[4]_i_2__2_n_0\,
      O => \dest_pid[4]_i_1__2_n_0\
    );
\dest_pid[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(4),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(4),
      O => \dest_pid[4]_i_2__2_n_0\
    );
\dest_pid[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(5),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(5),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[5]_i_2__2_n_0\,
      O => \dest_pid[5]_i_1__2_n_0\
    );
\dest_pid[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(5),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(5),
      O => \dest_pid[5]_i_2__2_n_0\
    );
\dest_pid[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(6),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(6),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[6]_i_2__2_n_0\,
      O => \dest_pid[6]_i_1__2_n_0\
    );
\dest_pid[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(6),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(6),
      O => \dest_pid[6]_i_2__2_n_0\
    );
\dest_pid[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \src_buffer[1]_i_1__2_n_0\,
      I1 => S_AXI_3_ARESETN,
      I2 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      O => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \src_buffer[1]_i_1__2_n_0\,
      I1 => S_AXI_3_ARESETN,
      O => \dest_pid[7]_i_2__2_n_0\
    );
\dest_pid[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Target]__0\(7),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Target]__0\(7),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \dest_pid[7]_i_6__2_n_0\,
      O => \dest_pid[7]_i_3__2_n_0\
    );
\dest_pid[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \dest_pid[7]_i_7__2_n_0\,
      I1 => \dest_pid[7]_i_8__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[3][Enable_n_0_]\,
      O => \dest_pid[7]_i_4__2_n_0\
    );
\dest_pid[7]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \dest_pid[7]_i_8__2_n_0\,
      I1 => \dest_pid[7]_i_7__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Enable_n_0_]\,
      O => \dest_pid[7]_i_5__2_n_0\
    );
\dest_pid[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Target]__0\(7),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Target]__0\(7),
      O => \dest_pid[7]_i_6__2_n_0\
    );
\dest_pid[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][12]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][12]\,
      I4 => \command_queue_mem_reg_n_0_[1][12]\,
      I5 => \command_queue_mem_reg_n_0_[2][12]\,
      O => \dest_pid[7]_i_7__2_n_0\
    );
\dest_pid[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][13]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][13]\,
      I4 => \command_queue_mem_reg_n_0_[1][13]\,
      I5 => \command_queue_mem_reg_n_0_[2][13]\,
      O => \dest_pid[7]_i_8__2_n_0\
    );
\dest_pid[7]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dest_pid[7]_i_7__2_n_0\,
      I1 => \dest_pid[7]_i_8__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[0][Enable]__0\,
      O => \dest_pid[7]_i_9__2_n_0\
    );
\dest_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[0]_i_1__2_n_0\,
      Q => dest_pid(0),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[1]_i_1__2_n_0\,
      Q => dest_pid(1),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[2]_i_1__2_n_0\,
      Q => dest_pid(2),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[3]_i_1__2_n_0\,
      Q => dest_pid(3),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[4]_i_1__2_n_0\,
      Q => dest_pid(4),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[5]_i_1__2_n_0\,
      Q => dest_pid(5),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[6]_i_1__2_n_0\,
      Q => dest_pid(6),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \dest_pid[7]_i_3__2_n_0\,
      Q => dest_pid(7),
      R => \dest_pid[7]_i_1__2_n_0\
    );
\dest_row[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF78880"
    )
        port map (
      I0 => \src_buffer[1]_i_1__2_n_0\,
      I1 => S_AXI_3_ARESETN,
      I2 => \dest_row[0]_i_2__2_n_0\,
      I3 => \dest_row[0]_i_3__2_n_0\,
      I4 => dest_row,
      O => \dest_row[0]_i_1__2_n_0\
    );
\dest_row[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000444440004000"
    )
        port map (
      I0 => active_send_channel(1),
      I1 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][NS_n_0_][0]\,
      I3 => \src_buffer[0]_i_2__2_n_0\,
      I4 => \dest_pid[7]_i_9__2_n_0\,
      I5 => \G_send_channels_1.send_channel_info_reg[0][NS]\,
      O => \dest_row[0]_i_2__2_n_0\
    );
\dest_row[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => \dest_pid[7]_i_4__2_n_0\,
      I1 => \G_send_channels_1.send_channel_info_reg[3][NS_n_0_][0]\,
      I2 => \dest_pid[7]_i_5__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[2][NS_n_0_][0]\,
      I4 => \FSM_sequential_xmit_state[0]_i_2__2_n_0\,
      I5 => \dest_row[0]_i_4__2_n_0\,
      O => \dest_row[0]_i_3__2_n_0\
    );
\dest_row[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][24]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][24]\,
      I4 => \command_queue_mem_reg_n_0_[1][24]\,
      I5 => \command_queue_mem_reg_n_0_[2][24]\,
      O => \dest_row[0]_i_4__2_n_0\
    );
\dest_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \dest_row[0]_i_1__2_n_0\,
      Q => dest_row,
      R => '0'
    );
\global_clock[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(3),
      O => \global_clock[0]_i_3__2_n_0\
    );
\global_clock[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(2),
      O => \global_clock[0]_i_4__2_n_0\
    );
\global_clock[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(1),
      O => \global_clock[0]_i_5__2_n_0\
    );
\global_clock[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => global_clock_reg(0),
      O => \global_clock[0]_i_6__2_n_0\
    );
\global_clock[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(15),
      O => \global_clock[12]_i_2__2_n_0\
    );
\global_clock[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(14),
      O => \global_clock[12]_i_3__2_n_0\
    );
\global_clock[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(13),
      O => \global_clock[12]_i_4__2_n_0\
    );
\global_clock[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(12),
      O => \global_clock[12]_i_5__2_n_0\
    );
\global_clock[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(19),
      O => \global_clock[16]_i_2__2_n_0\
    );
\global_clock[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(18),
      O => \global_clock[16]_i_3__2_n_0\
    );
\global_clock[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(17),
      O => \global_clock[16]_i_4__2_n_0\
    );
\global_clock[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(16),
      O => \global_clock[16]_i_5__2_n_0\
    );
\global_clock[20]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(23),
      O => \global_clock[20]_i_2__2_n_0\
    );
\global_clock[20]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(22),
      O => \global_clock[20]_i_3__2_n_0\
    );
\global_clock[20]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(21),
      O => \global_clock[20]_i_4__2_n_0\
    );
\global_clock[20]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(20),
      O => \global_clock[20]_i_5__2_n_0\
    );
\global_clock[24]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(27),
      O => \global_clock[24]_i_2__2_n_0\
    );
\global_clock[24]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(26),
      O => \global_clock[24]_i_3__2_n_0\
    );
\global_clock[24]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(25),
      O => \global_clock[24]_i_4__2_n_0\
    );
\global_clock[24]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(24),
      O => \global_clock[24]_i_5__2_n_0\
    );
\global_clock[28]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(31),
      O => \global_clock[28]_i_2__2_n_0\
    );
\global_clock[28]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(30),
      O => \global_clock[28]_i_3__2_n_0\
    );
\global_clock[28]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(29),
      O => \global_clock[28]_i_4__2_n_0\
    );
\global_clock[28]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(28),
      O => \global_clock[28]_i_5__2_n_0\
    );
\global_clock[32]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(35),
      O => \global_clock[32]_i_2__2_n_0\
    );
\global_clock[32]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(34),
      O => \global_clock[32]_i_3__2_n_0\
    );
\global_clock[32]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(33),
      O => \global_clock[32]_i_4__2_n_0\
    );
\global_clock[32]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(32),
      O => \global_clock[32]_i_5__2_n_0\
    );
\global_clock[36]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(39),
      O => \global_clock[36]_i_2__2_n_0\
    );
\global_clock[36]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(38),
      O => \global_clock[36]_i_3__2_n_0\
    );
\global_clock[36]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(37),
      O => \global_clock[36]_i_4__2_n_0\
    );
\global_clock[36]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \global_clock_reg__0\(36),
      O => \global_clock[36]_i_5__2_n_0\
    );
\global_clock[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(7),
      O => \global_clock[4]_i_2__2_n_0\
    );
\global_clock[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(6),
      O => \global_clock[4]_i_3__2_n_0\
    );
\global_clock[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(5),
      O => \global_clock[4]_i_4__2_n_0\
    );
\global_clock[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(4),
      O => \global_clock[4]_i_5__2_n_0\
    );
\global_clock[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(11),
      O => \global_clock[8]_i_2__2_n_0\
    );
\global_clock[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(10),
      O => \global_clock[8]_i_3__2_n_0\
    );
\global_clock[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(9),
      O => \global_clock[8]_i_4__2_n_0\
    );
\global_clock[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => global_clock_reg(8),
      O => \global_clock[8]_i_5__2_n_0\
    );
\global_clock_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__2_n_7\,
      Q => global_clock_reg(0)
    );
\global_clock_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \global_clock_reg[0]_i_2__2_n_0\,
      CO(2) => \global_clock_reg[0]_i_2__2_n_1\,
      CO(1) => \global_clock_reg[0]_i_2__2_n_2\,
      CO(0) => \global_clock_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \global_clock_reg[0]_i_2__2_n_4\,
      O(2) => \global_clock_reg[0]_i_2__2_n_5\,
      O(1) => \global_clock_reg[0]_i_2__2_n_6\,
      O(0) => \global_clock_reg[0]_i_2__2_n_7\,
      S(3) => \global_clock[0]_i_3__2_n_0\,
      S(2) => \global_clock[0]_i_4__2_n_0\,
      S(1) => \global_clock[0]_i_5__2_n_0\,
      S(0) => \global_clock[0]_i_6__2_n_0\
    );
\global_clock_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__2_n_5\,
      Q => global_clock_reg(10)
    );
\global_clock_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__2_n_4\,
      Q => global_clock_reg(11)
    );
\global_clock_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__2_n_7\,
      Q => global_clock_reg(12)
    );
\global_clock_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[8]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[12]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[12]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[12]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[12]_i_1__2_n_4\,
      O(2) => \global_clock_reg[12]_i_1__2_n_5\,
      O(1) => \global_clock_reg[12]_i_1__2_n_6\,
      O(0) => \global_clock_reg[12]_i_1__2_n_7\,
      S(3) => \global_clock[12]_i_2__2_n_0\,
      S(2) => \global_clock[12]_i_3__2_n_0\,
      S(1) => \global_clock[12]_i_4__2_n_0\,
      S(0) => \global_clock[12]_i_5__2_n_0\
    );
\global_clock_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__2_n_6\,
      Q => global_clock_reg(13)
    );
\global_clock_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__2_n_5\,
      Q => global_clock_reg(14)
    );
\global_clock_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[12]_i_1__2_n_4\,
      Q => global_clock_reg(15)
    );
\global_clock_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__2_n_7\,
      Q => global_clock_reg(16)
    );
\global_clock_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[12]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[16]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[16]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[16]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[16]_i_1__2_n_4\,
      O(2) => \global_clock_reg[16]_i_1__2_n_5\,
      O(1) => \global_clock_reg[16]_i_1__2_n_6\,
      O(0) => \global_clock_reg[16]_i_1__2_n_7\,
      S(3) => \global_clock[16]_i_2__2_n_0\,
      S(2) => \global_clock[16]_i_3__2_n_0\,
      S(1) => \global_clock[16]_i_4__2_n_0\,
      S(0) => \global_clock[16]_i_5__2_n_0\
    );
\global_clock_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__2_n_6\,
      Q => global_clock_reg(17)
    );
\global_clock_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__2_n_5\,
      Q => global_clock_reg(18)
    );
\global_clock_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[16]_i_1__2_n_4\,
      Q => global_clock_reg(19)
    );
\global_clock_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__2_n_6\,
      Q => global_clock_reg(1)
    );
\global_clock_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__2_n_7\,
      Q => global_clock_reg(20)
    );
\global_clock_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[16]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[20]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[20]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[20]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[20]_i_1__2_n_4\,
      O(2) => \global_clock_reg[20]_i_1__2_n_5\,
      O(1) => \global_clock_reg[20]_i_1__2_n_6\,
      O(0) => \global_clock_reg[20]_i_1__2_n_7\,
      S(3) => \global_clock[20]_i_2__2_n_0\,
      S(2) => \global_clock[20]_i_3__2_n_0\,
      S(1) => \global_clock[20]_i_4__2_n_0\,
      S(0) => \global_clock[20]_i_5__2_n_0\
    );
\global_clock_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__2_n_6\,
      Q => global_clock_reg(21)
    );
\global_clock_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__2_n_5\,
      Q => global_clock_reg(22)
    );
\global_clock_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[20]_i_1__2_n_4\,
      Q => global_clock_reg(23)
    );
\global_clock_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__2_n_7\,
      Q => global_clock_reg(24)
    );
\global_clock_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[20]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[24]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[24]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[24]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[24]_i_1__2_n_4\,
      O(2) => \global_clock_reg[24]_i_1__2_n_5\,
      O(1) => \global_clock_reg[24]_i_1__2_n_6\,
      O(0) => \global_clock_reg[24]_i_1__2_n_7\,
      S(3) => \global_clock[24]_i_2__2_n_0\,
      S(2) => \global_clock[24]_i_3__2_n_0\,
      S(1) => \global_clock[24]_i_4__2_n_0\,
      S(0) => \global_clock[24]_i_5__2_n_0\
    );
\global_clock_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__2_n_6\,
      Q => global_clock_reg(25)
    );
\global_clock_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__2_n_5\,
      Q => global_clock_reg(26)
    );
\global_clock_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[24]_i_1__2_n_4\,
      Q => global_clock_reg(27)
    );
\global_clock_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__2_n_7\,
      Q => global_clock_reg(28)
    );
\global_clock_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[24]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[28]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[28]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[28]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[28]_i_1__2_n_4\,
      O(2) => \global_clock_reg[28]_i_1__2_n_5\,
      O(1) => \global_clock_reg[28]_i_1__2_n_6\,
      O(0) => \global_clock_reg[28]_i_1__2_n_7\,
      S(3) => \global_clock[28]_i_2__2_n_0\,
      S(2) => \global_clock[28]_i_3__2_n_0\,
      S(1) => \global_clock[28]_i_4__2_n_0\,
      S(0) => \global_clock[28]_i_5__2_n_0\
    );
\global_clock_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__2_n_6\,
      Q => global_clock_reg(29)
    );
\global_clock_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__2_n_5\,
      Q => global_clock_reg(2)
    );
\global_clock_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__2_n_5\,
      Q => global_clock_reg(30)
    );
\global_clock_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[28]_i_1__2_n_4\,
      Q => global_clock_reg(31)
    );
\global_clock_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__2_n_7\,
      Q => \global_clock_reg__0\(32)
    );
\global_clock_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[28]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[32]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[32]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[32]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[32]_i_1__2_n_4\,
      O(2) => \global_clock_reg[32]_i_1__2_n_5\,
      O(1) => \global_clock_reg[32]_i_1__2_n_6\,
      O(0) => \global_clock_reg[32]_i_1__2_n_7\,
      S(3) => \global_clock[32]_i_2__2_n_0\,
      S(2) => \global_clock[32]_i_3__2_n_0\,
      S(1) => \global_clock[32]_i_4__2_n_0\,
      S(0) => \global_clock[32]_i_5__2_n_0\
    );
\global_clock_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__2_n_6\,
      Q => \global_clock_reg__0\(33)
    );
\global_clock_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__2_n_5\,
      Q => \global_clock_reg__0\(34)
    );
\global_clock_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[32]_i_1__2_n_4\,
      Q => \global_clock_reg__0\(35)
    );
\global_clock_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__2_n_7\,
      Q => \global_clock_reg__0\(36)
    );
\global_clock_reg[36]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[32]_i_1__2_n_0\,
      CO(3) => \NLW_global_clock_reg[36]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \global_clock_reg[36]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[36]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[36]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[36]_i_1__2_n_4\,
      O(2) => \global_clock_reg[36]_i_1__2_n_5\,
      O(1) => \global_clock_reg[36]_i_1__2_n_6\,
      O(0) => \global_clock_reg[36]_i_1__2_n_7\,
      S(3) => \global_clock[36]_i_2__2_n_0\,
      S(2) => \global_clock[36]_i_3__2_n_0\,
      S(1) => \global_clock[36]_i_4__2_n_0\,
      S(0) => \global_clock[36]_i_5__2_n_0\
    );
\global_clock_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__2_n_6\,
      Q => \global_clock_reg__0\(37)
    );
\global_clock_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__2_n_5\,
      Q => \global_clock_reg__0\(38)
    );
\global_clock_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[36]_i_1__2_n_4\,
      Q => \global_clock_reg__0\(39)
    );
\global_clock_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[0]_i_2__2_n_4\,
      Q => global_clock_reg(3)
    );
\global_clock_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__2_n_7\,
      Q => global_clock_reg(4)
    );
\global_clock_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[0]_i_2__2_n_0\,
      CO(3) => \global_clock_reg[4]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[4]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[4]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[4]_i_1__2_n_4\,
      O(2) => \global_clock_reg[4]_i_1__2_n_5\,
      O(1) => \global_clock_reg[4]_i_1__2_n_6\,
      O(0) => \global_clock_reg[4]_i_1__2_n_7\,
      S(3) => \global_clock[4]_i_2__2_n_0\,
      S(2) => \global_clock[4]_i_3__2_n_0\,
      S(1) => \global_clock[4]_i_4__2_n_0\,
      S(0) => \global_clock[4]_i_5__2_n_0\
    );
\global_clock_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__2_n_6\,
      Q => global_clock_reg(5)
    );
\global_clock_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__2_n_5\,
      Q => global_clock_reg(6)
    );
\global_clock_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[4]_i_1__2_n_4\,
      Q => global_clock_reg(7)
    );
\global_clock_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__2_n_7\,
      Q => global_clock_reg(8)
    );
\global_clock_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \global_clock_reg[4]_i_1__2_n_0\,
      CO(3) => \global_clock_reg[8]_i_1__2_n_0\,
      CO(2) => \global_clock_reg[8]_i_1__2_n_1\,
      CO(1) => \global_clock_reg[8]_i_1__2_n_2\,
      CO(0) => \global_clock_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \global_clock_reg[8]_i_1__2_n_4\,
      O(2) => \global_clock_reg[8]_i_1__2_n_5\,
      O(1) => \global_clock_reg[8]_i_1__2_n_6\,
      O(0) => \global_clock_reg[8]_i_1__2_n_7\,
      S(3) => \global_clock[8]_i_2__2_n_0\,
      S(2) => \global_clock[8]_i_3__2_n_0\,
      S(1) => \global_clock[8]_i_4__2_n_0\,
      S(0) => \global_clock[8]_i_5__2_n_0\
    );
\global_clock_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => slave_irq0,
      CLR => \^global_clock_reg[0]_0\,
      D => \global_clock_reg[8]_i_1__2_n_6\,
      Q => global_clock_reg(9)
    );
\interrupt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^mem_address\(0),
      I4 => \^channel_status_reg[1][0]_0\,
      O => \interrupt[0]_i_1__2_n_0\
    );
\interrupt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \recv_counter[3][6]_i_4__2_n_0\,
      I1 => \interrupt[1]_i_2__2_n_0\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \interrupt[1]_i_3__2_n_0\,
      O => \interrupt[1]_i_1__2_n_0\
    );
\interrupt[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(5),
      I1 => \recv_counter_reg[3]__0\(6),
      I2 => \recv_counter_reg[3]__0\(2),
      I3 => \recv_counter_reg[3]__0\(1),
      I4 => \recv_counter_reg[3]__0\(0),
      I5 => \interrupt[1]_i_4__2_n_0\,
      O => \interrupt[1]_i_2__2_n_0\
    );
\interrupt[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(2),
      I1 => \recv_counter_reg[2]__0\(4),
      I2 => \recv_counter_reg[2]__0\(5),
      I3 => \interrupt[1]_i_5__2_n_0\,
      O => \interrupt[1]_i_3__2_n_0\
    );
\interrupt[1]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(3),
      I1 => \recv_counter_reg[3]__0\(4),
      O => \interrupt[1]_i_4__2_n_0\
    );
\interrupt[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \^mem_address\(1),
      I1 => \^mem_address\(0),
      I2 => \recv_counter_reg[2]__0\(3),
      I3 => \recv_counter_reg[2]__0\(6),
      I4 => \recv_counter_reg[2]__0\(1),
      I5 => \recv_counter_reg[2]__0\(0),
      O => \interrupt[1]_i_5__2_n_0\
    );
\interrupt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt[0]_i_1__2_n_0\,
      Q => \interrupt_reg_n_0_[0]\
    );
\interrupt_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFF04040404"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__2_n_0\,
      I4 => \interrupt_reg[0]_i_2__2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[0]\,
      O => \interrupt_reg[0]_i_1__2_n_0\
    );
\interrupt_reg[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_3_WDATA(0),
      I2 => S_AXI_3_WDATA(1),
      O => \interrupt_reg[0]_i_2__2_n_0\
    );
\interrupt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt[1]_i_1__2_n_0\,
      Q => \interrupt_reg_n_0_[1]\
    );
\interrupt_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFF40404040"
    )
        port map (
      I0 => \interrupt_reg_n_0_[1]\,
      I1 => interrupt_request_reg_n_0,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__2_n_0\,
      I4 => \toggle_bits_cpu_side[1]_i_2__2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[1]\,
      O => \interrupt_reg[1]_i_1__2_n_0\
    );
\interrupt_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFF08080808"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__2_n_0\,
      I4 => \toggle_bits_cpu_side[2]_i_2__2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[2]\,
      O => \interrupt_reg[2]_i_1__2_n_0\
    );
\interrupt_reg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF80808080"
    )
        port map (
      I0 => interrupt_request_reg_n_0,
      I1 => \interrupt_reg_n_0_[1]\,
      I2 => \interrupt_reg_n_0_[0]\,
      I3 => \interrupt_reg[3]_i_2__2_n_0\,
      I4 => \interrupt_reg[3]_i_3__2_n_0\,
      I5 => \interrupt_reg_reg_n_0_[3]\,
      O => \interrupt_reg[3]_i_1__2_n_0\
    );
\interrupt_reg[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAFFFFEEFFFF"
    )
        port map (
      I0 => \command_queue_write_i_3__2_n_0\,
      I1 => S_AXI_3_AWADDR(1),
      I2 => S_AXI_3_ARADDR(1),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(0),
      I5 => S_AXI_3_ARADDR(0),
      O => \interrupt_reg[3]_i_2__2_n_0\
    );
\interrupt_reg[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_3_WDATA(0),
      I2 => S_AXI_3_WDATA(1),
      O => \interrupt_reg[3]_i_3__2_n_0\
    );
\interrupt_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[0]_i_1__2_n_0\,
      Q => \interrupt_reg_reg_n_0_[0]\
    );
\interrupt_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[1]_i_1__2_n_0\,
      Q => \interrupt_reg_reg_n_0_[1]\
    );
\interrupt_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[2]_i_1__2_n_0\,
      Q => \interrupt_reg_reg_n_0_[2]\
    );
\interrupt_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_reg[3]_i_1__2_n_0\,
      Q => \interrupt_reg_reg_n_0_[3]\
    );
\interrupt_request_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => write_R(0),
      I3 => \^channel_status_reg[1][0]_0\,
      O => \interrupt_request_i_1__2_n_0\
    );
interrupt_request_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \interrupt_request_i_1__2_n_0\,
      Q => interrupt_request_reg_n_0
    );
\mem_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => write_R_reg_1,
      Q => \^mem_address\(0),
      R => '0'
    );
\mem_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => write_R_reg_0,
      Q => \^mem_address\(1),
      R => '0'
    );
\minusOp_inferred__1/i_/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Flit_id_reg_n_0_[3]\,
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \Flit_id_reg_n_0_[0]\,
      I3 => \Flit_id_reg_n_0_[2]\,
      I4 => \Flit_id_reg_n_0_[4]\,
      O => \minusOp_inferred__1/i_/i__n_0\
    );
\msg_length_reg[0][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[0][6]_i_1__2_n_0\
    );
\msg_length_reg[1][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[1][6]_i_1__2_n_0\
    );
\msg_length_reg[2][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_2\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[2][6]_i_1__2_n_0\
    );
\msg_length_reg[3][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_2\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[3][6]_i_1__2_n_0\
    );
\msg_length_reg[4][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[4][6]_i_1__2_n_0\
    );
\msg_length_reg[5][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[5][6]_i_1__2_n_0\
    );
\msg_length_reg[6][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \^toggle_address_noc_side\(2),
      I2 => \mem_reg[64]_2\,
      O => \msg_length_reg[6][6]_i_1__2_n_0\
    );
\msg_length_reg[7][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_2\,
      I2 => \^channel_nr\(1),
      O => \msg_length_reg[7][6]_i_1__2_n_0\
    );
\msg_length_reg[7][6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^toggle_address_noc_side\(2),
      I1 => \^toggle_address_noc_side\(3),
      I2 => \mem_reg[55]\(7),
      I3 => \^channel_nr\(0),
      I4 => \^toggle_address_noc_side\(0),
      I5 => \^toggle_address_noc_side\(1),
      O => \^channel_nr\(1)
    );
\msg_length_reg_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[0]__0\(0)
    );
\msg_length_reg_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[0]__0\(1)
    );
\msg_length_reg_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[0]__0\(2)
    );
\msg_length_reg_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[0]__0\(3)
    );
\msg_length_reg_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[0]__0\(4)
    );
\msg_length_reg_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[0]__0\(5)
    );
\msg_length_reg_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[0][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[0]__0\(6)
    );
\msg_length_reg_reg[1][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[1]__0\(0)
    );
\msg_length_reg_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[1]__0\(1)
    );
\msg_length_reg_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[1]__0\(2)
    );
\msg_length_reg_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[1]__0\(3)
    );
\msg_length_reg_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[1]__0\(4)
    );
\msg_length_reg_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[1]__0\(5)
    );
\msg_length_reg_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[1][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[1]__0\(6)
    );
\msg_length_reg_reg[2][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[2]__0\(0)
    );
\msg_length_reg_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[2]__0\(1)
    );
\msg_length_reg_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[2]__0\(2)
    );
\msg_length_reg_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[2]__0\(3)
    );
\msg_length_reg_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[2]__0\(4)
    );
\msg_length_reg_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[2]__0\(5)
    );
\msg_length_reg_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[2][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[2]__0\(6)
    );
\msg_length_reg_reg[3][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[3]__0\(0)
    );
\msg_length_reg_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[3]__0\(1)
    );
\msg_length_reg_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[3]__0\(2)
    );
\msg_length_reg_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[3]__0\(3)
    );
\msg_length_reg_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[3]__0\(4)
    );
\msg_length_reg_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[3]__0\(5)
    );
\msg_length_reg_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[3][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[3]__0\(6)
    );
\msg_length_reg_reg[4][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[4]__0\(0)
    );
\msg_length_reg_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[4]__0\(1)
    );
\msg_length_reg_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[4]__0\(2)
    );
\msg_length_reg_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[4]__0\(3)
    );
\msg_length_reg_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[4]__0\(4)
    );
\msg_length_reg_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[4]__0\(5)
    );
\msg_length_reg_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[4][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[4]__0\(6)
    );
\msg_length_reg_reg[5][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[5]__0\(0)
    );
\msg_length_reg_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[5]__0\(1)
    );
\msg_length_reg_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[5]__0\(2)
    );
\msg_length_reg_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[5]__0\(3)
    );
\msg_length_reg_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[5]__0\(4)
    );
\msg_length_reg_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[5]__0\(5)
    );
\msg_length_reg_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[5][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[5]__0\(6)
    );
\msg_length_reg_reg[6][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[6]__0\(0)
    );
\msg_length_reg_reg[6][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[6]__0\(1)
    );
\msg_length_reg_reg[6][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[6]__0\(2)
    );
\msg_length_reg_reg[6][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[6]__0\(3)
    );
\msg_length_reg_reg[6][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[6]__0\(4)
    );
\msg_length_reg_reg[6][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[6]__0\(5)
    );
\msg_length_reg_reg[6][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[6][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[6]__0\(6)
    );
\msg_length_reg_reg[7][0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(8),
      Q => \msg_length_reg_reg[7]__0\(0)
    );
\msg_length_reg_reg[7][1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(9),
      Q => \msg_length_reg_reg[7]__0\(1)
    );
\msg_length_reg_reg[7][2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(10),
      Q => \msg_length_reg_reg[7]__0\(2)
    );
\msg_length_reg_reg[7][3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(11),
      Q => \msg_length_reg_reg[7]__0\(3)
    );
\msg_length_reg_reg[7][4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(12),
      Q => \msg_length_reg_reg[7]__0\(4)
    );
\msg_length_reg_reg[7][5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(13),
      Q => \msg_length_reg_reg[7]__0\(5)
    );
\msg_length_reg_reg[7][6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \msg_length_reg[7][6]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]_1\(14),
      Q => \msg_length_reg_reg[7]__0\(6)
    );
old_GlobalSync_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => Heartbeat,
      Q => \^toggle_bits_cpu_side_reg[1]_0\
    );
\outport[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(32),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[0]_i_2__2_n_0\,
      O => \outport[0]_i_1__2_n_0\
    );
\outport[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(0),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(0),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[0]_i_2__2_n_0\
    );
\outport[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3__2_n_0\,
      I2 => \Flit_id[2]_i_5__2_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[10]_i_2__2_n_0\,
      O => \outport[10]_i_1__2_n_0\
    );
\outport[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(10),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(10),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[10]_i_2__2_n_0\
    );
\outport[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(11),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(11),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[11]_i_2__2_n_0\
    );
\outport[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \send_counter[3]_i_3__2_n_0\,
      I2 => \Flit_id[2]_i_5__2_n_0\,
      I3 => \Flit_id[2]_i_3__2_n_0\,
      I4 => \^out\(2),
      O => \outport[11]_i_3__2_n_0\
    );
\outport[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041FFFF00410000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[12]_i_2__2_n_0\,
      I2 => \outport[12]_i_3__2_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[12]_i_4__2_n_0\,
      O => \outport[12]_i_1__2_n_0\
    );
\outport[12]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Flit_id[2]_i_5__2_n_0\,
      I1 => \Flit_id[2]_i_3__2_n_0\,
      I2 => \send_counter[3]_i_3__2_n_0\,
      O => \outport[12]_i_2__2_n_0\
    );
\outport[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][4]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][4]\,
      I4 => \command_queue_mem_reg_n_0_[1][4]\,
      I5 => \command_queue_mem_reg_n_0_[2][4]\,
      O => \outport[12]_i_3__2_n_0\
    );
\outport[12]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(12),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(12),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[12]_i_4__2_n_0\
    );
\outport[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => \^out\(1),
      I1 => \outport[13]_i_2__2_n_0\,
      I2 => \outport[13]_i_3__2_n_0\,
      I3 => \^out\(2),
      I4 => \^out\(0),
      I5 => \outport[13]_i_4__2_n_0\,
      O => \outport[13]_i_1__2_n_0\
    );
\outport[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][5]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][5]\,
      I4 => \command_queue_mem_reg_n_0_[1][5]\,
      I5 => \command_queue_mem_reg_n_0_[2][5]\,
      O => \outport[13]_i_2__2_n_0\
    );
\outport[13]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \outport[12]_i_3__2_n_0\,
      I1 => \outport[12]_i_2__2_n_0\,
      O => \outport[13]_i_3__2_n_0\
    );
\outport[13]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(13),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(13),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[13]_i_4__2_n_0\
    );
\outport[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(14),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(14),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[14]_i_2__2_n_0\
    );
\outport[14]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[6]_i_5__2_n_0\,
      I2 => \outport[13]_i_3__2_n_0\,
      I3 => \outport[13]_i_2__2_n_0\,
      I4 => \^out\(2),
      O => \outport[14]_i_3__2_n_0\
    );
\outport[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(15),
      I3 => send_clock10_out,
      I4 => DOADO(15),
      I5 => \^out\(1),
      O => \outport[15]_i_1__2_n_0\
    );
\outport[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(16),
      I3 => send_clock10_out,
      I4 => DOADO(16),
      I5 => \^out\(1),
      O => \outport[16]_i_1__2_n_0\
    );
\outport[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(17),
      I3 => send_clock10_out,
      I4 => DOADO(17),
      I5 => \^out\(1),
      O => \outport[17]_i_1__2_n_0\
    );
\outport[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(18),
      I3 => send_clock10_out,
      I4 => DOADO(18),
      I5 => \^out\(1),
      O => \outport[18]_i_1__2_n_0\
    );
\outport[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(19),
      I3 => send_clock10_out,
      I4 => DOADO(19),
      I5 => \^out\(1),
      O => \outport[19]_i_1__2_n_0\
    );
\outport[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(33),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[1]_i_2__2_n_0\,
      O => \outport[1]_i_1__2_n_0\
    );
\outport[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(1),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(1),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[1]_i_2__2_n_0\
    );
\outport[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(20),
      I3 => send_clock10_out,
      I4 => DOADO(20),
      I5 => \^out\(1),
      O => \outport[20]_i_1__2_n_0\
    );
\outport[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(21),
      I3 => send_clock10_out,
      I4 => DOADO(21),
      I5 => \^out\(1),
      O => \outport[21]_i_1__2_n_0\
    );
\outport[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(22),
      I3 => send_clock10_out,
      I4 => DOADO(22),
      I5 => \^out\(1),
      O => \outport[22]_i_1__2_n_0\
    );
\outport[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(23),
      I3 => send_clock10_out,
      I4 => DOADO(23),
      I5 => \^out\(1),
      O => \outport[23]_i_1__2_n_0\
    );
\outport[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(24),
      I3 => send_clock10_out,
      I4 => DOADO(24),
      I5 => \^out\(1),
      O => \outport[24]_i_1__2_n_0\
    );
\outport[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(25),
      I3 => send_clock10_out,
      I4 => DOADO(25),
      I5 => \^out\(1),
      O => \outport[25]_i_1__2_n_0\
    );
\outport[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(26),
      I3 => send_clock10_out,
      I4 => DOADO(26),
      I5 => \^out\(1),
      O => \outport[26]_i_1__2_n_0\
    );
\outport[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(27),
      I3 => send_clock10_out,
      I4 => DOADO(27),
      I5 => \^out\(1),
      O => \outport[27]_i_1__2_n_0\
    );
\outport[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(28),
      I3 => send_clock10_out,
      I4 => DOADO(28),
      I5 => \^out\(1),
      O => \outport[28]_i_1__2_n_0\
    );
\outport[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(29),
      I3 => send_clock10_out,
      I4 => DOADO(29),
      I5 => \^out\(1),
      O => \outport[29]_i_1__2_n_0\
    );
\outport[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(34),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[2]_i_2__2_n_0\,
      O => \outport[2]_i_1__2_n_0\
    );
\outport[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(2),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(2),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[2]_i_2__2_n_0\
    );
\outport[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(30),
      I3 => send_clock10_out,
      I4 => DOADO(30),
      I5 => \^out\(1),
      O => \outport[30]_i_1__2_n_0\
    );
\outport[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => global_clock_reg(31),
      I3 => send_clock10_out,
      I4 => DOADO(31),
      I5 => \^out\(1),
      O => \outport[31]_i_1__2_n_0\
    );
\outport[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^send_counter_reg[0]_0\,
      I1 => \^send_counter_reg[0]_1\,
      O => send_clock10_out
    );
\outport[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_col,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[32]_i_1__2_n_0\
    );
\outport[33]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_row,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[33]_i_1__2_n_0\
    );
\outport[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(35),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[3]_i_2__2_n_0\,
      O => \outport[3]_i_1__2_n_0\
    );
\outport[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(3),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(3),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[3]_i_2__2_n_0\
    );
\outport[40]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[40]_i_1__2_n_0\
    );
\outport[41]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(1),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[41]_i_1__2_n_0\
    );
\outport[42]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(2),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[42]_i_1__2_n_0\
    );
\outport[43]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(3),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[43]_i_1__2_n_0\
    );
\outport[44]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(4),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[44]_i_1__2_n_0\
    );
\outport[45]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(5),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[45]_i_1__2_n_0\
    );
\outport[46]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(6),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[46]_i_1__2_n_0\
    );
\outport[47]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => dest_pid(7),
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[47]_i_1__2_n_0\
    );
\outport[48]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[48]_i_1__2_n_0\
    );
\outport[49]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[49]_i_1__2_n_0\
    );
\outport[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(36),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[4]_i_2__2_n_0\,
      O => \outport[4]_i_1__2_n_0\
    );
\outport[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(4),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(4),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[4]_i_2__2_n_0\
    );
\outport[50]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[50]_i_1__2_n_0\
    );
\outport[51]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[51]_i_1__2_n_0\
    );
\outport[52]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[52]_i_1__2_n_0\
    );
\outport[53]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[53]_i_1__2_n_0\
    );
\outport[54]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[54]_i_1__2_n_0\
    );
\outport[55]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \src_pid_reg_n_0_[7]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[55]_i_1__2_n_0\
    );
\outport[56]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[56]_i_1__2_n_0\
    );
\outport[57]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[1]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[57]_i_1__2_n_0\
    );
\outport[58]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[2]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[58]_i_1__2_n_0\
    );
\outport[59]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[3]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[59]_i_1__2_n_0\
    );
\outport[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(37),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[5]_i_2__2_n_0\,
      O => \outport[5]_i_1__2_n_0\
    );
\outport[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(5),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(5),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[5]_i_2__2_n_0\
    );
\outport[60]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[4]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[60]_i_1__2_n_0\
    );
\outport[61]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[5]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[61]_i_1__2_n_0\
    );
\outport[62]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \^out\(0),
      I1 => \Flit_id_reg_n_0_[6]\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      O => \outport[62]_i_1__2_n_0\
    );
\outport[63]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1104"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[63]_i_1__2_n_0\
    );
\outport[64]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => read_R(0),
      O => \outport[64]_i_1__2_n_0\
    );
\outport[64]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^send_counter_reg[0]_1\,
      I3 => \^out\(0),
      O => \outport[64]_i_2__2_n_0\
    );
\outport[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(38),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[6]_i_2__2_n_0\,
      O => \outport[6]_i_1__2_n_0\
    );
\outport[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(6),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(6),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[6]_i_2__2_n_0\
    );
\outport[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \global_clock_reg__0\(39),
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[7]_i_2__2_n_0\,
      O => \outport[7]_i_1__2_n_0\
    );
\outport[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(7),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(7),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[7]_i_2__2_n_0\
    );
\outport[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_4__2_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[8]_i_2__2_n_0\,
      O => \outport[8]_i_1__2_n_0\
    );
\outport[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(8),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(8),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[8]_i_2__2_n_0\
    );
\outport[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \^out\(1),
      I1 => \Flit_id[2]_i_3__2_n_0\,
      I2 => \^out\(2),
      I3 => \^out\(0),
      I4 => \outport[9]_i_2__2_n_0\,
      O => \outport[9]_i_1__2_n_0\
    );
\outport[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF800000"
    )
        port map (
      I0 => global_clock_reg(9),
      I1 => \^send_counter_reg[0]_0\,
      I2 => \^send_counter_reg[0]_1\,
      I3 => DOADO(9),
      I4 => \^out\(1),
      I5 => \^out\(2),
      O => \outport[9]_i_2__2_n_0\
    );
\outport_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[0]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(0),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[10]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(10),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport_reg[11]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(11),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[11]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[11]_i_2__2_n_0\,
      I1 => \outport[11]_i_3__2_n_0\,
      O => \outport_reg[11]_i_1__2_n_0\,
      S => \^out\(0)
    );
\outport_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[12]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(12),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[13]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(13),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport_reg[14]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(14),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[14]_i_1__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outport[14]_i_2__2_n_0\,
      I1 => \outport[14]_i_3__2_n_0\,
      O => \outport_reg[14]_i_1__2_n_0\,
      S => \^out\(0)
    );
\outport_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[15]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(15),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[16]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(16),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[17]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(17),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[18]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(18),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[19]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(19),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[1]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(1),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[20]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(20),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[21]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(21),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[22]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(22),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[23]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(23),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[24]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(24),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[25]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(25),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[26]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(26),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[27]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(27),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[28]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(28),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[29]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(29),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[2]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(2),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[30]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(30),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[31]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(31),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[32]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(32),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[33]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(33),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[3]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(3),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[40]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(34),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[41]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(35),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[42]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(36),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[43]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(37),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[44]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(38),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[45]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(39),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[46]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(40),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[47]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(41),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[48]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(42),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[49]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(43),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[4]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(4),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[50]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(44),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[51]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(45),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[52]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(46),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[53]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(47),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[54]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(48),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[55]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(49),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[56]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(50),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[57]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(51),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[58]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(52),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[59]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(53),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[5]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(5),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[60]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(54),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[61]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(55),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[62]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(56),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[63]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(57),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[64]_i_2__2_n_0\,
      Q => \G0.mem_reg[64]\(58),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[6]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(6),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[7]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(7),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[8]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(8),
      R => \^global_clock_reg[0]_0\
    );
\outport_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \outport[64]_i_1__2_n_0\,
      D => \outport[9]_i_1__2_n_0\,
      Q => \G0.mem_reg[64]\(9),
      R => \^global_clock_reg[0]_0\
    );
\recv_address[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^recv_address_reg[7]_0\,
      I1 => \^recv_address_reg[7]_1\,
      I2 => \mem_reg[55]_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\,
      O => \^channel_nr\(0)
    );
\recv_address[8]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_35__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Enable_n_0_]\,
      I2 => \mem_reg[55]_1\(28),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(5),
      I4 => \mem_reg[55]_1\(20),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(5),
      O => \recv_address_reg[8]_7\
    );
\recv_address[8]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_36__2_n_0\,
      I1 => \^recv_address_reg[8]_5\(1),
      I2 => \mem_reg[55]_1\(17),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(2),
      I4 => \mem_reg[55]_1\(25),
      I5 => \recv_address[8]_i_37__2_n_0\,
      O => \recv_address_reg[8]_4\
    );
\recv_address[8]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(0),
      I1 => \mem_reg[55]_1\(15),
      I2 => \mem_reg[55]_1\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(6),
      I4 => \mem_reg[55]_1\(24),
      I5 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(1),
      O => \recv_address_reg[8]_8\
    );
\recv_address[8]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(6),
      I1 => \mem_reg[55]_1\(21),
      I2 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4),
      I3 => \mem_reg[55]_1\(19),
      I4 => \mem_reg[55]_1\(30),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(7),
      O => \recv_address[8]_i_15__2_n_0\
    );
\recv_address[8]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(1),
      I1 => \mem_reg[55]_1\(24),
      I2 => \mem_reg[55]_1\(21),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(6),
      I4 => \^q\(2),
      I5 => \mem_reg[55]_1\(27),
      O => \recv_address[8]_i_16__2_n_0\
    );
\recv_address[8]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(4),
      I1 => \mem_reg[55]_1\(19),
      I2 => \mem_reg[55]_1\(29),
      I3 => \^q\(3),
      I4 => \mem_reg[55]_1\(15),
      I5 => \^recv_address_reg[7]_3\(0),
      O => \recv_address[8]_i_17__2_n_0\
    );
\recv_address[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^channel_status_reg[1][1]_0\,
      I1 => \^recv_buffer_write_reg_0\,
      I2 => write_R(0),
      O => \recv_address[8]_i_1__2_n_0\
    );
\recv_address[8]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(2),
      I1 => \mem_reg[55]_1\(25),
      I2 => \mem_reg[55]_1\(16),
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(1),
      I4 => \mem_reg[55]_1\(22),
      I5 => \G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(7),
      O => \recv_address[8]_i_20__2_n_0\
    );
\recv_address[8]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \recv_address[8]_i_41__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(7),
      I2 => \mem_reg[55]_1\(30),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(3),
      I4 => \mem_reg[55]_1\(26),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0\,
      O => \recv_address[8]_i_21__2_n_0\
    );
\recv_address[8]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(7),
      I1 => \mem_reg[55]_1\(30),
      I2 => \^recv_address_reg[7]_5\(1),
      I3 => \mem_reg[55]_1\(16),
      I4 => \mem_reg[55]_1\(15),
      I5 => \^recv_address_reg[7]_5\(0),
      O => \recv_address[8]_i_22__2_n_0\
    );
\recv_address[8]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFBBFB"
    )
        port map (
      I0 => \recv_address[8]_i_43__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Enable_n_0_]\,
      I2 => \mem_reg[55]_1\(20),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(5),
      I4 => \mem_reg[55]_1\(21),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(6),
      O => \recv_address[8]_i_23__2_n_0\
    );
\recv_address[8]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(2),
      I1 => \mem_reg[55]_1\(25),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1),
      I3 => \mem_reg[55]_1\(24),
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(3),
      I5 => \mem_reg[55]_1\(26),
      O => \recv_address[8]_i_24__2_n_0\
    );
\recv_address[8]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(4),
      I1 => \mem_reg[55]_1\(27),
      I2 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(4),
      I3 => \mem_reg[55]_1\(19),
      I4 => \^recv_address_reg[7]_4\(0),
      I5 => \mem_reg[55]_1\(23),
      O => \recv_address[8]_i_25__2_n_0\
    );
\recv_address[8]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(7),
      I1 => \mem_reg[55]_1\(22),
      I2 => \mem_reg[55]_1\(18),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(3),
      I4 => \mem_reg[55]_1\(29),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(6),
      O => \recv_address[8]_i_26__2_n_0\
    );
\recv_address[8]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(0),
      I1 => \mem_reg[55]_1\(15),
      I2 => \^recv_address_reg[8]_1\(2),
      I3 => \mem_reg[55]_1\(27),
      O => \recv_address_reg[8]_3\
    );
\recv_address[8]_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F66FFFF"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(4),
      I1 => \mem_reg[55]_1\(19),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5),
      I3 => \mem_reg[55]_1\(28),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Enable_n_0_]\,
      O => \recv_address[8]_i_29__2_n_0\
    );
\recv_address[8]_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => \recv_address[8]_i_44__2_n_0\,
      I1 => \mem_reg[55]_1\(17),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(2),
      I3 => \mem_reg[55]_1\(26),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(3),
      O => \recv_address[8]_i_30__2_n_0\
    );
\recv_address[8]_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(5),
      I1 => \mem_reg[55]_1\(20),
      I2 => \mem_reg[55]_1\(21),
      I3 => \^recv_address_reg[8]_2\(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(0),
      I5 => \mem_reg[55]_1\(15),
      O => \recv_address[8]_i_31__2_n_0\
    );
\recv_address[8]_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFFFFFF22F2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(5),
      I1 => \mem_reg[55]_1\(28),
      I2 => \mem_reg[55]_1\(24),
      I3 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(1),
      I4 => \mem_reg[55]_1\(29),
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(6),
      O => \recv_address[8]_i_32__2_n_0\
    );
\recv_address[8]_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(3),
      I1 => \mem_reg[55]_1\(26),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(5),
      I3 => \mem_reg[55]_1\(28),
      I4 => \^recv_address_reg[8]_5\(2),
      I5 => \mem_reg[55]_1\(18),
      O => \recv_address[8]_i_35__2_n_0\
    );
\recv_address[8]_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^recv_address_reg[8]_6\(3),
      I1 => \mem_reg[55]_1\(30),
      I2 => \^recv_address_reg[8]_6\(0),
      I3 => \mem_reg[55]_1\(23),
      O => \recv_address[8]_i_36__2_n_0\
    );
\recv_address[8]_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(4),
      I1 => \mem_reg[55]_1\(19),
      I2 => \G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(2),
      I3 => \mem_reg[55]_1\(25),
      I4 => \mem_reg[55]_1\(27),
      I5 => \^recv_address_reg[8]_6\(1),
      O => \recv_address[8]_i_37__2_n_0\
    );
\recv_address[8]_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(5),
      I1 => \mem_reg[55]_1\(28),
      I2 => \mem_reg[55]_1\(17),
      I3 => \^recv_address_reg[7]_3\(1),
      I4 => \mem_reg[55]_1\(23),
      I5 => \^q\(0),
      O => \recv_address_reg[7]_2\
    );
\recv_address[8]_i_41__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1),
      I1 => \mem_reg[55]_1\(24),
      I2 => \^recv_address_reg[7]_4\(1),
      I3 => \mem_reg[55]_1\(28),
      O => \recv_address[8]_i_41__2_n_0\
    );
\recv_address[8]_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(5),
      I1 => \mem_reg[55]_1\(20),
      I2 => \mem_reg[55]_1\(17),
      I3 => \G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(2),
      I4 => \mem_reg[55]_1\(27),
      I5 => \G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(4),
      O => \recv_address[8]_i_43__2_n_0\
    );
\recv_address[8]_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F666F6FFFF66F6"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(3),
      I1 => \mem_reg[55]_1\(18),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(1),
      I3 => \mem_reg[55]_1\(24),
      I4 => \^recv_address_reg[8]_1\(1),
      I5 => \mem_reg[55]_1\(25),
      O => \recv_address[8]_i_44__2_n_0\
    );
\recv_address[8]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \recv_address[8]_i_15__2_n_0\,
      I1 => \recv_address[8]_i_16__2_n_0\,
      I2 => \recv_address[8]_i_17__2_n_0\,
      I3 => \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0\,
      I5 => \recv_address[8]_i_20__2_n_0\,
      O => \^recv_address_reg[7]_1\
    );
\recv_address[8]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \recv_address[8]_i_21__2_n_0\,
      I1 => \recv_address[8]_i_22__2_n_0\,
      I2 => \recv_address[8]_i_23__2_n_0\,
      I3 => \recv_address[8]_i_24__2_n_0\,
      I4 => \recv_address[8]_i_25__2_n_0\,
      I5 => \recv_address[8]_i_26__2_n_0\,
      O => \^recv_address_reg[7]_0\
    );
\recv_address[8]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \recv_address[8]_i_29__2_n_0\,
      I1 => \mem_reg[55]_1\(22),
      I2 => \G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(7),
      I3 => \recv_address[8]_i_30__2_n_0\,
      I4 => \recv_address[8]_i_31__2_n_0\,
      I5 => \recv_address[8]_i_32__2_n_0\,
      O => \recv_address_reg[8]_0\
    );
\recv_address_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(0),
      Q => RAM_reg(0)
    );
\recv_address_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(1),
      Q => RAM_reg(1)
    );
\recv_address_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(2),
      Q => RAM_reg(2)
    );
\recv_address_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(3),
      Q => RAM_reg(3)
    );
\recv_address_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(4),
      Q => RAM_reg(4)
    );
\recv_address_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(5),
      Q => RAM_reg(5)
    );
\recv_address_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(6),
      Q => RAM_reg(6)
    );
\recv_address_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \^channel_nr\(0),
      Q => RAM_reg(7)
    );
\recv_address_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_address[8]_i_1__2_n_0\,
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[55]\(7),
      Q => RAM_reg(8)
    );
\recv_buffer_write_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^recv_buffer_write_reg_0\,
      I1 => \^channel_status_reg[1][1]_0\,
      O => \recv_buffer_write_i_1__2_n_0\
    );
recv_buffer_write_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \recv_buffer_write_i_1__2_n_0\,
      Q => WEA(0)
    );
\recv_counter[0][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[55]_1\(8),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][0]_i_1__2_n_0\
    );
\recv_counter[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[55]_1\(9),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \recv_counter_reg[0]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[0][1]_i_1__2_n_0\
    );
\recv_counter[0][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(2),
      I1 => \recv_counter_reg[0]__0\(1),
      I2 => \recv_counter_reg[0]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(10),
      O => \recv_counter[0][2]_i_1__2_n_0\
    );
\recv_counter[0][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(3),
      I1 => \recv_counter_reg[0]__0\(2),
      I2 => \recv_counter_reg[0]__0\(0),
      I3 => \recv_counter_reg[0]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(11),
      O => \recv_counter[0][3]_i_1__2_n_0\
    );
\recv_counter[0][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(4),
      I1 => \recv_counter_reg[0]__0\(3),
      I2 => \recv_counter[0][6]_i_4__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(12),
      O => \recv_counter[0][4]_i_1__2_n_0\
    );
\recv_counter[0][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(5),
      I1 => \recv_counter_reg[0]__0\(3),
      I2 => \recv_counter_reg[0]__0\(4),
      I3 => \recv_counter[0][6]_i_4__2_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(13),
      O => \recv_counter[0][5]_i_1__2_n_0\
    );
\recv_counter[0][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010F010101010"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_3_ARESETN,
      I3 => \^mem_address\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter[3][6]_i_4__2_n_0\,
      O => \recv_counter[0][6]_i_1__2_n_0\
    );
\recv_counter[0][6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(6),
      I1 => \recv_counter[0][6]_i_3__2_n_0\,
      I2 => \recv_counter[0][6]_i_4__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(14),
      O => \recv_counter[0][6]_i_2__2_n_0\
    );
\recv_counter[0][6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(5),
      I1 => \recv_counter_reg[0]__0\(4),
      I2 => \recv_counter_reg[0]__0\(3),
      O => \recv_counter[0][6]_i_3__2_n_0\
    );
\recv_counter[0][6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[0]__0\(1),
      I1 => \recv_counter_reg[0]__0\(0),
      I2 => \recv_counter_reg[0]__0\(2),
      O => \recv_counter[0][6]_i_4__2_n_0\
    );
\recv_counter[1][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[55]_1\(8),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][0]_i_1__2_n_0\
    );
\recv_counter[1][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[55]_1\(9),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \recv_counter_reg[1]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[1][1]_i_1__2_n_0\
    );
\recv_counter[1][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(2),
      I1 => \recv_counter_reg[1]__0\(1),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(10),
      O => \recv_counter[1][2]_i_1__2_n_0\
    );
\recv_counter[1][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(3),
      I1 => \recv_counter_reg[1]__0\(2),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \recv_counter_reg[1]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(11),
      O => \recv_counter[1][3]_i_1__2_n_0\
    );
\recv_counter[1][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(4),
      I1 => \recv_counter_reg[1]__0\(3),
      I2 => \recv_counter[1][6]_i_5__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(12),
      O => \recv_counter[1][4]_i_1__2_n_0\
    );
\recv_counter[1][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(5),
      I1 => \recv_counter_reg[1]__0\(3),
      I2 => \recv_counter_reg[1]__0\(4),
      I3 => \recv_counter[1][6]_i_5__2_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(13),
      O => \recv_counter[1][5]_i_1__2_n_0\
    );
\recv_counter[1][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020F02020202020"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_1\,
      I2 => S_AXI_3_ARESETN,
      I3 => \recv_counter[3][6]_i_4__2_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[1][6]_i_1__2_n_0\
    );
\recv_counter[1][6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(6),
      I1 => \recv_counter[1][6]_i_4__2_n_0\,
      I2 => \recv_counter[1][6]_i_5__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(14),
      O => \recv_counter[1][6]_i_2__2_n_0\
    );
\recv_counter[1][6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(5),
      I1 => \recv_counter_reg[1]__0\(4),
      I2 => \recv_counter_reg[1]__0\(3),
      O => \recv_counter[1][6]_i_4__2_n_0\
    );
\recv_counter[1][6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[1]__0\(1),
      I1 => \recv_counter_reg[1]__0\(0),
      I2 => \recv_counter_reg[1]__0\(2),
      O => \recv_counter[1][6]_i_5__2_n_0\
    );
\recv_counter[2][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[55]_1\(8),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][0]_i_1__2_n_0\
    );
\recv_counter[2][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[55]_1\(9),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \recv_counter_reg[2]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][1]_i_1__2_n_0\
    );
\recv_counter[2][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(2),
      I1 => \recv_counter_reg[2]__0\(1),
      I2 => \recv_counter_reg[2]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(10),
      O => \recv_counter[2][2]_i_1__2_n_0\
    );
\recv_counter[2][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(3),
      I1 => \recv_counter_reg[2]__0\(2),
      I2 => \recv_counter_reg[2]__0\(0),
      I3 => \recv_counter_reg[2]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(11),
      O => \recv_counter[2][3]_i_1__2_n_0\
    );
\recv_counter[2][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(4),
      I1 => \recv_counter_reg[2]__0\(3),
      I2 => \recv_counter[2][6]_i_5__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(12),
      O => \recv_counter[2][4]_i_1__2_n_0\
    );
\recv_counter[2][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(5),
      I1 => \recv_counter_reg[2]__0\(4),
      I2 => \recv_counter[2][6]_i_5__2_n_0\,
      I3 => \recv_counter_reg[2]__0\(3),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(13),
      O => \recv_counter[2][5]_i_1__2_n_0\
    );
\recv_counter[2][6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F01010"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_2\,
      I2 => S_AXI_3_ARESETN,
      I3 => \recv_counter[2][6]_i_3__2_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[2][6]_i_1__2_n_0\
    );
\recv_counter[2][6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(6),
      I1 => \recv_counter[2][6]_i_4__2_n_0\,
      I2 => \recv_counter[2][6]_i_5__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(14),
      O => \recv_counter[2][6]_i_2__2_n_0\
    );
\recv_counter[2][6]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => write_R(0),
      I1 => \^mem_address\(0),
      I2 => \^mem_address\(1),
      I3 => \^channel_status_reg[1][1]_0\,
      O => \recv_counter[2][6]_i_3__2_n_0\
    );
\recv_counter[2][6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(4),
      I1 => \recv_counter_reg[2]__0\(5),
      I2 => \recv_counter_reg[2]__0\(3),
      O => \recv_counter[2][6]_i_4__2_n_0\
    );
\recv_counter[2][6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[2]__0\(1),
      I1 => \recv_counter_reg[2]__0\(0),
      I2 => \recv_counter_reg[2]__0\(2),
      O => \recv_counter[2][6]_i_5__2_n_0\
    );
\recv_counter[3][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \mem_reg[55]_1\(8),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][0]_i_1__2_n_0\
    );
\recv_counter[3][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \mem_reg[55]_1\(9),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(1),
      I3 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][1]_i_1__2_n_0\
    );
\recv_counter[3][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(2),
      I1 => \recv_counter_reg[3]__0\(1),
      I2 => \recv_counter_reg[3]__0\(0),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(10),
      O => \recv_counter[3][2]_i_1__2_n_0\
    );
\recv_counter[3][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(3),
      I1 => \recv_counter_reg[3]__0\(2),
      I2 => \recv_counter_reg[3]__0\(0),
      I3 => \recv_counter_reg[3]__0\(1),
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(11),
      O => \recv_counter[3][3]_i_1__2_n_0\
    );
\recv_counter[3][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(4),
      I1 => \recv_counter_reg[3]__0\(3),
      I2 => \recv_counter[3][5]_i_2__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(12),
      O => \recv_counter[3][4]_i_1__2_n_0\
    );
\recv_counter[3][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAFFFFA9AA0000"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(5),
      I1 => \recv_counter_reg[3]__0\(3),
      I2 => \recv_counter_reg[3]__0\(4),
      I3 => \recv_counter[3][5]_i_2__2_n_0\,
      I4 => \^recv_buffer_write_reg_0\,
      I5 => \mem_reg[55]_1\(13),
      O => \recv_counter[3][5]_i_1__2_n_0\
    );
\recv_counter[3][5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(1),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(2),
      O => \recv_counter[3][5]_i_2__2_n_0\
    );
\recv_counter[3][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020202020202020"
    )
        port map (
      I0 => \^channel_nr\(0),
      I1 => \mem_reg[64]_2\,
      I2 => S_AXI_3_ARESETN,
      I3 => \recv_counter[3][6]_i_4__2_n_0\,
      I4 => \^mem_address\(1),
      I5 => \^mem_address\(0),
      O => \recv_counter[3][6]_i_1__2_n_0\
    );
\recv_counter[3][6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(6),
      I1 => \recv_counter_reg[3]__0\(5),
      I2 => \recv_counter[3][6]_i_5__2_n_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \mem_reg[55]_1\(14),
      O => \recv_counter[3][6]_i_2__2_n_0\
    );
\recv_counter[3][6]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => write_R(0),
      I1 => \^channel_status_reg[1][1]_0\,
      I2 => \^recv_buffer_write_reg_0\,
      O => \recv_counter[3][6]_i_4__2_n_0\
    );
\recv_counter[3][6]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \recv_counter_reg[3]__0\(2),
      I1 => \recv_counter_reg[3]__0\(0),
      I2 => \recv_counter_reg[3]__0\(1),
      I3 => \recv_counter_reg[3]__0\(4),
      I4 => \recv_counter_reg[3]__0\(3),
      O => \recv_counter[3][6]_i_5__2_n_0\
    );
\recv_counter_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][0]_i_1__2_n_0\,
      Q => \recv_counter_reg[0]__0\(0),
      R => '0'
    );
\recv_counter_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][1]_i_1__2_n_0\,
      Q => \recv_counter_reg[0]__0\(1),
      R => '0'
    );
\recv_counter_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][2]_i_1__2_n_0\,
      Q => \recv_counter_reg[0]__0\(2),
      R => '0'
    );
\recv_counter_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][3]_i_1__2_n_0\,
      Q => \recv_counter_reg[0]__0\(3),
      R => '0'
    );
\recv_counter_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][4]_i_1__2_n_0\,
      Q => \recv_counter_reg[0]__0\(4),
      R => '0'
    );
\recv_counter_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][5]_i_1__2_n_0\,
      Q => \recv_counter_reg[0]__0\(5),
      R => '0'
    );
\recv_counter_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[0][6]_i_1__2_n_0\,
      D => \recv_counter[0][6]_i_2__2_n_0\,
      Q => \recv_counter_reg[0]__0\(6),
      R => '0'
    );
\recv_counter_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][0]_i_1__2_n_0\,
      Q => \recv_counter_reg[1]__0\(0),
      R => '0'
    );
\recv_counter_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][1]_i_1__2_n_0\,
      Q => \recv_counter_reg[1]__0\(1),
      R => '0'
    );
\recv_counter_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][2]_i_1__2_n_0\,
      Q => \recv_counter_reg[1]__0\(2),
      R => '0'
    );
\recv_counter_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][3]_i_1__2_n_0\,
      Q => \recv_counter_reg[1]__0\(3),
      R => '0'
    );
\recv_counter_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][4]_i_1__2_n_0\,
      Q => \recv_counter_reg[1]__0\(4),
      R => '0'
    );
\recv_counter_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][5]_i_1__2_n_0\,
      Q => \recv_counter_reg[1]__0\(5),
      R => '0'
    );
\recv_counter_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[1][6]_i_1__2_n_0\,
      D => \recv_counter[1][6]_i_2__2_n_0\,
      Q => \recv_counter_reg[1]__0\(6),
      R => '0'
    );
\recv_counter_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][0]_i_1__2_n_0\,
      Q => \recv_counter_reg[2]__0\(0),
      R => '0'
    );
\recv_counter_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][1]_i_1__2_n_0\,
      Q => \recv_counter_reg[2]__0\(1),
      R => '0'
    );
\recv_counter_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][2]_i_1__2_n_0\,
      Q => \recv_counter_reg[2]__0\(2),
      R => '0'
    );
\recv_counter_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][3]_i_1__2_n_0\,
      Q => \recv_counter_reg[2]__0\(3),
      R => '0'
    );
\recv_counter_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][4]_i_1__2_n_0\,
      Q => \recv_counter_reg[2]__0\(4),
      R => '0'
    );
\recv_counter_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][5]_i_1__2_n_0\,
      Q => \recv_counter_reg[2]__0\(5),
      R => '0'
    );
\recv_counter_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[2][6]_i_1__2_n_0\,
      D => \recv_counter[2][6]_i_2__2_n_0\,
      Q => \recv_counter_reg[2]__0\(6),
      R => '0'
    );
\recv_counter_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][0]_i_1__2_n_0\,
      Q => \recv_counter_reg[3]__0\(0),
      R => '0'
    );
\recv_counter_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][1]_i_1__2_n_0\,
      Q => \recv_counter_reg[3]__0\(1),
      R => '0'
    );
\recv_counter_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][2]_i_1__2_n_0\,
      Q => \recv_counter_reg[3]__0\(2),
      R => '0'
    );
\recv_counter_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][3]_i_1__2_n_0\,
      Q => \recv_counter_reg[3]__0\(3),
      R => '0'
    );
\recv_counter_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][4]_i_1__2_n_0\,
      Q => \recv_counter_reg[3]__0\(4),
      R => '0'
    );
\recv_counter_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][5]_i_1__2_n_0\,
      Q => \recv_counter_reg[3]__0\(5),
      R => '0'
    );
\recv_counter_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \recv_counter[3][6]_i_1__2_n_0\,
      D => \recv_counter[3][6]_i_2__2_n_0\,
      Q => \recv_counter_reg[3]__0\(6),
      R => '0'
    );
\recv_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]_0\,
      Q => \^channel_status_reg[1][1]_0\
    );
\recv_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \mem_reg[64]\,
      Q => \^recv_buffer_write_reg_0\
    );
\rni_readdata_delayed[0]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[5]__0\(0),
      I1 => \channel_status_reg[5]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[4]__0\(0),
      I4 => \channel_status_reg[4]__0\(1),
      O => \rni_readdata_delayed[0]_i_12__2_n_0\
    );
\rni_readdata_delayed[0]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[7]__0\(0),
      I1 => \channel_status_reg[7]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[6]__0\(0),
      I4 => \channel_status_reg[6]__0\(1),
      O => \rni_readdata_delayed[0]_i_13__2_n_0\
    );
\rni_readdata_delayed[0]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[1]__0\(0),
      I1 => \channel_status_reg[1]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[0]__0\(0),
      I4 => \channel_status_reg[0]__0\(1),
      O => \rni_readdata_delayed[0]_i_14__2_n_0\
    );
\rni_readdata_delayed[0]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0BFBF"
    )
        port map (
      I0 => \channel_status_reg[3]__0\(0),
      I1 => \channel_status_reg[3]__0\(1),
      I2 => \^slave_address\(0),
      I3 => \channel_status_reg[2]__0\(0),
      I4 => \channel_status_reg[2]__0\(1),
      O => \rni_readdata_delayed[0]_i_15__2_n_0\
    );
\rni_readdata_delayed[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[0]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(0)
    );
\rni_readdata_delayed[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8CCB8FFB8FF"
    )
        port map (
      I0 => clock_tick_reg(0),
      I1 => \^slave_address\(1),
      I2 => \rni_readdata_delayed[0]_i_5__2_n_0\,
      I3 => axi_awready_reg_0,
      I4 => \^out\(1),
      I5 => \rni_readdata_delayed[0]_i_7__0_n_0\,
      O => \rni_readdata_delayed[0]_i_3__2_n_0\
    );
\rni_readdata_delayed[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFFAACCAACC"
    )
        port map (
      I0 => \rni_readdata_delayed[0]_i_8__0_n_0\,
      I1 => \rni_readdata_delayed[0]_i_9__0_n_0\,
      I2 => \rni_readdata_delayed_reg[0]_i_10__0_n_0\,
      I3 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I4 => \rni_readdata_delayed_reg[0]_i_11__0_n_0\,
      I5 => \^slave_address\(4),
      O => \rni_readdata_delayed[0]_i_4__2_n_0\
    );
\rni_readdata_delayed[0]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^synchronize_flag\,
      I1 => \^slave_address\(0),
      I2 => \interrupt_reg_reg_n_0_[0]\,
      O => \rni_readdata_delayed[0]_i_5__2_n_0\
    );
\rni_readdata_delayed[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      O => \rni_readdata_delayed[0]_i_7__0_n_0\
    );
\rni_readdata_delayed[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(0),
      I1 => \msg_length_reg_reg[6]__0\(0),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(0),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(0),
      O => \rni_readdata_delayed[0]_i_8__0_n_0\
    );
\rni_readdata_delayed[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(0),
      I1 => \msg_length_reg_reg[2]__0\(0),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(0),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(0),
      O => \rni_readdata_delayed[0]_i_9__0_n_0\
    );
\rni_readdata_delayed[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[10]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(10)
    );
\rni_readdata_delayed[10]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(10),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[10]_i_2__2_n_0\
    );
\rni_readdata_delayed[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[11]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(11)
    );
\rni_readdata_delayed[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(11),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[11]_i_2__2_n_0\
    );
\rni_readdata_delayed[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[12]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(12)
    );
\rni_readdata_delayed[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(12),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[12]_i_2__2_n_0\
    );
\rni_readdata_delayed[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[13]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(13)
    );
\rni_readdata_delayed[13]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(13),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[13]_i_2__2_n_0\
    );
\rni_readdata_delayed[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[14]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(14)
    );
\rni_readdata_delayed[14]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(14),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[14]_i_2__2_n_0\
    );
\rni_readdata_delayed[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[15]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(15)
    );
\rni_readdata_delayed[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(15),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[15]_i_2__2_n_0\
    );
\rni_readdata_delayed[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[16]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(16)
    );
\rni_readdata_delayed[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(16),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[16]_i_2__2_n_0\
    );
\rni_readdata_delayed[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[17]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(17)
    );
\rni_readdata_delayed[17]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(17),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[17]_i_2__2_n_0\
    );
\rni_readdata_delayed[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[18]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(18)
    );
\rni_readdata_delayed[18]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(18),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[18]_i_2__2_n_0\
    );
\rni_readdata_delayed[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[19]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(19)
    );
\rni_readdata_delayed[19]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(19),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[19]_i_2__2_n_0\
    );
\rni_readdata_delayed[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed_reg[1]_i_2__0_n_0\,
      I1 => axi_awready_reg,
      O => D(1)
    );
\rni_readdata_delayed[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F800F8"
    )
        port map (
      I0 => \interrupt_reg_reg_n_0_[1]\,
      I1 => axi_awready_reg_2(0),
      I2 => \^slave_address\(1),
      I3 => \^slave_address\(0),
      I4 => clock_tick_reg(1),
      O => \rni_readdata_delayed[1]_i_3__2_n_0\
    );
\rni_readdata_delayed[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000E2E2E2"
    )
        port map (
      I0 => \rni_readdata_delayed[1]_i_5__2_n_0\,
      I1 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I2 => \rni_readdata_delayed[1]_i_6__0_n_0\,
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_ARADDR(6),
      I5 => S_AXI_3_AWADDR(6),
      O => \rni_readdata_delayed[1]_i_4__2_n_0\
    );
\rni_readdata_delayed[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(1),
      I1 => \msg_length_reg_reg[2]__0\(1),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(1),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(1),
      O => \rni_readdata_delayed[1]_i_5__2_n_0\
    );
\rni_readdata_delayed[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(1),
      I1 => \msg_length_reg_reg[6]__0\(1),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(1),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(1),
      O => \rni_readdata_delayed[1]_i_6__0_n_0\
    );
\rni_readdata_delayed[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[20]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(20)
    );
\rni_readdata_delayed[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(20),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[20]_i_2__2_n_0\
    );
\rni_readdata_delayed[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[21]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(21)
    );
\rni_readdata_delayed[21]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(21),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[21]_i_2__2_n_0\
    );
\rni_readdata_delayed[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[22]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(22)
    );
\rni_readdata_delayed[22]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(22),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[22]_i_2__2_n_0\
    );
\rni_readdata_delayed[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[23]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(23)
    );
\rni_readdata_delayed[23]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(23),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[23]_i_2__2_n_0\
    );
\rni_readdata_delayed[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[24]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(24)
    );
\rni_readdata_delayed[24]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(24),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[24]_i_2__2_n_0\
    );
\rni_readdata_delayed[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[25]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(25)
    );
\rni_readdata_delayed[25]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(25),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[25]_i_2__2_n_0\
    );
\rni_readdata_delayed[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[26]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(26)
    );
\rni_readdata_delayed[26]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(26),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[26]_i_2__2_n_0\
    );
\rni_readdata_delayed[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[27]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(27)
    );
\rni_readdata_delayed[27]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(27),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[27]_i_2__2_n_0\
    );
\rni_readdata_delayed[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[28]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(28)
    );
\rni_readdata_delayed[28]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(28),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[28]_i_2__2_n_0\
    );
\rni_readdata_delayed[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[29]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(29)
    );
\rni_readdata_delayed[29]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(29),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[29]_i_2__2_n_0\
    );
\rni_readdata_delayed[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[2]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(2)
    );
\rni_readdata_delayed[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[2]_i_3__2_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I3 => \rni_readdata_delayed[2]_i_4__2_n_0\,
      I4 => \rni_readdata_delayed[2]_i_5__2_n_0\,
      O => \rni_readdata_delayed[2]_i_2__2_n_0\
    );
\rni_readdata_delayed[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(2),
      I1 => \msg_length_reg_reg[6]__0\(2),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(2),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(2),
      O => \rni_readdata_delayed[2]_i_3__2_n_0\
    );
\rni_readdata_delayed[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(2),
      I1 => \msg_length_reg_reg[2]__0\(2),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(2),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(2),
      O => \rni_readdata_delayed[2]_i_4__2_n_0\
    );
\rni_readdata_delayed[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => axi_awready_reg_2(0),
      I1 => \interrupt_reg_reg_n_0_[2]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => \^slave_address\(1),
      I4 => \^slave_address\(0),
      I5 => clock_tick_reg(2),
      O => \rni_readdata_delayed[2]_i_5__2_n_0\
    );
\rni_readdata_delayed[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[30]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(30)
    );
\rni_readdata_delayed[30]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(30),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[30]_i_2__2_n_0\
    );
\rni_readdata_delayed[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(31)
    );
\rni_readdata_delayed[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(31),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[31]_i_2__2_n_0\
    );
\rni_readdata_delayed[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[3]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(3)
    );
\rni_readdata_delayed[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => axi_awready_reg_1,
      I1 => \rni_readdata_delayed[3]_i_3__2_n_0\,
      I2 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I3 => \rni_readdata_delayed[3]_i_4__2_n_0\,
      I4 => \rni_readdata_delayed[3]_i_5__2_n_0\,
      O => \rni_readdata_delayed[3]_i_2__2_n_0\
    );
\rni_readdata_delayed[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(3),
      I1 => \msg_length_reg_reg[6]__0\(3),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(3),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(3),
      O => \rni_readdata_delayed[3]_i_3__2_n_0\
    );
\rni_readdata_delayed[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(3),
      I1 => \msg_length_reg_reg[2]__0\(3),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(3),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(3),
      O => \rni_readdata_delayed[3]_i_4__2_n_0\
    );
\rni_readdata_delayed[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => axi_awready_reg_2(0),
      I1 => \interrupt_reg_reg_n_0_[3]\,
      I2 => \^rni_readdata_delayed_reg[0]\,
      I3 => \^slave_address\(1),
      I4 => \^slave_address\(0),
      I5 => clock_tick_reg(3),
      O => \rni_readdata_delayed[3]_i_5__2_n_0\
    );
\rni_readdata_delayed[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[4]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(4)
    );
\rni_readdata_delayed[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_3,
      I1 => clock_tick_reg(4),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[4]_i_3__2_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I5 => \rni_readdata_delayed[4]_i_4__2_n_0\,
      O => \rni_readdata_delayed[4]_i_2__2_n_0\
    );
\rni_readdata_delayed[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(4),
      I1 => \msg_length_reg_reg[6]__0\(4),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(4),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(4),
      O => \rni_readdata_delayed[4]_i_3__2_n_0\
    );
\rni_readdata_delayed[4]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(4),
      I1 => \msg_length_reg_reg[2]__0\(4),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(4),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(4),
      O => \rni_readdata_delayed[4]_i_4__2_n_0\
    );
\rni_readdata_delayed[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[5]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(5)
    );
\rni_readdata_delayed[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444F44"
    )
        port map (
      I0 => axi_awready_reg_3,
      I1 => clock_tick_reg(5),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[5]_i_3__2_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I5 => \rni_readdata_delayed[5]_i_4__2_n_0\,
      O => \rni_readdata_delayed[5]_i_2__2_n_0\
    );
\rni_readdata_delayed[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(5),
      I1 => \msg_length_reg_reg[2]__0\(5),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(5),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(5),
      O => \rni_readdata_delayed[5]_i_3__2_n_0\
    );
\rni_readdata_delayed[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(5),
      I1 => \msg_length_reg_reg[6]__0\(5),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(5),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(5),
      O => \rni_readdata_delayed[5]_i_4__2_n_0\
    );
\rni_readdata_delayed[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[6]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(6)
    );
\rni_readdata_delayed[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => axi_awready_reg_3,
      I1 => clock_tick_reg(6),
      I2 => axi_awready_reg_1,
      I3 => \rni_readdata_delayed[6]_i_4__2_n_0\,
      I4 => \rni_readdata_delayed[6]_i_5__2_n_0\,
      I5 => \rni_readdata_delayed[6]_i_6__2_n_0\,
      O => \rni_readdata_delayed[6]_i_2__2_n_0\
    );
\rni_readdata_delayed[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[7]__0\(6),
      I1 => \msg_length_reg_reg[6]__0\(6),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[5]__0\(6),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[4]__0\(6),
      O => \rni_readdata_delayed[6]_i_4__2_n_0\
    );
\rni_readdata_delayed[6]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I1 => S_AXI_3_ARADDR(2),
      I2 => S_AXI_3_AWADDR(2),
      I3 => \rni_readdata_delayed[6]_i_7__2_n_0\,
      O => \rni_readdata_delayed[6]_i_5__2_n_0\
    );
\rni_readdata_delayed[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \msg_length_reg_reg[3]__0\(6),
      I1 => \msg_length_reg_reg[2]__0\(6),
      I2 => axi_awready_reg_2(0),
      I3 => \msg_length_reg_reg[1]__0\(6),
      I4 => \^slave_address\(0),
      I5 => \msg_length_reg_reg[0]__0\(6),
      O => \rni_readdata_delayed[6]_i_6__2_n_0\
    );
\rni_readdata_delayed[6]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => toggle_address_cpu_side(2),
      I2 => axi_awready_reg_2(0),
      I3 => toggle_address_cpu_side(1),
      I4 => \^slave_address\(0),
      I5 => toggle_address_cpu_side(0),
      O => \rni_readdata_delayed[6]_i_7__2_n_0\
    );
\rni_readdata_delayed[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[7]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(7)
    );
\rni_readdata_delayed[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(7),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[7]_i_2__2_n_0\
    );
\rni_readdata_delayed[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[8]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(8)
    );
\rni_readdata_delayed[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(8),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[8]_i_2__2_n_0\
    );
\rni_readdata_delayed[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rni_readdata_delayed[9]_i_2__2_n_0\,
      I1 => axi_awready_reg,
      O => D(9)
    );
\rni_readdata_delayed[9]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_tick_reg(9),
      I1 => axi_awready_reg_3,
      O => \rni_readdata_delayed[9]_i_2__2_n_0\
    );
\rni_readdata_delayed_reg[0]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_12__2_n_0\,
      I1 => \rni_readdata_delayed[0]_i_13__2_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_10__0_n_0\,
      S => axi_awready_reg_2(0)
    );
\rni_readdata_delayed_reg[0]_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_14__2_n_0\,
      I1 => \rni_readdata_delayed[0]_i_15__2_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_11__0_n_0\,
      S => axi_awready_reg_2(0)
    );
\rni_readdata_delayed_reg[0]_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[0]_i_3__2_n_0\,
      I1 => \rni_readdata_delayed[0]_i_4__2_n_0\,
      O => \rni_readdata_delayed_reg[0]_i_2__2_n_0\,
      S => \^rni_readdata_delayed_reg[0]\
    );
\rni_readdata_delayed_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rni_readdata_delayed[1]_i_3__2_n_0\,
      I1 => \rni_readdata_delayed[1]_i_4__2_n_0\,
      O => \rni_readdata_delayed_reg[1]_i_2__0_n_0\,
      S => \^rni_readdata_delayed_reg[0]\
    );
send_clock_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \FSM_sequential_xmit_state_reg[2]_0\,
      Q => \^send_counter_reg[0]_0\,
      R => \^global_clock_reg[0]_0\
    );
\send_counter[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => \Flit_id[2]_i_4__2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^out\(2),
      O => \send_counter[0]_i_1__2_n_0\
    );
\send_counter[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \Flit_id[2]_i_3__2_n_0\,
      I1 => \Flit_id[2]_i_4__2_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(1),
      I4 => \^send_buffer_address\(0),
      I5 => \^out\(2),
      O => \send_counter[1]_i_1__2_n_0\
    );
\send_counter[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[2]_i_2__2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(2),
      I3 => \^send_buffer_address\(0),
      I4 => \^send_buffer_address\(1),
      I5 => \^out\(2),
      O => \send_counter[2]_i_1__2_n_0\
    );
\send_counter[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \Flit_id[2]_i_3__2_n_0\,
      I1 => \Flit_id[2]_i_4__2_n_0\,
      I2 => \Flit_id[2]_i_5__2_n_0\,
      O => \send_counter[2]_i_2__2_n_0\
    );
\send_counter[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \send_counter[3]_i_2__2_n_0\,
      I1 => \send_counter[3]_i_3__2_n_0\,
      I2 => \^out\(1),
      I3 => \^send_buffer_address\(3),
      I4 => \send_counter[3]_i_4__2_n_0\,
      I5 => \^out\(2),
      O => \send_counter[3]_i_1__2_n_0\
    );
\send_counter[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Flit_id[2]_i_5__2_n_0\,
      I1 => \Flit_id[2]_i_4__2_n_0\,
      I2 => \Flit_id[2]_i_3__2_n_0\,
      O => \send_counter[3]_i_2__2_n_0\
    );
\send_counter[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => \command_queue_mem_reg_n_0_[3][3]\,
      I1 => \command_queue_read_address_reg_n_0_[1]\,
      I2 => \command_queue_read_address_reg_n_0_[0]\,
      I3 => \command_queue_mem_reg_n_0_[0][3]\,
      I4 => \command_queue_mem_reg_n_0_[1][3]\,
      I5 => \command_queue_mem_reg_n_0_[2][3]\,
      O => \send_counter[3]_i_3__2_n_0\
    );
\send_counter[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^send_buffer_address\(1),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(2),
      O => \send_counter[3]_i_4__2_n_0\
    );
\send_counter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[4]_i_2__2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(4),
      I3 => \send_counter[4]_i_3__2_n_0\,
      I4 => \^out\(2),
      O => \send_counter[4]_i_1__2_n_0\
    );
\send_counter[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \outport[12]_i_3__2_n_0\,
      I1 => \Flit_id[2]_i_5__2_n_0\,
      I2 => \Flit_id[2]_i_4__2_n_0\,
      I3 => \Flit_id[2]_i_3__2_n_0\,
      I4 => \send_counter[3]_i_3__2_n_0\,
      O => \send_counter[4]_i_2__2_n_0\
    );
\send_counter[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^send_buffer_address\(2),
      I1 => \^send_buffer_address\(0),
      I2 => \^send_buffer_address\(1),
      I3 => \^send_buffer_address\(3),
      O => \send_counter[4]_i_3__2_n_0\
    );
\send_counter[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \send_counter[5]_i_2__2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(5),
      I3 => \send_counter[6]_i_4__2_n_0\,
      I4 => \^out\(2),
      O => \send_counter[5]_i_1__2_n_0\
    );
\send_counter[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \outport[13]_i_2__2_n_0\,
      I1 => \outport[12]_i_3__2_n_0\,
      I2 => \send_counter[3]_i_3__2_n_0\,
      I3 => \Flit_id[2]_i_3__2_n_0\,
      I4 => \Flit_id[2]_i_4__2_n_0\,
      I5 => \Flit_id[2]_i_5__2_n_0\,
      O => \send_counter[5]_i_2__2_n_0\
    );
\send_counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111011101110"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      I4 => \^send_counter_reg[0]_0\,
      I5 => \^send_counter_reg[0]_1\,
      O => \send_counter[6]_i_1__2_n_0\
    );
\send_counter[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2E22E"
    )
        port map (
      I0 => \send_counter[6]_i_3__2_n_0\,
      I1 => \^out\(1),
      I2 => \^send_buffer_address\(6),
      I3 => \send_counter[6]_i_4__2_n_0\,
      I4 => \^send_buffer_address\(5),
      I5 => \^out\(2),
      O => \send_counter[6]_i_2__2_n_0\
    );
\send_counter[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \Flit_id[6]_i_5__2_n_0\,
      I1 => \outport[13]_i_2__2_n_0\,
      I2 => \send_counter[3]_i_2__2_n_0\,
      I3 => \send_counter[3]_i_3__2_n_0\,
      I4 => \outport[12]_i_3__2_n_0\,
      O => \send_counter[6]_i_3__2_n_0\
    );
\send_counter[6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^send_buffer_address\(3),
      I1 => \^send_buffer_address\(1),
      I2 => \^send_buffer_address\(0),
      I3 => \^send_buffer_address\(2),
      I4 => \^send_buffer_address\(4),
      O => \send_counter[6]_i_4__2_n_0\
    );
\send_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[0]_i_1__2_n_0\,
      Q => \^send_buffer_address\(0),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[1]_i_1__2_n_0\,
      Q => \^send_buffer_address\(1),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[2]_i_1__2_n_0\,
      Q => \^send_buffer_address\(2),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[3]_i_1__2_n_0\,
      Q => \^send_buffer_address\(3),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[4]_i_1__2_n_0\,
      Q => \^send_buffer_address\(4),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[5]_i_1__2_n_0\,
      Q => \^send_buffer_address\(5),
      R => \^global_clock_reg[0]_0\
    );
\send_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \send_counter[6]_i_1__2_n_0\,
      D => \send_counter[6]_i_2__2_n_0\,
      Q => \^send_buffer_address\(6),
      R => \^global_clock_reg[0]_0\
    );
slave_irq_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \heartbeat_generator.GlobalSync_retimed_reg\,
      Q => NoC_Irq_3,
      R => '0'
    );
\src_buffer[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \src_buffer[0]_i_2__2_n_0\,
      I1 => \dest_pid[7]_i_4__2_n_0\,
      O => active_send_channel(0)
    );
\src_buffer[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \dest_pid[7]_i_8__2_n_0\,
      I1 => \dest_pid[7]_i_7__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[1][Enable]__0\,
      O => \src_buffer[0]_i_2__2_n_0\
    );
\src_buffer[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(0),
      I2 => MSG_type14_out,
      I3 => \^out\(1),
      O => \src_buffer[1]_i_1__2_n_0\
    );
\src_buffer[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \dest_pid[7]_i_4__2_n_0\,
      I1 => \dest_pid[7]_i_5__2_n_0\,
      O => active_send_channel(1)
    );
\src_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \src_buffer[1]_i_1__2_n_0\,
      D => active_send_channel(0),
      Q => \^send_buffer_address\(7),
      R => \^global_clock_reg[0]_0\
    );
\src_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \src_buffer[1]_i_1__2_n_0\,
      D => active_send_channel(1),
      Q => \^send_buffer_address\(8),
      R => \^global_clock_reg[0]_0\
    );
\src_pid[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(0),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(0),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[0]_i_2__2_n_0\,
      O => \src_pid[0]_i_1__2_n_0\
    );
\src_pid[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(0),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(0),
      O => \src_pid[0]_i_2__2_n_0\
    );
\src_pid[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(1),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(1),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[1]_i_2__2_n_0\,
      O => \src_pid[1]_i_1__2_n_0\
    );
\src_pid[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(1),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(1),
      O => \src_pid[1]_i_2__2_n_0\
    );
\src_pid[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(2),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(2),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[2]_i_2__2_n_0\,
      O => \src_pid[2]_i_1__2_n_0\
    );
\src_pid[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(2),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(2),
      O => \src_pid[2]_i_2__2_n_0\
    );
\src_pid[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(3),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(3),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[3]_i_2__2_n_0\,
      O => \src_pid[3]_i_1__2_n_0\
    );
\src_pid[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(3),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(3),
      O => \src_pid[3]_i_2__2_n_0\
    );
\src_pid[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(4),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(4),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[4]_i_2__2_n_0\,
      O => \src_pid[4]_i_1__2_n_0\
    );
\src_pid[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(4),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(4),
      O => \src_pid[4]_i_2__2_n_0\
    );
\src_pid[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(5),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(5),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[5]_i_2__2_n_0\,
      O => \src_pid[5]_i_1__2_n_0\
    );
\src_pid[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(5),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(5),
      O => \src_pid[5]_i_2__2_n_0\
    );
\src_pid[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(6),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(6),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[6]_i_2__2_n_0\,
      O => \src_pid[6]_i_1__2_n_0\
    );
\src_pid[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(6),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(6),
      O => \src_pid[6]_i_2__2_n_0\
    );
\src_pid[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[3][Source]__0\(7),
      I1 => \dest_pid[7]_i_4__2_n_0\,
      I2 => \G_send_channels_1.send_channel_info_reg[2][Source]__0\(7),
      I3 => \dest_pid[7]_i_5__2_n_0\,
      I4 => \src_pid[7]_i_2__2_n_0\,
      O => \src_pid[7]_i_1__2_n_0\
    );
\src_pid[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \G_send_channels_1.send_channel_info_reg[0][Source]__0\(7),
      I1 => \dest_pid[7]_i_9__2_n_0\,
      I2 => \src_buffer[0]_i_2__2_n_0\,
      I3 => \G_send_channels_1.send_channel_info_reg[1][Source]__0\(7),
      O => \src_pid[7]_i_2__2_n_0\
    );
\src_pid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[0]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[0]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[1]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[1]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[2]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[2]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[3]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[3]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[4]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[4]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[5]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[5]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[6]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[6]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\src_pid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => \dest_pid[7]_i_2__2_n_0\,
      D => \src_pid[7]_i_1__2_n_0\,
      Q => \src_pid_reg_n_0_[7]\,
      R => \dest_pid[7]_i_1__2_n_0\
    );
\synchronize_flag_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_10__2_n_0\
    );
\synchronize_flag_i_11__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_11__2_n_0\
    );
\synchronize_flag_i_12__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_12__2_n_0\
    );
\synchronize_flag_i_14__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_14__2_n_0\
    );
\synchronize_flag_i_15__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_15__2_n_0\
    );
\synchronize_flag_i_16__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_16__2_n_0\
    );
\synchronize_flag_i_17__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_17__2_n_0\
    );
\synchronize_flag_i_19__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_19__2_n_0\
    );
\synchronize_flag_i_20__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_20__2_n_0\
    );
\synchronize_flag_i_21__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_21__2_n_0\
    );
\synchronize_flag_i_22__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_22__2_n_0\
    );
\synchronize_flag_i_24__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_24__2_n_0\
    );
\synchronize_flag_i_25__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_25__2_n_0\
    );
\synchronize_flag_i_26__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_26__2_n_0\
    );
\synchronize_flag_i_27__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_27__2_n_0\
    );
\synchronize_flag_i_29__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_29__2_n_0\
    );
\synchronize_flag_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => \command_queue_write_i_3__2_n_0\,
      I1 => S_AXI_3_AWADDR(0),
      I2 => S_AXI_3_ARADDR(0),
      I3 => \^g_recv_channels_1.recv_channel_info_reg[0][enable]_0\,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \^synchronize_flag_reg_0\
    );
\synchronize_flag_i_30__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_30__2_n_0\
    );
\synchronize_flag_i_31__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_31__2_n_0\
    );
\synchronize_flag_i_32__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_32__2_n_0\
    );
\synchronize_flag_i_34__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_34__2_n_0\
    );
\synchronize_flag_i_35__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_35__2_n_0\
    );
\synchronize_flag_i_36__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_36__2_n_0\
    );
\synchronize_flag_i_37__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_37__2_n_0\
    );
\synchronize_flag_i_39__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_39__2_n_0\
    );
\synchronize_flag_i_40__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_40__2_n_0\
    );
\synchronize_flag_i_41__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_41__2_n_0\
    );
\synchronize_flag_i_42__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_42__2_n_0\
    );
\synchronize_flag_i_44__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_44__2_n_0\
    );
\synchronize_flag_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      I1 => S_AXI_3_WDATA(30),
      O => \synchronize_flag_i_45__2_n_0\
    );
\synchronize_flag_i_46__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(27),
      I1 => S_AXI_3_WDATA(28),
      I2 => S_AXI_3_WDATA(29),
      O => \synchronize_flag_i_46__2_n_0\
    );
\synchronize_flag_i_47__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(24),
      I1 => S_AXI_3_WDATA(25),
      I2 => S_AXI_3_WDATA(26),
      O => \synchronize_flag_i_47__2_n_0\
    );
\synchronize_flag_i_49__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(21),
      I1 => S_AXI_3_WDATA(22),
      I2 => S_AXI_3_WDATA(23),
      O => \synchronize_flag_i_49__2_n_0\
    );
\synchronize_flag_i_50__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(18),
      I1 => S_AXI_3_WDATA(19),
      I2 => S_AXI_3_WDATA(20),
      O => \synchronize_flag_i_50__2_n_0\
    );
\synchronize_flag_i_51__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(15),
      I1 => S_AXI_3_WDATA(16),
      I2 => S_AXI_3_WDATA(17),
      O => \synchronize_flag_i_51__2_n_0\
    );
\synchronize_flag_i_52__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(12),
      I1 => S_AXI_3_WDATA(13),
      I2 => S_AXI_3_WDATA(14),
      O => \synchronize_flag_i_52__2_n_0\
    );
\synchronize_flag_i_53__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(9),
      I1 => S_AXI_3_WDATA(10),
      I2 => S_AXI_3_WDATA(11),
      O => \synchronize_flag_i_53__2_n_0\
    );
\synchronize_flag_i_54__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(6),
      I1 => S_AXI_3_WDATA(7),
      I2 => S_AXI_3_WDATA(8),
      O => \synchronize_flag_i_54__2_n_0\
    );
\synchronize_flag_i_55__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(3),
      I1 => S_AXI_3_WDATA(4),
      I2 => S_AXI_3_WDATA(5),
      O => \synchronize_flag_i_55__2_n_0\
    );
\synchronize_flag_i_56__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_3_WDATA(2),
      I1 => S_AXI_3_WDATA(0),
      I2 => S_AXI_3_WDATA(1),
      O => \synchronize_flag_i_56__2_n_0\
    );
\synchronize_flag_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_5__2_n_0\
    );
\synchronize_flag_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_6__2_n_0\
    );
\synchronize_flag_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_7__2_n_0\
    );
\synchronize_flag_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_WDATA(31),
      O => \synchronize_flag_i_9__2_n_0\
    );
synchronize_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => old_GlobalSync_reg_0,
      Q => \^synchronize_flag\
    );
\synchronize_flag_reg_i_13__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_18__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_13__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_13__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_13__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_13__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_13__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_19__2_n_0\,
      S(2) => \synchronize_flag_i_20__2_n_0\,
      S(1) => \synchronize_flag_i_21__2_n_0\,
      S(0) => \synchronize_flag_i_22__2_n_0\
    );
\synchronize_flag_reg_i_18__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_23__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_18__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_18__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_18__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_18__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_18__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_24__2_n_0\,
      S(2) => \synchronize_flag_i_25__2_n_0\,
      S(1) => \synchronize_flag_i_26__2_n_0\,
      S(0) => \synchronize_flag_i_27__2_n_0\
    );
\synchronize_flag_reg_i_23__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_28__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_23__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_23__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_23__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_23__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_23__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_29__2_n_0\,
      S(2) => \synchronize_flag_i_30__2_n_0\,
      S(1) => \synchronize_flag_i_31__2_n_0\,
      S(0) => \synchronize_flag_i_32__2_n_0\
    );
\synchronize_flag_reg_i_28__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_33__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_28__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_28__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_28__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_28__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_28__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_34__2_n_0\,
      S(2) => \synchronize_flag_i_35__2_n_0\,
      S(1) => \synchronize_flag_i_36__2_n_0\,
      S(0) => \synchronize_flag_i_37__2_n_0\
    );
\synchronize_flag_reg_i_33__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_38__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_33__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_33__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_33__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_33__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_33__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_39__2_n_0\,
      S(2) => \synchronize_flag_i_40__2_n_0\,
      S(1) => \synchronize_flag_i_41__2_n_0\,
      S(0) => \synchronize_flag_i_42__2_n_0\
    );
\synchronize_flag_reg_i_38__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_43__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_38__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_38__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_38__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_38__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_38__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_44__2_n_0\,
      S(2) => \synchronize_flag_i_45__2_n_0\,
      S(1) => \synchronize_flag_i_46__2_n_0\,
      S(0) => \synchronize_flag_i_47__2_n_0\
    );
\synchronize_flag_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_4__2_n_0\,
      CO(3) => \NLW_synchronize_flag_reg_i_3__2_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \synchronize_flag_reg_i_3__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \synchronize_flag_i_5__2_n_0\,
      S(1) => \synchronize_flag_i_6__2_n_0\,
      S(0) => \synchronize_flag_i_7__2_n_0\
    );
\synchronize_flag_reg_i_43__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_48__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_43__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_43__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_43__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_43__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_43__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_49__2_n_0\,
      S(2) => \synchronize_flag_i_50__2_n_0\,
      S(1) => \synchronize_flag_i_51__2_n_0\,
      S(0) => \synchronize_flag_i_52__2_n_0\
    );
\synchronize_flag_reg_i_48__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \synchronize_flag_reg_i_48__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_48__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_48__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_48__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_48__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_53__2_n_0\,
      S(2) => \synchronize_flag_i_54__2_n_0\,
      S(1) => \synchronize_flag_i_55__2_n_0\,
      S(0) => \synchronize_flag_i_56__2_n_0\
    );
\synchronize_flag_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_8__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_4__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_4__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_4__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_9__2_n_0\,
      S(2) => \synchronize_flag_i_10__2_n_0\,
      S(1) => \synchronize_flag_i_11__2_n_0\,
      S(0) => \synchronize_flag_i_12__2_n_0\
    );
\synchronize_flag_reg_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \synchronize_flag_reg_i_13__2_n_0\,
      CO(3) => \synchronize_flag_reg_i_8__2_n_0\,
      CO(2) => \synchronize_flag_reg_i_8__2_n_1\,
      CO(1) => \synchronize_flag_reg_i_8__2_n_2\,
      CO(0) => \synchronize_flag_reg_i_8__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_synchronize_flag_reg_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \synchronize_flag_i_14__2_n_0\,
      S(2) => \synchronize_flag_i_15__2_n_0\,
      S(1) => \synchronize_flag_i_16__2_n_0\,
      S(0) => \synchronize_flag_i_17__2_n_0\
    );
\toggle_bits_cpu_side[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF00BF4040FF40"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_2__2_n_0\,
      I1 => \^toggle_bits_cpu_side_reg[0]_0\,
      I2 => \toggle_bits_cpu_side[0]_i_3__2_n_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(0),
      O => \toggle_bits_cpu_side[0]_i_1__2_n_0\
    );
\toggle_bits_cpu_side[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S_AXI_3_WDATA(1),
      I1 => S_AXI_3_WDATA(0),
      O => \toggle_bits_cpu_side[0]_i_2__2_n_0\
    );
\toggle_bits_cpu_side[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_4__2_n_0\,
      I1 => \^synchronize_flag_reg_0\,
      I2 => \^co\(0),
      O => \toggle_bits_cpu_side[0]_i_3__2_n_0\
    );
\toggle_bits_cpu_side[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCA0FCAF0CA00CA"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => S_AXI_3_WDATA(0),
      I3 => S_AXI_3_WDATA(1),
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      O => \toggle_bits_cpu_side[0]_i_4__2_n_0\
    );
\toggle_bits_cpu_side[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__2_n_0\,
      I1 => \toggle_bits_cpu_side[1]_i_2__2_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[1]_0\,
      I3 => Heartbeat,
      I4 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(1),
      O => \toggle_bits_cpu_side[1]_i_1__2_n_0\
    );
\toggle_bits_cpu_side[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_3_WDATA(0),
      I2 => S_AXI_3_WDATA(1),
      O => \toggle_bits_cpu_side[1]_i_2__2_n_0\
    );
\toggle_bits_cpu_side[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777707788888F88"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__2_n_0\,
      I1 => \toggle_bits_cpu_side[2]_i_2__2_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[1]_0\,
      I3 => Heartbeat,
      I4 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(2),
      O => \toggle_bits_cpu_side[2]_i_1__2_n_0\
    );
\toggle_bits_cpu_side[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[0]_0\,
      I1 => S_AXI_3_WDATA(1),
      I2 => S_AXI_3_WDATA(0),
      O => \toggle_bits_cpu_side[2]_i_2__2_n_0\
    );
\toggle_bits_cpu_side[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF2020FF20"
    )
        port map (
      I0 => \toggle_bits_cpu_side[0]_i_3__2_n_0\,
      I1 => \toggle_bits_cpu_side[3]_i_2__2_n_0\,
      I2 => \^toggle_bits_cpu_side_reg[0]_0\,
      I3 => slave_irq0,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I5 => toggle_address_cpu_side(3),
      O => \toggle_bits_cpu_side[3]_i_1__2_n_0\
    );
\toggle_bits_cpu_side[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S_AXI_3_WDATA(1),
      I1 => S_AXI_3_WDATA(0),
      O => \toggle_bits_cpu_side[3]_i_2__2_n_0\
    );
\toggle_bits_cpu_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[0]_i_1__2_n_0\,
      Q => toggle_address_cpu_side(0)
    );
\toggle_bits_cpu_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[1]_i_1__2_n_0\,
      Q => toggle_address_cpu_side(1)
    );
\toggle_bits_cpu_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[2]_i_1__2_n_0\,
      Q => toggle_address_cpu_side(2)
    );
\toggle_bits_cpu_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_cpu_side[3]_i_1__2_n_0\,
      Q => toggle_address_cpu_side(3)
    );
\toggle_bits_noc_side[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(0),
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[0]_i_2__2_n_0\,
      I5 => \^toggle_address_noc_side\(0),
      O => \toggle_bits_noc_side[0]_i_1__2_n_0\
    );
\toggle_bits_noc_side[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \toggle_bits_noc_side[0]_i_3__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[0][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^mem_address\(0),
      I4 => \recv_counter[3][6]_i_4__2_n_0\,
      O => \toggle_bits_noc_side[0]_i_2__2_n_0\
    );
\toggle_bits_noc_side[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \recv_counter[0][6]_i_3__2_n_0\,
      I1 => \recv_counter_reg[0]__0\(6),
      I2 => \recv_counter_reg[0]__0\(1),
      I3 => \recv_counter_reg[0]__0\(0),
      I4 => \recv_counter_reg[0]__0\(2),
      O => \toggle_bits_noc_side[0]_i_3__2_n_0\
    );
\toggle_bits_noc_side[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(1),
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[1]_i_2__2_n_0\,
      I5 => \^toggle_address_noc_side\(1),
      O => \toggle_bits_noc_side[1]_i_1__2_n_0\
    );
\toggle_bits_noc_side[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \toggle_bits_noc_side[1]_i_3__2_n_0\,
      I1 => \G_recv_channels_1.recv_channel_info_reg[1][Channel_type_n_0_]\,
      I2 => \^mem_address\(1),
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \^channel_status_reg[1][1]_0\,
      I5 => write_R(0),
      O => \toggle_bits_noc_side[1]_i_2__2_n_0\
    );
\toggle_bits_noc_side[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \recv_counter[1][6]_i_4__2_n_0\,
      I1 => \recv_counter_reg[1]__0\(6),
      I2 => \recv_counter_reg[1]__0\(0),
      I3 => \recv_counter_reg[1]__0\(1),
      I4 => \^mem_address\(0),
      I5 => \recv_counter_reg[1]__0\(2),
      O => \toggle_bits_noc_side[1]_i_3__2_n_0\
    );
\toggle_bits_noc_side[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(2),
      I1 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[2]_i_2__2_n_0\,
      I5 => \^toggle_address_noc_side\(2),
      O => \toggle_bits_noc_side[2]_i_1__2_n_0\
    );
\toggle_bits_noc_side[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \G_recv_channels_1.recv_channel_info_reg[2][Channel_type_n_0_]\,
      I1 => write_R(0),
      I2 => \^channel_status_reg[1][1]_0\,
      I3 => \^recv_buffer_write_reg_0\,
      I4 => \interrupt[1]_i_3__2_n_0\,
      O => \toggle_bits_noc_side[2]_i_2__2_n_0\
    );
\toggle_bits_noc_side[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEFFFFF0020"
    )
        port map (
      I0 => toggle_address_cpu_side(3),
      I1 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      I2 => Heartbeat,
      I3 => \^toggle_bits_cpu_side_reg[1]_0\,
      I4 => \toggle_bits_noc_side[3]_i_2__2_n_0\,
      I5 => \^toggle_address_noc_side\(3),
      O => \toggle_bits_noc_side[3]_i_1__2_n_0\
    );
\toggle_bits_noc_side[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^mem_address\(0),
      I1 => \^mem_address\(1),
      I2 => \recv_counter[3][6]_i_4__2_n_0\,
      I3 => \interrupt[1]_i_2__2_n_0\,
      I4 => \G_recv_channels_1.recv_channel_info_reg[3][Channel_type_n_0_]\,
      O => \toggle_bits_noc_side[3]_i_2__2_n_0\
    );
\toggle_bits_noc_side_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[0]_i_1__2_n_0\,
      Q => \^toggle_address_noc_side\(0)
    );
\toggle_bits_noc_side_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[1]_i_1__2_n_0\,
      Q => \^toggle_address_noc_side\(1)
    );
\toggle_bits_noc_side_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[2]_i_1__2_n_0\,
      Q => \^toggle_address_noc_side\(2)
    );
\toggle_bits_noc_side_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^global_clock_reg[0]_0\,
      D => \toggle_bits_noc_side[3]_i_1__2_n_0\,
      Q => \^toggle_address_noc_side\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_send_buffer_select_reg : out STD_LOGIC;
    S_AXI_3_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b is
  signal \^dap_send_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[1].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[0]_INST_0_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[10]_INST_0_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[11]_INST_0_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[12]_INST_0_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[13]_INST_0_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[14]_INST_0_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[15]_INST_0_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[16]_INST_0_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[17]_INST_0_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[18]_INST_0_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[19]_INST_0_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[1]_INST_0_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[20]_INST_0_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[21]_INST_0_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[22]_INST_0_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[23]_INST_0_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[24]_INST_0_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[25]_INST_0_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[26]_INST_0_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[27]_INST_0_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[28]_INST_0_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[29]_INST_0_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[2]_INST_0_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[30]_INST_0_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[31]_INST_0_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[3]_INST_0_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[4]_INST_0_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[5]_INST_0_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[6]_INST_0_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[7]_INST_0_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[8]_INST_0_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[9]_INST_0_i_1\ : label is "soft_lutpair616";
begin
  dap_send_buffer_select_reg <= \^dap_send_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"11",
      ADDRARDADDR(13 downto 5) => send_buffer_address(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_3_ACLK,
      CLKBWRCLK => S_AXI_3_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => wea(3 downto 0)
    );
\RAM_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(3),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(3)
    );
\RAM_reg_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(2),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(2)
    );
\RAM_reg_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(1),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(1)
    );
\RAM_reg_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(0),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(0)
    );
\S_AXI_3_RDATA[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => readdata_a(0)
    );
\S_AXI_3_RDATA[10]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => readdata_a(10)
    );
\S_AXI_3_RDATA[11]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => readdata_a(11)
    );
\S_AXI_3_RDATA[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => readdata_a(12)
    );
\S_AXI_3_RDATA[13]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => readdata_a(13)
    );
\S_AXI_3_RDATA[14]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => readdata_a(14)
    );
\S_AXI_3_RDATA[15]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => readdata_a(15)
    );
\S_AXI_3_RDATA[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => readdata_a(16)
    );
\S_AXI_3_RDATA[17]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => readdata_a(17)
    );
\S_AXI_3_RDATA[18]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => readdata_a(18)
    );
\S_AXI_3_RDATA[19]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => readdata_a(19)
    );
\S_AXI_3_RDATA[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => readdata_a(1)
    );
\S_AXI_3_RDATA[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => readdata_a(20)
    );
\S_AXI_3_RDATA[21]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => readdata_a(21)
    );
\S_AXI_3_RDATA[22]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => readdata_a(22)
    );
\S_AXI_3_RDATA[23]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => readdata_a(23)
    );
\S_AXI_3_RDATA[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => readdata_a(24)
    );
\S_AXI_3_RDATA[25]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => readdata_a(25)
    );
\S_AXI_3_RDATA[26]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => readdata_a(26)
    );
\S_AXI_3_RDATA[27]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => readdata_a(27)
    );
\S_AXI_3_RDATA[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => readdata_a(28)
    );
\S_AXI_3_RDATA[29]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => readdata_a(29)
    );
\S_AXI_3_RDATA[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => readdata_a(2)
    );
\S_AXI_3_RDATA[30]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => readdata_a(30)
    );
\S_AXI_3_RDATA[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => readdata_a(31)
    );
\S_AXI_3_RDATA[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => readdata_a(3)
    );
\S_AXI_3_RDATA[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => readdata_a(4)
    );
\S_AXI_3_RDATA[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => readdata_a(5)
    );
\S_AXI_3_RDATA[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => readdata_a(6)
    );
\S_AXI_3_RDATA[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => readdata_a(7)
    );
\S_AXI_3_RDATA[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => readdata_a(8)
    );
\S_AXI_3_RDATA[9]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => readdata_a(9)
    );
\dap_send_buffer_select_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A330A0000330000"
    )
        port map (
      I0 => axi_arready_reg,
      I1 => S_AXI_3_AWADDR(1),
      I2 => S_AXI_3_ARADDR(1),
      I3 => axi_awready_reg_0,
      I4 => S_AXI_3_AWADDR(0),
      I5 => S_AXI_3_ARADDR(0),
      O => \^dap_send_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_send_buffer_select_reg : out STD_LOGIC;
    S_AXI_1_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1 : entity is "rams_32b";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1 is
  signal \^dap_send_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[1].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[0]_INST_0_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[10]_INST_0_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[11]_INST_0_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[12]_INST_0_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[13]_INST_0_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[14]_INST_0_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[15]_INST_0_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[16]_INST_0_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[17]_INST_0_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[18]_INST_0_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[19]_INST_0_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[1]_INST_0_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[20]_INST_0_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[21]_INST_0_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[22]_INST_0_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[23]_INST_0_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[24]_INST_0_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[25]_INST_0_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[26]_INST_0_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[27]_INST_0_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[28]_INST_0_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[29]_INST_0_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[2]_INST_0_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[30]_INST_0_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[31]_INST_0_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[3]_INST_0_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[4]_INST_0_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[5]_INST_0_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[6]_INST_0_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[7]_INST_0_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[8]_INST_0_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[9]_INST_0_i_1\ : label is "soft_lutpair482";
begin
  dap_send_buffer_select_reg <= \^dap_send_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"11",
      ADDRARDADDR(13 downto 5) => send_buffer_address(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_1_ACLK,
      CLKBWRCLK => S_AXI_1_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => wea(3 downto 0)
    );
\RAM_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(3),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(3)
    );
\RAM_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(2),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(2)
    );
\RAM_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(1),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(1)
    );
\RAM_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(0),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(0)
    );
\S_AXI_1_RDATA[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => readdata_a(0)
    );
\S_AXI_1_RDATA[10]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => readdata_a(10)
    );
\S_AXI_1_RDATA[11]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => readdata_a(11)
    );
\S_AXI_1_RDATA[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => readdata_a(12)
    );
\S_AXI_1_RDATA[13]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => readdata_a(13)
    );
\S_AXI_1_RDATA[14]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => readdata_a(14)
    );
\S_AXI_1_RDATA[15]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => readdata_a(15)
    );
\S_AXI_1_RDATA[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => readdata_a(16)
    );
\S_AXI_1_RDATA[17]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => readdata_a(17)
    );
\S_AXI_1_RDATA[18]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => readdata_a(18)
    );
\S_AXI_1_RDATA[19]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => readdata_a(19)
    );
\S_AXI_1_RDATA[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => readdata_a(1)
    );
\S_AXI_1_RDATA[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => readdata_a(20)
    );
\S_AXI_1_RDATA[21]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => readdata_a(21)
    );
\S_AXI_1_RDATA[22]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => readdata_a(22)
    );
\S_AXI_1_RDATA[23]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => readdata_a(23)
    );
\S_AXI_1_RDATA[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => readdata_a(24)
    );
\S_AXI_1_RDATA[25]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => readdata_a(25)
    );
\S_AXI_1_RDATA[26]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => readdata_a(26)
    );
\S_AXI_1_RDATA[27]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => readdata_a(27)
    );
\S_AXI_1_RDATA[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => readdata_a(28)
    );
\S_AXI_1_RDATA[29]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => readdata_a(29)
    );
\S_AXI_1_RDATA[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => readdata_a(2)
    );
\S_AXI_1_RDATA[30]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => readdata_a(30)
    );
\S_AXI_1_RDATA[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => readdata_a(31)
    );
\S_AXI_1_RDATA[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => readdata_a(3)
    );
\S_AXI_1_RDATA[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => readdata_a(4)
    );
\S_AXI_1_RDATA[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => readdata_a(5)
    );
\S_AXI_1_RDATA[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => readdata_a(6)
    );
\S_AXI_1_RDATA[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => readdata_a(7)
    );
\S_AXI_1_RDATA[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => readdata_a(8)
    );
\S_AXI_1_RDATA[9]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => readdata_a(9)
    );
\dap_send_buffer_select_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A330A0000330000"
    )
        port map (
      I0 => axi_arready_reg,
      I1 => S_AXI_1_AWADDR(1),
      I2 => S_AXI_1_ARADDR(1),
      I3 => axi_awready_reg_0,
      I4 => S_AXI_1_AWADDR(0),
      I5 => S_AXI_1_ARADDR(0),
      O => \^dap_send_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_send_buffer_select_reg : out STD_LOGIC;
    S_AXI_2_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3 : entity is "rams_32b";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3 is
  signal \^dap_send_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[0].UY[1].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[0]_INST_0_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[10]_INST_0_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[11]_INST_0_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[12]_INST_0_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[13]_INST_0_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[14]_INST_0_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[15]_INST_0_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[16]_INST_0_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[17]_INST_0_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[18]_INST_0_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[19]_INST_0_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[1]_INST_0_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[20]_INST_0_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[21]_INST_0_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[22]_INST_0_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[23]_INST_0_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[24]_INST_0_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[25]_INST_0_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[26]_INST_0_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[27]_INST_0_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[28]_INST_0_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[29]_INST_0_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[2]_INST_0_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[30]_INST_0_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[31]_INST_0_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[3]_INST_0_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[4]_INST_0_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[5]_INST_0_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[6]_INST_0_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[7]_INST_0_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[8]_INST_0_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[9]_INST_0_i_1\ : label is "soft_lutpair346";
begin
  dap_send_buffer_select_reg <= \^dap_send_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"11",
      ADDRARDADDR(13 downto 5) => send_buffer_address(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_2_ACLK,
      CLKBWRCLK => S_AXI_2_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => wea(3 downto 0)
    );
\RAM_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(3),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(3)
    );
\RAM_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(2),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(2)
    );
\RAM_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(1),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(1)
    );
\RAM_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(0),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(0)
    );
\S_AXI_2_RDATA[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => readdata_a(0)
    );
\S_AXI_2_RDATA[10]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => readdata_a(10)
    );
\S_AXI_2_RDATA[11]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => readdata_a(11)
    );
\S_AXI_2_RDATA[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => readdata_a(12)
    );
\S_AXI_2_RDATA[13]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => readdata_a(13)
    );
\S_AXI_2_RDATA[14]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => readdata_a(14)
    );
\S_AXI_2_RDATA[15]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => readdata_a(15)
    );
\S_AXI_2_RDATA[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => readdata_a(16)
    );
\S_AXI_2_RDATA[17]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => readdata_a(17)
    );
\S_AXI_2_RDATA[18]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => readdata_a(18)
    );
\S_AXI_2_RDATA[19]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => readdata_a(19)
    );
\S_AXI_2_RDATA[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => readdata_a(1)
    );
\S_AXI_2_RDATA[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => readdata_a(20)
    );
\S_AXI_2_RDATA[21]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => readdata_a(21)
    );
\S_AXI_2_RDATA[22]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => readdata_a(22)
    );
\S_AXI_2_RDATA[23]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => readdata_a(23)
    );
\S_AXI_2_RDATA[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => readdata_a(24)
    );
\S_AXI_2_RDATA[25]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => readdata_a(25)
    );
\S_AXI_2_RDATA[26]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => readdata_a(26)
    );
\S_AXI_2_RDATA[27]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => readdata_a(27)
    );
\S_AXI_2_RDATA[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => readdata_a(28)
    );
\S_AXI_2_RDATA[29]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => readdata_a(29)
    );
\S_AXI_2_RDATA[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => readdata_a(2)
    );
\S_AXI_2_RDATA[30]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => readdata_a(30)
    );
\S_AXI_2_RDATA[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => readdata_a(31)
    );
\S_AXI_2_RDATA[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => readdata_a(3)
    );
\S_AXI_2_RDATA[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => readdata_a(4)
    );
\S_AXI_2_RDATA[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => readdata_a(5)
    );
\S_AXI_2_RDATA[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => readdata_a(6)
    );
\S_AXI_2_RDATA[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => readdata_a(7)
    );
\S_AXI_2_RDATA[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => readdata_a(8)
    );
\S_AXI_2_RDATA[9]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => readdata_a(9)
    );
\dap_send_buffer_select_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A330A0000330000"
    )
        port map (
      I0 => axi_arready_reg,
      I1 => S_AXI_2_AWADDR(1),
      I2 => S_AXI_2_ARADDR(1),
      I3 => axi_awready_reg_0,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \^dap_send_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_send_buffer_select_reg : out STD_LOGIC;
    S_AXI_0_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5 : entity is "rams_32b";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5 is
  signal \^dap_send_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[0].UY[0].UZ[0].URNI/USER_LOGIC/send_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[0]_INST_0_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[10]_INST_0_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[11]_INST_0_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[12]_INST_0_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[13]_INST_0_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[14]_INST_0_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[15]_INST_0_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[16]_INST_0_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[17]_INST_0_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[18]_INST_0_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[19]_INST_0_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[1]_INST_0_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[20]_INST_0_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[21]_INST_0_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[22]_INST_0_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[23]_INST_0_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[24]_INST_0_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[25]_INST_0_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[26]_INST_0_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[27]_INST_0_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[28]_INST_0_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[29]_INST_0_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[2]_INST_0_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[30]_INST_0_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[31]_INST_0_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[3]_INST_0_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[4]_INST_0_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[5]_INST_0_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[6]_INST_0_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[7]_INST_0_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[8]_INST_0_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[9]_INST_0_i_1\ : label is "soft_lutpair209";
begin
  dap_send_buffer_select_reg <= \^dap_send_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"11",
      ADDRARDADDR(13 downto 5) => send_buffer_address(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_0_ACLK,
      CLKBWRCLK => S_AXI_0_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => wea(3 downto 0)
    );
RAM_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(3),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(3)
    );
RAM_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(2),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(2)
    );
RAM_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(1),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(1)
    );
RAM_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(0),
      I5 => \^dap_send_buffer_select_reg\,
      O => wea(0)
    );
\S_AXI_0_RDATA[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => readdata_a(0)
    );
\S_AXI_0_RDATA[10]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => readdata_a(10)
    );
\S_AXI_0_RDATA[11]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => readdata_a(11)
    );
\S_AXI_0_RDATA[12]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => readdata_a(12)
    );
\S_AXI_0_RDATA[13]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => readdata_a(13)
    );
\S_AXI_0_RDATA[14]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => readdata_a(14)
    );
\S_AXI_0_RDATA[15]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => readdata_a(15)
    );
\S_AXI_0_RDATA[16]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => readdata_a(16)
    );
\S_AXI_0_RDATA[17]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => readdata_a(17)
    );
\S_AXI_0_RDATA[18]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => readdata_a(18)
    );
\S_AXI_0_RDATA[19]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => readdata_a(19)
    );
\S_AXI_0_RDATA[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => readdata_a(1)
    );
\S_AXI_0_RDATA[20]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => readdata_a(20)
    );
\S_AXI_0_RDATA[21]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => readdata_a(21)
    );
\S_AXI_0_RDATA[22]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => readdata_a(22)
    );
\S_AXI_0_RDATA[23]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => readdata_a(23)
    );
\S_AXI_0_RDATA[24]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => readdata_a(24)
    );
\S_AXI_0_RDATA[25]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => readdata_a(25)
    );
\S_AXI_0_RDATA[26]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => readdata_a(26)
    );
\S_AXI_0_RDATA[27]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => readdata_a(27)
    );
\S_AXI_0_RDATA[28]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => readdata_a(28)
    );
\S_AXI_0_RDATA[29]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => readdata_a(29)
    );
\S_AXI_0_RDATA[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => readdata_a(2)
    );
\S_AXI_0_RDATA[30]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => readdata_a(30)
    );
\S_AXI_0_RDATA[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => readdata_a(31)
    );
\S_AXI_0_RDATA[3]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => readdata_a(3)
    );
\S_AXI_0_RDATA[4]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => readdata_a(4)
    );
\S_AXI_0_RDATA[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => readdata_a(5)
    );
\S_AXI_0_RDATA[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => readdata_a(6)
    );
\S_AXI_0_RDATA[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => readdata_a(7)
    );
\S_AXI_0_RDATA[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => readdata_a(8)
    );
\S_AXI_0_RDATA[9]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => readdata_a(9)
    );
dap_send_buffer_select_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A330A0000330000"
    )
        port map (
      I0 => axi_arready_reg,
      I1 => S_AXI_0_AWADDR(1),
      I2 => S_AXI_0_ARADDR(1),
      I3 => axi_awready_reg_0,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \^dap_send_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1\ is
  port (
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_recv_buffer_select_reg : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    S_AXI_0_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1\ : entity is "rams_32b";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1\ is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RAM_reg_n_21 : STD_LOGIC;
  signal RAM_reg_n_22 : STD_LOGIC;
  signal RAM_reg_n_23 : STD_LOGIC;
  signal RAM_reg_n_24 : STD_LOGIC;
  signal RAM_reg_n_25 : STD_LOGIC;
  signal RAM_reg_n_26 : STD_LOGIC;
  signal RAM_reg_n_27 : STD_LOGIC;
  signal RAM_reg_n_28 : STD_LOGIC;
  signal RAM_reg_n_29 : STD_LOGIC;
  signal RAM_reg_n_30 : STD_LOGIC;
  signal RAM_reg_n_31 : STD_LOGIC;
  signal RAM_reg_n_32 : STD_LOGIC;
  signal RAM_reg_n_33 : STD_LOGIC;
  signal RAM_reg_n_34 : STD_LOGIC;
  signal RAM_reg_n_35 : STD_LOGIC;
  signal RAM_reg_n_36 : STD_LOGIC;
  signal RAM_reg_n_37 : STD_LOGIC;
  signal RAM_reg_n_38 : STD_LOGIC;
  signal RAM_reg_n_39 : STD_LOGIC;
  signal RAM_reg_n_40 : STD_LOGIC;
  signal RAM_reg_n_41 : STD_LOGIC;
  signal RAM_reg_n_42 : STD_LOGIC;
  signal RAM_reg_n_43 : STD_LOGIC;
  signal RAM_reg_n_44 : STD_LOGIC;
  signal RAM_reg_n_45 : STD_LOGIC;
  signal RAM_reg_n_46 : STD_LOGIC;
  signal RAM_reg_n_47 : STD_LOGIC;
  signal RAM_reg_n_48 : STD_LOGIC;
  signal RAM_reg_n_49 : STD_LOGIC;
  signal RAM_reg_n_50 : STD_LOGIC;
  signal RAM_reg_n_51 : STD_LOGIC;
  signal RAM_reg_n_52 : STD_LOGIC;
  signal \^dap_recv_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[0].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[0]_INST_0_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[10]_INST_0_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[11]_INST_0_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[12]_INST_0_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[13]_INST_0_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[14]_INST_0_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[15]_INST_0_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[16]_INST_0_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[17]_INST_0_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[18]_INST_0_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[19]_INST_0_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[1]_INST_0_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[20]_INST_0_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[21]_INST_0_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[22]_INST_0_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[23]_INST_0_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[24]_INST_0_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[25]_INST_0_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[26]_INST_0_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[27]_INST_0_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[28]_INST_0_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[29]_INST_0_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[2]_INST_0_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[30]_INST_0_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[31]_INST_0_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[3]_INST_0_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[4]_INST_0_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[5]_INST_0_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[6]_INST_0_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[7]_INST_0_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[8]_INST_0_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \S_AXI_0_RDATA[9]_INST_0_i_2\ : label is "soft_lutpair193";
begin
  RAM_reg_0(5 downto 0) <= \^ram_reg_0\(5 downto 0);
  dap_recv_buffer_select_reg <= \^dap_recv_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(3),
      ADDRBWRADDR(13 downto 12) => \^ram_reg_0\(5 downto 4),
      ADDRBWRADDR(11 downto 10) => ADDRBWRADDR(2 downto 1),
      ADDRBWRADDR(9 downto 6) => \^ram_reg_0\(3 downto 0),
      ADDRBWRADDR(5) => ADDRBWRADDR(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_0_ACLK,
      CLKBWRCLK => S_AXI_0_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => RAM_reg_n_21,
      DOADO(30) => RAM_reg_n_22,
      DOADO(29) => RAM_reg_n_23,
      DOADO(28) => RAM_reg_n_24,
      DOADO(27) => RAM_reg_n_25,
      DOADO(26) => RAM_reg_n_26,
      DOADO(25) => RAM_reg_n_27,
      DOADO(24) => RAM_reg_n_28,
      DOADO(23) => RAM_reg_n_29,
      DOADO(22) => RAM_reg_n_30,
      DOADO(21) => RAM_reg_n_31,
      DOADO(20) => RAM_reg_n_32,
      DOADO(19) => RAM_reg_n_33,
      DOADO(18) => RAM_reg_n_34,
      DOADO(17) => RAM_reg_n_35,
      DOADO(16) => RAM_reg_n_36,
      DOADO(15) => RAM_reg_n_37,
      DOADO(14) => RAM_reg_n_38,
      DOADO(13) => RAM_reg_n_39,
      DOADO(12) => RAM_reg_n_40,
      DOADO(11) => RAM_reg_n_41,
      DOADO(10) => RAM_reg_n_42,
      DOADO(9) => RAM_reg_n_43,
      DOADO(8) => RAM_reg_n_44,
      DOADO(7) => RAM_reg_n_45,
      DOADO(6) => RAM_reg_n_46,
      DOADO(5) => RAM_reg_n_47,
      DOADO(4) => RAM_reg_n_48,
      DOADO(3) => RAM_reg_n_49,
      DOADO(2) => RAM_reg_n_50,
      DOADO(1) => RAM_reg_n_51,
      DOADO(0) => RAM_reg_n_52,
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => \^wea\(3 downto 0)
    );
\RAM_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(5),
      I1 => S_AXI_0_ARADDR(5),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(5)
    );
RAM_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(3),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(3)
    );
\RAM_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(4),
      I1 => S_AXI_0_ARADDR(4),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(4)
    );
RAM_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(2),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(2)
    );
RAM_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(1),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(1)
    );
RAM_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_0_AWVALID,
      I3 => S_AXI_0_WVALID,
      I4 => S_AXI_0_WSTRB(0),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(0)
    );
\RAM_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(3),
      I1 => S_AXI_0_ARADDR(3),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(3)
    );
RAM_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(2),
      I1 => S_AXI_0_ARADDR(2),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(2)
    );
\RAM_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(6),
      I1 => S_AXI_0_ARADDR(6),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => RAM_reg_1
    );
RAM_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(1),
      I1 => S_AXI_0_ARADDR(1),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(1)
    );
RAM_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_0_AWADDR(0),
      I1 => S_AXI_0_ARADDR(0),
      I2 => S_AXI_0_WVALID,
      I3 => S_AXI_0_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(0)
    );
\S_AXI_0_RDATA[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(0)
    );
\S_AXI_0_RDATA[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(10)
    );
\S_AXI_0_RDATA[11]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(11)
    );
\S_AXI_0_RDATA[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(12)
    );
\S_AXI_0_RDATA[13]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(13)
    );
\S_AXI_0_RDATA[14]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(14)
    );
\S_AXI_0_RDATA[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(15)
    );
\S_AXI_0_RDATA[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(16)
    );
\S_AXI_0_RDATA[17]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(17)
    );
\S_AXI_0_RDATA[18]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(18)
    );
\S_AXI_0_RDATA[19]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(19)
    );
\S_AXI_0_RDATA[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(1)
    );
\S_AXI_0_RDATA[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(20)
    );
\S_AXI_0_RDATA[21]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(21)
    );
\S_AXI_0_RDATA[22]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(22)
    );
\S_AXI_0_RDATA[23]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(23)
    );
\S_AXI_0_RDATA[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(24)
    );
\S_AXI_0_RDATA[25]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(25)
    );
\S_AXI_0_RDATA[26]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(26)
    );
\S_AXI_0_RDATA[27]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(27)
    );
\S_AXI_0_RDATA[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(28)
    );
\S_AXI_0_RDATA[29]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(29)
    );
\S_AXI_0_RDATA[2]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(2)
    );
\S_AXI_0_RDATA[30]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(30)
    );
\S_AXI_0_RDATA[31]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(31)
    );
\S_AXI_0_RDATA[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(3)
    );
\S_AXI_0_RDATA[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(4)
    );
\S_AXI_0_RDATA[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(5)
    );
\S_AXI_0_RDATA[6]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(6)
    );
\S_AXI_0_RDATA[7]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(7)
    );
\S_AXI_0_RDATA[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(8)
    );
\S_AXI_0_RDATA[9]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(9)
    );
dap_recv_buffer_select_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08000000"
    )
        port map (
      I0 => S_AXI_0_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      I3 => axi_awready_reg_0,
      I4 => S_AXI_0_ARADDR(7),
      I5 => S_AXI_0_AWADDR(7),
      O => \^dap_recv_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3\ is
  port (
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_recv_buffer_select_reg : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    S_AXI_2_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_2_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3\ : entity is "rams_32b";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3\ is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RAM_reg_n_21 : STD_LOGIC;
  signal RAM_reg_n_22 : STD_LOGIC;
  signal RAM_reg_n_23 : STD_LOGIC;
  signal RAM_reg_n_24 : STD_LOGIC;
  signal RAM_reg_n_25 : STD_LOGIC;
  signal RAM_reg_n_26 : STD_LOGIC;
  signal RAM_reg_n_27 : STD_LOGIC;
  signal RAM_reg_n_28 : STD_LOGIC;
  signal RAM_reg_n_29 : STD_LOGIC;
  signal RAM_reg_n_30 : STD_LOGIC;
  signal RAM_reg_n_31 : STD_LOGIC;
  signal RAM_reg_n_32 : STD_LOGIC;
  signal RAM_reg_n_33 : STD_LOGIC;
  signal RAM_reg_n_34 : STD_LOGIC;
  signal RAM_reg_n_35 : STD_LOGIC;
  signal RAM_reg_n_36 : STD_LOGIC;
  signal RAM_reg_n_37 : STD_LOGIC;
  signal RAM_reg_n_38 : STD_LOGIC;
  signal RAM_reg_n_39 : STD_LOGIC;
  signal RAM_reg_n_40 : STD_LOGIC;
  signal RAM_reg_n_41 : STD_LOGIC;
  signal RAM_reg_n_42 : STD_LOGIC;
  signal RAM_reg_n_43 : STD_LOGIC;
  signal RAM_reg_n_44 : STD_LOGIC;
  signal RAM_reg_n_45 : STD_LOGIC;
  signal RAM_reg_n_46 : STD_LOGIC;
  signal RAM_reg_n_47 : STD_LOGIC;
  signal RAM_reg_n_48 : STD_LOGIC;
  signal RAM_reg_n_49 : STD_LOGIC;
  signal RAM_reg_n_50 : STD_LOGIC;
  signal RAM_reg_n_51 : STD_LOGIC;
  signal RAM_reg_n_52 : STD_LOGIC;
  signal \^dap_recv_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[0].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[0]_INST_0_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[10]_INST_0_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[11]_INST_0_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[12]_INST_0_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[13]_INST_0_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[14]_INST_0_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[15]_INST_0_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[16]_INST_0_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[17]_INST_0_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[18]_INST_0_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[19]_INST_0_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[1]_INST_0_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[20]_INST_0_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[21]_INST_0_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[22]_INST_0_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[23]_INST_0_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[24]_INST_0_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[25]_INST_0_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[26]_INST_0_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[27]_INST_0_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[28]_INST_0_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[29]_INST_0_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[2]_INST_0_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[30]_INST_0_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[31]_INST_0_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[3]_INST_0_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[4]_INST_0_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[5]_INST_0_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[6]_INST_0_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[7]_INST_0_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[8]_INST_0_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \S_AXI_2_RDATA[9]_INST_0_i_2\ : label is "soft_lutpair330";
begin
  RAM_reg_0(5 downto 0) <= \^ram_reg_0\(5 downto 0);
  dap_recv_buffer_select_reg <= \^dap_recv_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(3),
      ADDRBWRADDR(13 downto 12) => \^ram_reg_0\(5 downto 4),
      ADDRBWRADDR(11 downto 10) => ADDRBWRADDR(2 downto 1),
      ADDRBWRADDR(9 downto 6) => \^ram_reg_0\(3 downto 0),
      ADDRBWRADDR(5) => ADDRBWRADDR(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_2_ACLK,
      CLKBWRCLK => S_AXI_2_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => RAM_reg_n_21,
      DOADO(30) => RAM_reg_n_22,
      DOADO(29) => RAM_reg_n_23,
      DOADO(28) => RAM_reg_n_24,
      DOADO(27) => RAM_reg_n_25,
      DOADO(26) => RAM_reg_n_26,
      DOADO(25) => RAM_reg_n_27,
      DOADO(24) => RAM_reg_n_28,
      DOADO(23) => RAM_reg_n_29,
      DOADO(22) => RAM_reg_n_30,
      DOADO(21) => RAM_reg_n_31,
      DOADO(20) => RAM_reg_n_32,
      DOADO(19) => RAM_reg_n_33,
      DOADO(18) => RAM_reg_n_34,
      DOADO(17) => RAM_reg_n_35,
      DOADO(16) => RAM_reg_n_36,
      DOADO(15) => RAM_reg_n_37,
      DOADO(14) => RAM_reg_n_38,
      DOADO(13) => RAM_reg_n_39,
      DOADO(12) => RAM_reg_n_40,
      DOADO(11) => RAM_reg_n_41,
      DOADO(10) => RAM_reg_n_42,
      DOADO(9) => RAM_reg_n_43,
      DOADO(8) => RAM_reg_n_44,
      DOADO(7) => RAM_reg_n_45,
      DOADO(6) => RAM_reg_n_46,
      DOADO(5) => RAM_reg_n_47,
      DOADO(4) => RAM_reg_n_48,
      DOADO(3) => RAM_reg_n_49,
      DOADO(2) => RAM_reg_n_50,
      DOADO(1) => RAM_reg_n_51,
      DOADO(0) => RAM_reg_n_52,
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => \^wea\(3 downto 0)
    );
\RAM_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(5),
      I1 => S_AXI_2_ARADDR(5),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(5)
    );
\RAM_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(3),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(3)
    );
\RAM_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(4),
      I1 => S_AXI_2_ARADDR(4),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(4)
    );
\RAM_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(2),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(2)
    );
\RAM_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(1),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(1)
    );
\RAM_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_2_AWVALID,
      I3 => S_AXI_2_WVALID,
      I4 => S_AXI_2_WSTRB(0),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(0)
    );
\RAM_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(3),
      I1 => S_AXI_2_ARADDR(3),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(3)
    );
\RAM_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(2),
      I1 => S_AXI_2_ARADDR(2),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(2)
    );
\RAM_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(6),
      I1 => S_AXI_2_ARADDR(6),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => RAM_reg_1
    );
\RAM_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(1),
      I1 => S_AXI_2_ARADDR(1),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(1)
    );
\RAM_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_2_AWADDR(0),
      I1 => S_AXI_2_ARADDR(0),
      I2 => S_AXI_2_WVALID,
      I3 => S_AXI_2_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(0)
    );
\S_AXI_2_RDATA[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(0)
    );
\S_AXI_2_RDATA[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(10)
    );
\S_AXI_2_RDATA[11]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(11)
    );
\S_AXI_2_RDATA[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(12)
    );
\S_AXI_2_RDATA[13]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(13)
    );
\S_AXI_2_RDATA[14]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(14)
    );
\S_AXI_2_RDATA[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(15)
    );
\S_AXI_2_RDATA[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(16)
    );
\S_AXI_2_RDATA[17]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(17)
    );
\S_AXI_2_RDATA[18]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(18)
    );
\S_AXI_2_RDATA[19]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(19)
    );
\S_AXI_2_RDATA[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(1)
    );
\S_AXI_2_RDATA[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(20)
    );
\S_AXI_2_RDATA[21]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(21)
    );
\S_AXI_2_RDATA[22]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(22)
    );
\S_AXI_2_RDATA[23]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(23)
    );
\S_AXI_2_RDATA[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(24)
    );
\S_AXI_2_RDATA[25]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(25)
    );
\S_AXI_2_RDATA[26]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(26)
    );
\S_AXI_2_RDATA[27]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(27)
    );
\S_AXI_2_RDATA[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(28)
    );
\S_AXI_2_RDATA[29]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(29)
    );
\S_AXI_2_RDATA[2]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(2)
    );
\S_AXI_2_RDATA[30]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(30)
    );
\S_AXI_2_RDATA[31]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(31)
    );
\S_AXI_2_RDATA[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(3)
    );
\S_AXI_2_RDATA[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(4)
    );
\S_AXI_2_RDATA[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(5)
    );
\S_AXI_2_RDATA[6]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(6)
    );
\S_AXI_2_RDATA[7]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(7)
    );
\S_AXI_2_RDATA[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(8)
    );
\S_AXI_2_RDATA[9]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(9)
    );
\dap_recv_buffer_select_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08000000"
    )
        port map (
      I0 => S_AXI_2_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      I3 => axi_awready_reg_0,
      I4 => S_AXI_2_ARADDR(7),
      I5 => S_AXI_2_AWADDR(7),
      O => \^dap_recv_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5\ is
  port (
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_recv_buffer_select_reg : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    S_AXI_1_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_1_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5\ : entity is "rams_32b";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5\ is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal RAM_reg_n_21 : STD_LOGIC;
  signal RAM_reg_n_22 : STD_LOGIC;
  signal RAM_reg_n_23 : STD_LOGIC;
  signal RAM_reg_n_24 : STD_LOGIC;
  signal RAM_reg_n_25 : STD_LOGIC;
  signal RAM_reg_n_26 : STD_LOGIC;
  signal RAM_reg_n_27 : STD_LOGIC;
  signal RAM_reg_n_28 : STD_LOGIC;
  signal RAM_reg_n_29 : STD_LOGIC;
  signal RAM_reg_n_30 : STD_LOGIC;
  signal RAM_reg_n_31 : STD_LOGIC;
  signal RAM_reg_n_32 : STD_LOGIC;
  signal RAM_reg_n_33 : STD_LOGIC;
  signal RAM_reg_n_34 : STD_LOGIC;
  signal RAM_reg_n_35 : STD_LOGIC;
  signal RAM_reg_n_36 : STD_LOGIC;
  signal RAM_reg_n_37 : STD_LOGIC;
  signal RAM_reg_n_38 : STD_LOGIC;
  signal RAM_reg_n_39 : STD_LOGIC;
  signal RAM_reg_n_40 : STD_LOGIC;
  signal RAM_reg_n_41 : STD_LOGIC;
  signal RAM_reg_n_42 : STD_LOGIC;
  signal RAM_reg_n_43 : STD_LOGIC;
  signal RAM_reg_n_44 : STD_LOGIC;
  signal RAM_reg_n_45 : STD_LOGIC;
  signal RAM_reg_n_46 : STD_LOGIC;
  signal RAM_reg_n_47 : STD_LOGIC;
  signal RAM_reg_n_48 : STD_LOGIC;
  signal RAM_reg_n_49 : STD_LOGIC;
  signal RAM_reg_n_50 : STD_LOGIC;
  signal RAM_reg_n_51 : STD_LOGIC;
  signal RAM_reg_n_52 : STD_LOGIC;
  signal \^dap_recv_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[1].UY[0].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[0]_INST_0_i_2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[10]_INST_0_i_2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[11]_INST_0_i_2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[12]_INST_0_i_2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[13]_INST_0_i_2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[14]_INST_0_i_2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[15]_INST_0_i_2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[16]_INST_0_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[17]_INST_0_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[18]_INST_0_i_2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[19]_INST_0_i_2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[1]_INST_0_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[20]_INST_0_i_2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[21]_INST_0_i_2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[22]_INST_0_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[23]_INST_0_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[24]_INST_0_i_2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[25]_INST_0_i_2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[26]_INST_0_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[27]_INST_0_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[28]_INST_0_i_2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[29]_INST_0_i_2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[2]_INST_0_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[30]_INST_0_i_2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[31]_INST_0_i_2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[3]_INST_0_i_2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[4]_INST_0_i_2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[5]_INST_0_i_2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[6]_INST_0_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[7]_INST_0_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[8]_INST_0_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \S_AXI_1_RDATA[9]_INST_0_i_2\ : label is "soft_lutpair466";
begin
  RAM_reg_0(5 downto 0) <= \^ram_reg_0\(5 downto 0);
  dap_recv_buffer_select_reg <= \^dap_recv_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(3),
      ADDRBWRADDR(13 downto 12) => \^ram_reg_0\(5 downto 4),
      ADDRBWRADDR(11 downto 10) => ADDRBWRADDR(2 downto 1),
      ADDRBWRADDR(9 downto 6) => \^ram_reg_0\(3 downto 0),
      ADDRBWRADDR(5) => ADDRBWRADDR(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_1_ACLK,
      CLKBWRCLK => S_AXI_1_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => RAM_reg_n_21,
      DOADO(30) => RAM_reg_n_22,
      DOADO(29) => RAM_reg_n_23,
      DOADO(28) => RAM_reg_n_24,
      DOADO(27) => RAM_reg_n_25,
      DOADO(26) => RAM_reg_n_26,
      DOADO(25) => RAM_reg_n_27,
      DOADO(24) => RAM_reg_n_28,
      DOADO(23) => RAM_reg_n_29,
      DOADO(22) => RAM_reg_n_30,
      DOADO(21) => RAM_reg_n_31,
      DOADO(20) => RAM_reg_n_32,
      DOADO(19) => RAM_reg_n_33,
      DOADO(18) => RAM_reg_n_34,
      DOADO(17) => RAM_reg_n_35,
      DOADO(16) => RAM_reg_n_36,
      DOADO(15) => RAM_reg_n_37,
      DOADO(14) => RAM_reg_n_38,
      DOADO(13) => RAM_reg_n_39,
      DOADO(12) => RAM_reg_n_40,
      DOADO(11) => RAM_reg_n_41,
      DOADO(10) => RAM_reg_n_42,
      DOADO(9) => RAM_reg_n_43,
      DOADO(8) => RAM_reg_n_44,
      DOADO(7) => RAM_reg_n_45,
      DOADO(6) => RAM_reg_n_46,
      DOADO(5) => RAM_reg_n_47,
      DOADO(4) => RAM_reg_n_48,
      DOADO(3) => RAM_reg_n_49,
      DOADO(2) => RAM_reg_n_50,
      DOADO(1) => RAM_reg_n_51,
      DOADO(0) => RAM_reg_n_52,
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => \^wea\(3 downto 0)
    );
\RAM_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(5),
      I1 => S_AXI_1_ARADDR(5),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(5)
    );
\RAM_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(3),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(3)
    );
\RAM_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(4),
      I1 => S_AXI_1_ARADDR(4),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(4)
    );
\RAM_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(2),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(2)
    );
\RAM_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(1),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(1)
    );
\RAM_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_1_AWVALID,
      I3 => S_AXI_1_WVALID,
      I4 => S_AXI_1_WSTRB(0),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(0)
    );
\RAM_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(3),
      I1 => S_AXI_1_ARADDR(3),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(3)
    );
\RAM_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(2),
      I1 => S_AXI_1_ARADDR(2),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(2)
    );
\RAM_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(6),
      I1 => S_AXI_1_ARADDR(6),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => RAM_reg_1
    );
\RAM_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(1),
      I1 => S_AXI_1_ARADDR(1),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(1)
    );
\RAM_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_1_AWADDR(0),
      I1 => S_AXI_1_ARADDR(0),
      I2 => S_AXI_1_WVALID,
      I3 => S_AXI_1_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(0)
    );
\S_AXI_1_RDATA[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(0)
    );
\S_AXI_1_RDATA[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(10)
    );
\S_AXI_1_RDATA[11]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(11)
    );
\S_AXI_1_RDATA[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(12)
    );
\S_AXI_1_RDATA[13]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(13)
    );
\S_AXI_1_RDATA[14]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(14)
    );
\S_AXI_1_RDATA[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(15)
    );
\S_AXI_1_RDATA[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(16)
    );
\S_AXI_1_RDATA[17]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(17)
    );
\S_AXI_1_RDATA[18]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(18)
    );
\S_AXI_1_RDATA[19]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(19)
    );
\S_AXI_1_RDATA[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(1)
    );
\S_AXI_1_RDATA[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(20)
    );
\S_AXI_1_RDATA[21]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(21)
    );
\S_AXI_1_RDATA[22]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(22)
    );
\S_AXI_1_RDATA[23]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(23)
    );
\S_AXI_1_RDATA[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(24)
    );
\S_AXI_1_RDATA[25]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(25)
    );
\S_AXI_1_RDATA[26]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(26)
    );
\S_AXI_1_RDATA[27]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(27)
    );
\S_AXI_1_RDATA[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(28)
    );
\S_AXI_1_RDATA[29]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(29)
    );
\S_AXI_1_RDATA[2]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(2)
    );
\S_AXI_1_RDATA[30]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(30)
    );
\S_AXI_1_RDATA[31]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(31)
    );
\S_AXI_1_RDATA[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(3)
    );
\S_AXI_1_RDATA[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(4)
    );
\S_AXI_1_RDATA[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(5)
    );
\S_AXI_1_RDATA[6]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(6)
    );
\S_AXI_1_RDATA[7]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(7)
    );
\S_AXI_1_RDATA[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(8)
    );
\S_AXI_1_RDATA[9]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(9)
    );
\dap_recv_buffer_select_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08000000"
    )
        port map (
      I0 => S_AXI_1_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      I3 => axi_awready_reg_0,
      I4 => S_AXI_1_ARADDR(7),
      I5 => S_AXI_1_AWADDR(7),
      O => \^dap_recv_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7\ is
  port (
    RAM_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dap_recv_buffer_select_reg : out STD_LOGIC;
    RAM_reg_1 : out STD_LOGIC;
    S_AXI_3_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    delayed_read_a : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_3_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7\ : entity is "rams_32b";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7\ is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RAM_reg_n_21 : STD_LOGIC;
  signal RAM_reg_n_22 : STD_LOGIC;
  signal RAM_reg_n_23 : STD_LOGIC;
  signal RAM_reg_n_24 : STD_LOGIC;
  signal RAM_reg_n_25 : STD_LOGIC;
  signal RAM_reg_n_26 : STD_LOGIC;
  signal RAM_reg_n_27 : STD_LOGIC;
  signal RAM_reg_n_28 : STD_LOGIC;
  signal RAM_reg_n_29 : STD_LOGIC;
  signal RAM_reg_n_30 : STD_LOGIC;
  signal RAM_reg_n_31 : STD_LOGIC;
  signal RAM_reg_n_32 : STD_LOGIC;
  signal RAM_reg_n_33 : STD_LOGIC;
  signal RAM_reg_n_34 : STD_LOGIC;
  signal RAM_reg_n_35 : STD_LOGIC;
  signal RAM_reg_n_36 : STD_LOGIC;
  signal RAM_reg_n_37 : STD_LOGIC;
  signal RAM_reg_n_38 : STD_LOGIC;
  signal RAM_reg_n_39 : STD_LOGIC;
  signal RAM_reg_n_40 : STD_LOGIC;
  signal RAM_reg_n_41 : STD_LOGIC;
  signal RAM_reg_n_42 : STD_LOGIC;
  signal RAM_reg_n_43 : STD_LOGIC;
  signal RAM_reg_n_44 : STD_LOGIC;
  signal RAM_reg_n_45 : STD_LOGIC;
  signal RAM_reg_n_46 : STD_LOGIC;
  signal RAM_reg_n_47 : STD_LOGIC;
  signal RAM_reg_n_48 : STD_LOGIC;
  signal RAM_reg_n_49 : STD_LOGIC;
  signal RAM_reg_n_50 : STD_LOGIC;
  signal RAM_reg_n_51 : STD_LOGIC;
  signal RAM_reg_n_52 : STD_LOGIC;
  signal \^dap_recv_buffer_select_reg\ : STD_LOGIC;
  signal internal_readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAM_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of RAM_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "UX[1].UY[1].UZ[0].URNI/USER_LOGIC/recv_buffer/RAM[0].U/RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[0]_INST_0_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[10]_INST_0_i_2\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[11]_INST_0_i_2\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[12]_INST_0_i_2\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[13]_INST_0_i_2\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[14]_INST_0_i_2\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[15]_INST_0_i_2\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[16]_INST_0_i_2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[17]_INST_0_i_2\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[18]_INST_0_i_2\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[19]_INST_0_i_2\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[1]_INST_0_i_2\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[20]_INST_0_i_2\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[21]_INST_0_i_2\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[22]_INST_0_i_2\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[23]_INST_0_i_2\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[24]_INST_0_i_2\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[25]_INST_0_i_2\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[26]_INST_0_i_2\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[27]_INST_0_i_2\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[28]_INST_0_i_2\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[29]_INST_0_i_2\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[2]_INST_0_i_2\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[30]_INST_0_i_2\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[31]_INST_0_i_2\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[3]_INST_0_i_2\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[4]_INST_0_i_2\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[5]_INST_0_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[6]_INST_0_i_2\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[7]_INST_0_i_2\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[8]_INST_0_i_2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \S_AXI_3_RDATA[9]_INST_0_i_2\ : label is "soft_lutpair600";
begin
  RAM_reg_0(3 downto 0) <= \^ram_reg_0\(3 downto 0);
  dap_recv_buffer_select_reg <= \^dap_recv_buffer_select_reg\;
RAM_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(5),
      ADDRBWRADDR(13 downto 12) => \^ram_reg_0\(3 downto 2),
      ADDRBWRADDR(11 downto 10) => ADDRBWRADDR(4 downto 3),
      ADDRBWRADDR(9) => \^ram_reg_0\(1),
      ADDRBWRADDR(8 downto 7) => ADDRBWRADDR(2 downto 1),
      ADDRBWRADDR(6) => \^ram_reg_0\(0),
      ADDRBWRADDR(5) => ADDRBWRADDR(0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_RAM_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAM_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => S_AXI_3_ACLK,
      CLKBWRCLK => S_AXI_3_ACLK,
      DBITERR => NLW_RAM_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      DIBDI(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => RAM_reg_n_21,
      DOADO(30) => RAM_reg_n_22,
      DOADO(29) => RAM_reg_n_23,
      DOADO(28) => RAM_reg_n_24,
      DOADO(27) => RAM_reg_n_25,
      DOADO(26) => RAM_reg_n_26,
      DOADO(25) => RAM_reg_n_27,
      DOADO(24) => RAM_reg_n_28,
      DOADO(23) => RAM_reg_n_29,
      DOADO(22) => RAM_reg_n_30,
      DOADO(21) => RAM_reg_n_31,
      DOADO(20) => RAM_reg_n_32,
      DOADO(19) => RAM_reg_n_33,
      DOADO(18) => RAM_reg_n_34,
      DOADO(17) => RAM_reg_n_35,
      DOADO(16) => RAM_reg_n_36,
      DOADO(15) => RAM_reg_n_37,
      DOADO(14) => RAM_reg_n_38,
      DOADO(13) => RAM_reg_n_39,
      DOADO(12) => RAM_reg_n_40,
      DOADO(11) => RAM_reg_n_41,
      DOADO(10) => RAM_reg_n_42,
      DOADO(9) => RAM_reg_n_43,
      DOADO(8) => RAM_reg_n_44,
      DOADO(7) => RAM_reg_n_45,
      DOADO(6) => RAM_reg_n_46,
      DOADO(5) => RAM_reg_n_47,
      DOADO(4) => RAM_reg_n_48,
      DOADO(3) => RAM_reg_n_49,
      DOADO(2) => RAM_reg_n_50,
      DOADO(1) => RAM_reg_n_51,
      DOADO(0) => RAM_reg_n_52,
      DOBDO(31 downto 0) => internal_readdata_a(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAM_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_RAM_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_RAM_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_RAM_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_RAM_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => \^wea\(3 downto 0)
    );
\RAM_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(3),
      I1 => S_AXI_3_ARADDR(3),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(3)
    );
\RAM_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(3),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(3)
    );
\RAM_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(2),
      I1 => S_AXI_3_ARADDR(2),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(2)
    );
\RAM_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(2),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(2)
    );
\RAM_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(1),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(1)
    );
\RAM_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wready_reg,
      I1 => axi_awready_reg,
      I2 => S_AXI_3_AWVALID,
      I3 => S_AXI_3_WVALID,
      I4 => S_AXI_3_WSTRB(0),
      I5 => \^dap_recv_buffer_select_reg\,
      O => \^wea\(0)
    );
\RAM_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(1),
      I1 => S_AXI_3_ARADDR(1),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(1)
    );
\RAM_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(4),
      I1 => S_AXI_3_ARADDR(4),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => RAM_reg_1
    );
\RAM_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCCCCCCCCCCCCC"
    )
        port map (
      I0 => S_AXI_3_AWADDR(0),
      I1 => S_AXI_3_ARADDR(0),
      I2 => S_AXI_3_WVALID,
      I3 => S_AXI_3_AWVALID,
      I4 => axi_awready_reg,
      I5 => axi_wready_reg,
      O => \^ram_reg_0\(0)
    );
\S_AXI_3_RDATA[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(0),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(0)
    );
\S_AXI_3_RDATA[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(10),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(10)
    );
\S_AXI_3_RDATA[11]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(11),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(11)
    );
\S_AXI_3_RDATA[12]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(12),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(12)
    );
\S_AXI_3_RDATA[13]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(13),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(13)
    );
\S_AXI_3_RDATA[14]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(14),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(14)
    );
\S_AXI_3_RDATA[15]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(15),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(15)
    );
\S_AXI_3_RDATA[16]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(16),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(16)
    );
\S_AXI_3_RDATA[17]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(17),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(17)
    );
\S_AXI_3_RDATA[18]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(18),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(18)
    );
\S_AXI_3_RDATA[19]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(19),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(19)
    );
\S_AXI_3_RDATA[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(1),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(1)
    );
\S_AXI_3_RDATA[20]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(20),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(20)
    );
\S_AXI_3_RDATA[21]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(21),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(21)
    );
\S_AXI_3_RDATA[22]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(22),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(22)
    );
\S_AXI_3_RDATA[23]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(23),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(23)
    );
\S_AXI_3_RDATA[24]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(24),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(24)
    );
\S_AXI_3_RDATA[25]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(25),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(25)
    );
\S_AXI_3_RDATA[26]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(26),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(26)
    );
\S_AXI_3_RDATA[27]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(27),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(27)
    );
\S_AXI_3_RDATA[28]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(28),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(28)
    );
\S_AXI_3_RDATA[29]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(29),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(29)
    );
\S_AXI_3_RDATA[2]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(2),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(2)
    );
\S_AXI_3_RDATA[30]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(30),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(30)
    );
\S_AXI_3_RDATA[31]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(31),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(31)
    );
\S_AXI_3_RDATA[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(3),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(3)
    );
\S_AXI_3_RDATA[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(4),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(4)
    );
\S_AXI_3_RDATA[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(5),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(5)
    );
\S_AXI_3_RDATA[6]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(6),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(6)
    );
\S_AXI_3_RDATA[7]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(7),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(7)
    );
\S_AXI_3_RDATA[8]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(8),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(8)
    );
\S_AXI_3_RDATA[9]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_readdata_a(9),
      I1 => delayed_read_a,
      O => recv_buffer_readdata1(9)
    );
\dap_recv_buffer_select_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF00FF08000000"
    )
        port map (
      I0 => S_AXI_3_ARVALID,
      I1 => axi_arready_reg,
      I2 => axi_rvalid_reg,
      I3 => axi_awready_reg_0,
      I4 => S_AXI_3_ARADDR(5),
      I5 => S_AXI_3_AWADDR(5),
      O => \^dap_recv_buffer_select_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch is
  port (
    \channel_status_reg[3][0]\ : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    write_R : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \msg_length_reg_reg[4][6]\ : out STD_LOGIC;
    \msg_length_reg_reg[0][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[5][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[1][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][6]_0\ : out STD_LOGIC;
    \msg_length_reg_reg[2][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[7][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[3][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    channel_nr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[6][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_state_reg[1]\ : out STD_LOGIC;
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \Outport[6]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    read_R : out STD_LOGIC_VECTOR ( 0 to 0 );
    recv_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]\ : in STD_LOGIC;
    \toggle_bits_noc_side_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_ARESETN : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    \mem_reg[45]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\ : in STD_LOGIC;
    toggle_address_noc_side : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Outport[1]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch is
  signal \Q[2]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \Q[6]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal ctrl_cycle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_cycle[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_cycle[1]_i_1__0_n_0\ : STD_LOGIC;
  signal load_enable : STD_LOGIC;
  signal \next_outport[0]_12\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[2]_13\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[6]_14\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_switch_matrix[6]_11\ : STD_LOGIC;
  signal \next_switch_matrix_reg[0]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[2]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[4]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[5]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[6]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pres_switch_matrix_reg[0]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[2]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[6]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_R_i_1__2_n_0\ : STD_LOGIC;
  signal read_R_i_2_n_0 : STD_LOGIC;
  signal read_R_i_3_n_0 : STD_LOGIC;
  signal \recv[0].dir_n_0\ : STD_LOGIC;
  signal \recv[0].dir_n_1\ : STD_LOGIC;
  signal \recv[0].dir_n_61\ : STD_LOGIC;
  signal \recv[0].dir_n_62\ : STD_LOGIC;
  signal \recv[0].dir_n_63\ : STD_LOGIC;
  signal \recv[0].dir_n_64\ : STD_LOGIC;
  signal \recv[2].dir_n_0\ : STD_LOGIC;
  signal \recv[2].dir_n_60\ : STD_LOGIC;
  signal \recv[2].dir_n_61\ : STD_LOGIC;
  signal \recv[6].dir_n_0\ : STD_LOGIC;
  signal \recv[6].dir_n_60\ : STD_LOGIC;
  signal \recv[6].dir_n_62\ : STD_LOGIC;
  signal \^write_r\ : STD_LOGIC;
  signal \xmit[6].dir_n_83\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl_cycle[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \read_R_i_1__2\ : label is "soft_lutpair19";
begin
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  write_R <= \^write_r\;
\channel_status[0][1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_status_reg[1][1]\,
      I1 => recv_state(0),
      O => \channel_status_reg[3][0]\
    );
\channel_status[1][1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_r\,
      I1 => \mem_address_reg[8]\,
      O => \^channel_status_reg[1][1]\
    );
\ctrl_cycle[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      O => \ctrl_cycle[0]_i_1__0_n_0\
    );
\ctrl_cycle[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \ctrl_cycle[1]_i_1__0_n_0\
    );
\ctrl_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[0]_i_1__0_n_0\,
      Q => ctrl_cycle(0),
      R => SR(0)
    );
\ctrl_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[1]_i_1__0_n_0\,
      Q => ctrl_cycle(1),
      R => SR(0)
    );
\next_switch_matrix[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \next_switch_matrix[6]_11\
    );
\next_switch_matrix_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[6].dir_n_60\,
      Q => \next_switch_matrix_reg[0]__0__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[0].dir_n_1\,
      Q => \next_switch_matrix_reg[0]__0__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[0].dir_n_0\,
      Q => \next_switch_matrix_reg[0]__0__0\(2),
      S => SR(0)
    );
\next_switch_matrix_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[6].dir_n_0\,
      Q => \next_switch_matrix_reg[2]__0__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[0].dir_n_62\,
      Q => \next_switch_matrix_reg[2]__0__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[0].dir_n_61\,
      Q => \next_switch_matrix_reg[2]__0__0\(2),
      S => SR(0)
    );
\next_switch_matrix_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => '1',
      Q => \next_switch_matrix_reg[4]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[5][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => '1',
      Q => \next_switch_matrix_reg[5]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[6].dir_n_62\,
      Q => \next_switch_matrix_reg[6]__0__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[0].dir_n_64\,
      Q => \next_switch_matrix_reg[6]__0__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_11\,
      D => \recv[0].dir_n_63\,
      Q => \next_switch_matrix_reg[6]__0__0\(2),
      S => SR(0)
    );
\pres_switch_matrix[0][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \pres_switch_matrix[0][2]_i_1__0_n_0\
    );
\pres_switch_matrix_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[0]__0__0\(0),
      Q => \pres_switch_matrix_reg[0]__0__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[0]__0__0\(1),
      Q => \pres_switch_matrix_reg[0]__0__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[0]__0__0\(2),
      Q => \pres_switch_matrix_reg[0]__0__0\(2),
      S => SR(0)
    );
\pres_switch_matrix_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[2]__0__0\(0),
      Q => \pres_switch_matrix_reg[2]__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[2]__0__0\(1),
      Q => \pres_switch_matrix_reg[2]__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[2]__0__0\(2),
      Q => \pres_switch_matrix_reg[2]__0\(2),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[6]__0__0\(0),
      Q => \pres_switch_matrix_reg[6]__0__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[6]__0__0\(1),
      Q => \pres_switch_matrix_reg[6]__0__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[6]__0__0\(2),
      Q => \pres_switch_matrix_reg[6]__0__0\(2),
      S => SR(0)
    );
\read_R_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30303010"
    )
        port map (
      I0 => \next_switch_matrix_reg[4]__0\(0),
      I1 => ctrl_cycle(1),
      I2 => ctrl_cycle(0),
      I3 => read_R_i_2_n_0,
      I4 => read_R_i_3_n_0,
      O => \read_R_i_1__2_n_0\
    );
read_R_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7555"
    )
        port map (
      I0 => \next_switch_matrix_reg[5]__0\(0),
      I1 => \next_switch_matrix_reg[6]__0__0\(0),
      I2 => \next_switch_matrix_reg[6]__0__0\(2),
      I3 => \next_switch_matrix_reg[6]__0__0\(1),
      O => read_R_i_2_n_0
    );
read_R_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \next_switch_matrix_reg[0]__0__0\(0),
      I1 => \next_switch_matrix_reg[0]__0__0\(2),
      I2 => \next_switch_matrix_reg[0]__0__0\(1),
      I3 => \next_switch_matrix_reg[2]__0__0\(0),
      I4 => \next_switch_matrix_reg[2]__0__0\(2),
      I5 => \next_switch_matrix_reg[2]__0__0\(1),
      O => read_R_i_3_n_0
    );
read_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \read_R_i_1__2_n_0\,
      Q => read_R(0),
      R => SR(0)
    );
\recv[0].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv
     port map (
      D(1) => \recv[0].dir_n_0\,
      D(0) => \recv[0].dir_n_1\,
      E(0) => load_enable,
      \G0.mem_reg[64]_0\(58 downto 34) => \Q[2]__0\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \Q[2]__0\(33 downto 0),
      \G0.mem_reg[64]_1\(58 downto 34) => \Q[6]__0\(64 downto 40),
      \G0.mem_reg[64]_1\(33 downto 0) => \Q[6]__0\(33 downto 0),
      \Outport[1]\(58 downto 0) => \Outport[1]\(58 downto 0),
      Q(58 downto 34) => Q_0(64 downto 40),
      Q(33 downto 0) => Q_0(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \mem_reg[64]\(58 downto 34) => \next_outport[0]_12\(64 downto 40),
      \mem_reg[64]\(33 downto 0) => \next_outport[0]_12\(33 downto 0),
      \mem_reg[64]_0\(58 downto 34) => \next_outport[2]_13\(64 downto 40),
      \mem_reg[64]_0\(33 downto 0) => \next_outport[2]_13\(33 downto 0),
      \next_switch_matrix_reg[2][2]\(1) => \recv[0].dir_n_61\,
      \next_switch_matrix_reg[2][2]\(0) => \recv[0].dir_n_62\,
      \next_switch_matrix_reg[6][2]\(1) => \recv[0].dir_n_63\,
      \next_switch_matrix_reg[6][2]\(0) => \recv[0].dir_n_64\,
      \pres_switch_matrix_reg[0][2]\(2 downto 0) => \pres_switch_matrix_reg[0]__0__0\(2 downto 0),
      \pres_switch_matrix_reg[2][2]\(2 downto 0) => \pres_switch_matrix_reg[2]__0\(2 downto 0)
    );
\recv[2].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_14
     port map (
      E(0) => load_enable,
      \G0.mem_reg[64]_0\(2) => Q_0(64),
      \G0.mem_reg[64]_0\(1 downto 0) => Q_0(33 downto 32),
      Q(58 downto 34) => \Q[2]__0\(64 downto 40),
      Q(33 downto 0) => \Q[2]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \mem_reg[64]\(58 downto 0) => \mem_reg[64]\(58 downto 0),
      \next_switch_matrix_reg[0][0]\ => \recv[2].dir_n_60\,
      \next_switch_matrix_reg[2][0]\ => \recv[2].dir_n_61\,
      \next_switch_matrix_reg[6][0]\ => \recv[2].dir_n_0\
    );
\recv[6].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv_15
     port map (
      D(0) => \recv[6].dir_n_0\,
      E(0) => load_enable,
      \G0.mem_reg[32]_0\ => \recv[2].dir_n_0\,
      \G0.mem_reg[33]_0\ => \recv[2].dir_n_60\,
      \G0.mem_reg[33]_1\ => \recv[2].dir_n_61\,
      \G0.mem_reg[64]_0\(57 downto 33) => Q_0(64 downto 40),
      \G0.mem_reg[64]_0\(32) => Q_0(33),
      \G0.mem_reg[64]_0\(31 downto 0) => Q_0(31 downto 0),
      \G0.mem_reg[64]_1\(56 downto 32) => \Q[2]__0\(64 downto 40),
      \G0.mem_reg[64]_1\(31 downto 0) => \Q[2]__0\(31 downto 0),
      Q(58 downto 34) => \Q[6]__0\(64 downto 40),
      Q(33 downto 0) => \Q[6]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \ctrl_cycle_reg[1]\(1 downto 0) => ctrl_cycle(1 downto 0),
      \mem_reg[64]\(56 downto 32) => \next_outport[6]_14\(64 downto 40),
      \mem_reg[64]\(31 downto 0) => \next_outport[6]_14\(31 downto 0),
      \next_switch_matrix_reg[0][0]\(0) => \recv[6].dir_n_60\,
      \next_switch_matrix_reg[6][0]\(0) => \recv[6].dir_n_62\,
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]\(58 downto 0),
      \pres_switch_matrix_reg[6][2]\(2 downto 0) => \pres_switch_matrix_reg[6]__0__0\(2 downto 0)
    );
write_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \xmit[6].dir_n_83\,
      Q => \^write_r\,
      R => '0'
    );
\xmit[0].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_16
     port map (
      D(58 downto 34) => \next_outport[0]_12\(64 downto 40),
      D(33 downto 0) => \next_outport[0]_12\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[2].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_17
     port map (
      D(58 downto 34) => \next_outport[2]_13\(64 downto 40),
      D(33 downto 0) => \next_outport[2]_13\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]_0\(58 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[6].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_18
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \G0.mem_reg[64]\(56 downto 32) => \next_outport[6]_14\(64 downto 40),
      \G0.mem_reg[64]\(31 downto 0) => \next_outport[6]_14\(31 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2 downto 0),
      \Outport[6]\(37 downto 0) => \Outport[6]\(37 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      channel_nr(0) => channel_nr(0),
      \ctrl_cycle_reg[0]\(0) => load_enable,
      \ctrl_cycle_reg[1]\(1 downto 0) => ctrl_cycle(1 downto 0),
      \mem_reg[45]_0\ => \mem_reg[45]\,
      \msg_length_reg_reg[0][6]\(0) => \msg_length_reg_reg[0][6]\(0),
      \msg_length_reg_reg[1][6]\(0) => \msg_length_reg_reg[1][6]\(0),
      \msg_length_reg_reg[2][6]\(0) => \msg_length_reg_reg[2][6]\(0),
      \msg_length_reg_reg[3][6]\(0) => \msg_length_reg_reg[3][6]\(0),
      \msg_length_reg_reg[4][6]\ => \msg_length_reg_reg[4][6]\,
      \msg_length_reg_reg[5][6]\(0) => \msg_length_reg_reg[5][6]\(0),
      \msg_length_reg_reg[6][6]\(0) => \msg_length_reg_reg[6][6]\(0),
      \msg_length_reg_reg[7][6]\(0) => \msg_length_reg_reg[7][6]\(0),
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\ => \recv_address_reg[7]_0\,
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_0\,
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_2\,
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_3\,
      \recv_counter_reg[2][6]\(0) => \recv_counter_reg[2][6]\(0),
      \recv_counter_reg[2][6]_0\ => \recv_counter_reg[2][6]_0\,
      recv_state(1 downto 0) => recv_state(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      \recv_state_reg[1]\ => \recv_state_reg[1]\,
      toggle_address_noc_side(0) => toggle_address_noc_side(0),
      \toggle_bits_noc_side_reg[2]\(0) => \toggle_bits_noc_side_reg[2]\(0),
      write_R_reg => \xmit[6].dir_n_83\,
      write_R_reg_0 => write_R_reg_0,
      write_R_reg_1 => \^write_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1\ is
  port (
    \channel_status_reg[3][0]\ : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    write_R : out STD_LOGIC;
    \recv_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    read_R : out STD_LOGIC_VECTOR ( 0 to 0 );
    recv_state_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]\ : in STD_LOGIC;
    channel_nr_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_reg[41]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    \Outport[3]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1\ : entity is "NoC_Mesh_3D_Nostrum_Switch";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1\ is
  signal \Q[1]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \Q[2]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \Q[6]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal ctrl_cycle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_cycle[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ctrl_cycle[1]_i_1__1_n_0\ : STD_LOGIC;
  signal load_enable : STD_LOGIC;
  signal \next_outport[1]_20\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[2]_21\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[6]_22\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_switch_matrix[6]_19\ : STD_LOGIC;
  signal \next_switch_matrix_reg[0]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[1]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[2]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[3]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[4]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \pres_switch_matrix_reg[1]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[2]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_R_i_1_n_0 : STD_LOGIC;
  signal \read_R_i_2__0_n_0\ : STD_LOGIC;
  signal \read_R_i_3__0_n_0\ : STD_LOGIC;
  signal read_R_i_4_n_0 : STD_LOGIC;
  signal read_R_i_5_n_0 : STD_LOGIC;
  signal \recv[1].dir_n_0\ : STD_LOGIC;
  signal \recv[1].dir_n_60\ : STD_LOGIC;
  signal \recv[1].dir_n_61\ : STD_LOGIC;
  signal \recv[1].dir_n_62\ : STD_LOGIC;
  signal \recv[1].dir_n_63\ : STD_LOGIC;
  signal \recv[1].dir_n_64\ : STD_LOGIC;
  signal \recv[1].dir_n_65\ : STD_LOGIC;
  signal \recv[1].dir_n_66\ : STD_LOGIC;
  signal \recv[2].dir_n_0\ : STD_LOGIC;
  signal \recv[2].dir_n_60\ : STD_LOGIC;
  signal \recv[2].dir_n_61\ : STD_LOGIC;
  signal \recv[6].dir_n_59\ : STD_LOGIC;
  signal \recv[6].dir_n_60\ : STD_LOGIC;
  signal \recv[6].dir_n_62\ : STD_LOGIC;
  signal \recv[6].dir_n_63\ : STD_LOGIC;
  signal \^write_r\ : STD_LOGIC;
  signal \xmit[6].dir_n_72\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl_cycle[0]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ctrl_cycle[1]_i_1__1\ : label is "soft_lutpair46";
begin
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  write_R <= \^write_r\;
\channel_status[0][1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_status_reg[1][1]\,
      I1 => recv_state_1(0),
      O => \channel_status_reg[3][0]\
    );
\channel_status[1][1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_r\,
      I1 => \mem_address_reg[8]\,
      O => \^channel_status_reg[1][1]\
    );
\ctrl_cycle[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      O => \ctrl_cycle[0]_i_1__1_n_0\
    );
\ctrl_cycle[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \ctrl_cycle[1]_i_1__1_n_0\
    );
\ctrl_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[0]_i_1__1_n_0\,
      Q => ctrl_cycle(0),
      R => SR(0)
    );
\ctrl_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[1]_i_1__1_n_0\,
      Q => ctrl_cycle(1),
      R => SR(0)
    );
\next_switch_matrix[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \next_switch_matrix[6]_19\
    );
\next_switch_matrix_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => '1',
      Q => \next_switch_matrix_reg[0]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[6].dir_n_62\,
      Q => \next_switch_matrix_reg[1]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[1].dir_n_66\,
      Q => \next_switch_matrix_reg[1]__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[2].dir_n_60\,
      Q => \next_switch_matrix_reg[1]__0\(2),
      S => SR(0)
    );
\next_switch_matrix_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[6].dir_n_63\,
      Q => \next_switch_matrix_reg[2]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[1].dir_n_64\,
      Q => \next_switch_matrix_reg[2]__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[1].dir_n_60\,
      Q => \next_switch_matrix_reg[2]__0\(2),
      S => SR(0)
    );
\next_switch_matrix_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[6].dir_n_60\,
      Q => \next_switch_matrix_reg[3]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => '1',
      Q => \next_switch_matrix_reg[4]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[6].dir_n_59\,
      Q => \next_switch_matrix_reg[6]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[1].dir_n_65\,
      Q => \next_switch_matrix_reg[6]__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_19\,
      D => \recv[2].dir_n_61\,
      Q => \next_switch_matrix_reg[6]__0\(2),
      S => SR(0)
    );
\pres_switch_matrix[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \pres_switch_matrix[1][2]_i_1_n_0\
    );
\pres_switch_matrix_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[1]__0\(0),
      Q => \pres_switch_matrix_reg[1]__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[1]__0\(1),
      Q => \pres_switch_matrix_reg[1]__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[1]__0\(2),
      Q => \pres_switch_matrix_reg[1]__0\(2),
      S => SR(0)
    );
\pres_switch_matrix_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[2]__0\(0),
      Q => \pres_switch_matrix_reg[2]__0__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[2]__0\(1),
      Q => \pres_switch_matrix_reg[2]__0__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[2][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[2]__0\(2),
      Q => \pres_switch_matrix_reg[2]__0__0\(2),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[6]__0\(0),
      Q => \pres_switch_matrix_reg[6]__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[6]__0\(1),
      Q => \pres_switch_matrix_reg[6]__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[6]__0\(2),
      Q => \pres_switch_matrix_reg[6]__0\(2),
      S => SR(0)
    );
read_R_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => ctrl_cycle(1),
      I1 => ctrl_cycle(0),
      I2 => \read_R_i_2__0_n_0\,
      I3 => \read_R_i_3__0_n_0\,
      I4 => read_R_i_4_n_0,
      I5 => read_R_i_5_n_0,
      O => read_R_i_1_n_0
    );
\read_R_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \next_switch_matrix_reg[3]__0\(0),
      I1 => \next_switch_matrix_reg[4]__0\(0),
      O => \read_R_i_2__0_n_0\
    );
\read_R_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \next_switch_matrix_reg[6]__0\(0),
      I1 => \next_switch_matrix_reg[6]__0\(2),
      I2 => \next_switch_matrix_reg[6]__0\(1),
      O => \read_R_i_3__0_n_0\
    );
read_R_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \next_switch_matrix_reg[1]__0\(1),
      I1 => \next_switch_matrix_reg[1]__0\(2),
      I2 => \next_switch_matrix_reg[1]__0\(0),
      O => read_R_i_4_n_0
    );
read_R_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7555"
    )
        port map (
      I0 => \next_switch_matrix_reg[0]__0\(0),
      I1 => \next_switch_matrix_reg[2]__0\(0),
      I2 => \next_switch_matrix_reg[2]__0\(2),
      I3 => \next_switch_matrix_reg[2]__0\(1),
      O => read_R_i_5_n_0
    );
read_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => read_R_i_1_n_0,
      Q => read_R(0),
      R => SR(0)
    );
\recv[1].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized9\
     port map (
      D(0) => \recv[1].dir_n_64\,
      E(0) => load_enable,
      \G0.mem_reg[64]_0\(58 downto 34) => \Q[6]__0\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \Q[6]__0\(33 downto 0),
      \G0.mem_reg[64]_1\(58 downto 34) => \Q[2]__0\(64 downto 40),
      \G0.mem_reg[64]_1\(33 downto 0) => \Q[2]__0\(33 downto 0),
      Q(58 downto 34) => \Q[1]__0\(64 downto 40),
      Q(33 downto 0) => \Q[1]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \mem_reg[64]\(58 downto 34) => \next_outport[1]_20\(64 downto 40),
      \mem_reg[64]\(33 downto 0) => \next_outport[1]_20\(33 downto 0),
      \mem_reg[64]_0\(58 downto 34) => \next_outport[2]_21\(64 downto 40),
      \mem_reg[64]_0\(33 downto 0) => \next_outport[2]_21\(33 downto 0),
      \mem_reg[64]_1\(58 downto 0) => D(58 downto 0),
      \next_switch_matrix_reg[1][0]\ => \recv[1].dir_n_0\,
      \next_switch_matrix_reg[1][0]_0\ => \recv[1].dir_n_63\,
      \next_switch_matrix_reg[1][1]\(0) => \recv[1].dir_n_66\,
      \next_switch_matrix_reg[2][0]\ => \recv[1].dir_n_61\,
      \next_switch_matrix_reg[2][2]\ => \recv[1].dir_n_60\,
      \next_switch_matrix_reg[6][0]\ => \recv[1].dir_n_62\,
      \next_switch_matrix_reg[6][1]\(0) => \recv[1].dir_n_65\,
      \pres_switch_matrix_reg[1][2]\(2 downto 0) => \pres_switch_matrix_reg[1]__0\(2 downto 0),
      \pres_switch_matrix_reg[2][2]\(2 downto 0) => \pres_switch_matrix_reg[2]__0__0\(2 downto 0)
    );
\recv[2].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized11\
     port map (
      D(0) => \recv[2].dir_n_60\,
      E(0) => load_enable,
      \G0.mem_reg[64]_0\(2) => \Q[1]__0\(64),
      \G0.mem_reg[64]_0\(1 downto 0) => \Q[1]__0\(33 downto 32),
      \Outport[3]\(58 downto 0) => \Outport[3]\(58 downto 0),
      Q(58 downto 34) => \Q[2]__0\(64 downto 40),
      Q(33 downto 0) => \Q[2]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \next_switch_matrix_reg[1][0]\ => \recv[2].dir_n_0\,
      \next_switch_matrix_reg[6][2]\(0) => \recv[2].dir_n_61\
    );
\recv[6].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized19\
     port map (
      D(0) => \recv[6].dir_n_59\,
      E(0) => load_enable,
      \G0.mem_reg[33]_0\ => \recv[2].dir_n_0\,
      \G0.mem_reg[33]_1\(1) => \recv[2].dir_n_60\,
      \G0.mem_reg[33]_1\(0) => \recv[1].dir_n_66\,
      \G0.mem_reg[64]_0\ => \recv[1].dir_n_63\,
      \G0.mem_reg[64]_1\(58 downto 34) => \Q[1]__0\(64 downto 40),
      \G0.mem_reg[64]_1\(33 downto 0) => \Q[1]__0\(33 downto 0),
      \G0.mem_reg[64]_2\ => \recv[1].dir_n_0\,
      \G0.mem_reg[64]_3\ => \recv[1].dir_n_61\,
      \G0.mem_reg[64]_4\(0) => \recv[1].dir_n_60\,
      \G0.mem_reg[64]_5\ => \recv[1].dir_n_62\,
      \G0.mem_reg[64]_6\(56 downto 32) => \Q[2]__0\(64 downto 40),
      \G0.mem_reg[64]_6\(31 downto 0) => \Q[2]__0\(31 downto 0),
      Q(58 downto 34) => \Q[6]__0\(64 downto 40),
      Q(33 downto 0) => \Q[6]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \ctrl_cycle_reg[1]\(1 downto 0) => ctrl_cycle(1 downto 0),
      \mem_reg[64]\(56 downto 32) => \next_outport[6]_22\(64 downto 40),
      \mem_reg[64]\(31 downto 0) => \next_outport[6]_22\(31 downto 0),
      \next_switch_matrix_reg[1][0]\(0) => \recv[6].dir_n_62\,
      \next_switch_matrix_reg[2][0]\(0) => \recv[6].dir_n_63\,
      \next_switch_matrix_reg[3][0]\ => \recv[6].dir_n_60\,
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]\(58 downto 0),
      \pres_switch_matrix_reg[6][2]\(2 downto 0) => \pres_switch_matrix_reg[6]__0\(2 downto 0)
    );
write_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \xmit[6].dir_n_72\,
      Q => \^write_r\,
      R => '0'
    );
\xmit[1].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_11
     port map (
      D(58 downto 34) => \next_outport[1]_20\(64 downto 40),
      D(33 downto 0) => \next_outport[1]_20\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[2].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_12
     port map (
      D(58 downto 34) => \next_outport[2]_21\(64 downto 40),
      D(33 downto 0) => \next_outport[2]_21\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]_0\(58 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[6].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_13
     port map (
      D(56 downto 32) => \next_outport[6]_22\(64 downto 40),
      D(31 downto 0) => \next_outport[6]_22\(31 downto 0),
      E(0) => load_enable,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ => \G_recv_channels_1.recv_channel_info_reg[3][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0),
      Q(39 downto 0) => Q(39 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      channel_nr_4(0) => channel_nr_4(0),
      \ctrl_cycle_reg[1]\(1 downto 0) => ctrl_cycle(1 downto 0),
      \data_reg_reg[31]\(23 downto 0) => \data_reg_reg[31]\(23 downto 0),
      \mem_reg[41]_0\ => \mem_reg[41]\,
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_0\,
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_2\,
      \recv_counter_reg[2][0]\ => \recv_counter_reg[2][0]\,
      recv_state_1(1 downto 0) => recv_state_1(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      \recv_state_reg[1]\ => \recv_state_reg[1]\,
      write_R_reg => \xmit[6].dir_n_72\,
      write_R_reg_0 => \^write_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_state_reg[1]\ : out STD_LOGIC;
    \channel_status_reg[3][0]\ : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    \recv_state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    recv_state_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]\ : in STD_LOGIC;
    channel_nr_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_ARESETN : in STD_LOGIC;
    \Outport[1]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3\ : entity is "NoC_Mesh_3D_Nostrum_Switch";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \Q[3]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \Q[6]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal ctrl_cycle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_cycle[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_cycle[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[0][0]_i_6_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \i_/next_switch_matrix[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \i_/read_R_i_2_n_0\ : STD_LOGIC;
  signal \i_/read_R_i_3_n_0\ : STD_LOGIC;
  signal \i_/read_R_i_4_n_0\ : STD_LOGIC;
  signal \i_/write_R_i_1_n_0\ : STD_LOGIC;
  signal load_enable : STD_LOGIC;
  signal \next_outport[0]_4\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[3]_5\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[6]_6\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_switch_matrix[6]_3\ : STD_LOGIC;
  signal \next_switch_matrix_reg[0]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[1]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[2]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[3]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[4]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[5]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \pres_switch_matrix_reg[0]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[3]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_R_i_1__1_n_0\ : STD_LOGIC;
  signal \recv[0].dir_n_0\ : STD_LOGIC;
  signal \recv[6].dir_n_59\ : STD_LOGIC;
  signal \recv[6].dir_n_60\ : STD_LOGIC;
  signal \recv[6].dir_n_61\ : STD_LOGIC;
  signal \^recv_state_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl_cycle[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ctrl_cycle[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i_/G0.mem[64]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \i_/next_switch_matrix[0][1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_/next_switch_matrix[3][1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_/write_R_i_1\ : label is "soft_lutpair62";
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
  SR(0) <= \^sr\(0);
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  \recv_state_reg[1]\ <= \^recv_state_reg[1]\;
\channel_status[0][1]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_status_reg[1][1]\,
      I1 => recv_state_2(0),
      O => \channel_status_reg[3][0]\
    );
\channel_status[1][1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^recv_state_reg[1]\,
      I1 => \mem_address_reg[8]\,
      O => \^channel_status_reg[1][1]\
    );
\ctrl_cycle[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      O => \ctrl_cycle[0]_i_1_n_0\
    );
\ctrl_cycle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \ctrl_cycle[1]_i_1_n_0\
    );
\ctrl_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[0]_i_1_n_0\,
      Q => ctrl_cycle(0),
      R => \^sr\(0)
    );
\ctrl_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[1]_i_1_n_0\,
      Q => ctrl_cycle(1),
      R => \^sr\(0)
    );
\i_/G0.mem[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => load_enable
    );
\i_/mem[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(0),
      I1 => \Q[3]__0\(0),
      I2 => \Q[6]__0\(0),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(0)
    );
\i_/mem[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(0),
      I1 => \Q[3]__0\(0),
      I2 => \Q[6]__0\(0),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(0)
    );
\i_/mem[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(0),
      I1 => Q_0(0),
      I2 => \Q[3]__0\(0),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(0)
    );
\i_/mem[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(10),
      I1 => \Q[3]__0\(10),
      I2 => \Q[6]__0\(10),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(10)
    );
\i_/mem[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(10),
      I1 => \Q[3]__0\(10),
      I2 => \Q[6]__0\(10),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(10)
    );
\i_/mem[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(10),
      I1 => Q_0(10),
      I2 => \Q[3]__0\(10),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(10)
    );
\i_/mem[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(11),
      I1 => \Q[3]__0\(11),
      I2 => \Q[6]__0\(11),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(11)
    );
\i_/mem[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(11),
      I1 => \Q[3]__0\(11),
      I2 => \Q[6]__0\(11),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(11)
    );
\i_/mem[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(11),
      I1 => Q_0(11),
      I2 => \Q[3]__0\(11),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(11)
    );
\i_/mem[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(12),
      I1 => \Q[3]__0\(12),
      I2 => \Q[6]__0\(12),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(12)
    );
\i_/mem[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(12),
      I1 => \Q[3]__0\(12),
      I2 => \Q[6]__0\(12),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(12)
    );
\i_/mem[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(12),
      I1 => Q_0(12),
      I2 => \Q[3]__0\(12),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(12)
    );
\i_/mem[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(13),
      I1 => \Q[3]__0\(13),
      I2 => \Q[6]__0\(13),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(13)
    );
\i_/mem[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(13),
      I1 => \Q[3]__0\(13),
      I2 => \Q[6]__0\(13),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(13)
    );
\i_/mem[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(13),
      I1 => Q_0(13),
      I2 => \Q[3]__0\(13),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(13)
    );
\i_/mem[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(14),
      I1 => \Q[3]__0\(14),
      I2 => \Q[6]__0\(14),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(14)
    );
\i_/mem[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(14),
      I1 => \Q[3]__0\(14),
      I2 => \Q[6]__0\(14),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(14)
    );
\i_/mem[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(14),
      I1 => Q_0(14),
      I2 => \Q[3]__0\(14),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(14)
    );
\i_/mem[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(15),
      I1 => \Q[3]__0\(15),
      I2 => \Q[6]__0\(15),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(15)
    );
\i_/mem[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(15),
      I1 => \Q[3]__0\(15),
      I2 => \Q[6]__0\(15),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(15)
    );
\i_/mem[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(15),
      I1 => Q_0(15),
      I2 => \Q[3]__0\(15),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(15)
    );
\i_/mem[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(16),
      I1 => \Q[3]__0\(16),
      I2 => \Q[6]__0\(16),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(16)
    );
\i_/mem[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(16),
      I1 => \Q[3]__0\(16),
      I2 => \Q[6]__0\(16),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(16)
    );
\i_/mem[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(16),
      I1 => Q_0(16),
      I2 => \Q[3]__0\(16),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(16)
    );
\i_/mem[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(17),
      I1 => \Q[3]__0\(17),
      I2 => \Q[6]__0\(17),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(17)
    );
\i_/mem[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(17),
      I1 => \Q[3]__0\(17),
      I2 => \Q[6]__0\(17),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(17)
    );
\i_/mem[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(17),
      I1 => Q_0(17),
      I2 => \Q[3]__0\(17),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(17)
    );
\i_/mem[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(18),
      I1 => \Q[3]__0\(18),
      I2 => \Q[6]__0\(18),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(18)
    );
\i_/mem[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(18),
      I1 => \Q[3]__0\(18),
      I2 => \Q[6]__0\(18),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(18)
    );
\i_/mem[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(18),
      I1 => Q_0(18),
      I2 => \Q[3]__0\(18),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(18)
    );
\i_/mem[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(19),
      I1 => \Q[3]__0\(19),
      I2 => \Q[6]__0\(19),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(19)
    );
\i_/mem[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(19),
      I1 => \Q[3]__0\(19),
      I2 => \Q[6]__0\(19),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(19)
    );
\i_/mem[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(19),
      I1 => Q_0(19),
      I2 => \Q[3]__0\(19),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(19)
    );
\i_/mem[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(1),
      I1 => \Q[3]__0\(1),
      I2 => \Q[6]__0\(1),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(1)
    );
\i_/mem[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(1),
      I1 => \Q[3]__0\(1),
      I2 => \Q[6]__0\(1),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(1)
    );
\i_/mem[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(1),
      I1 => Q_0(1),
      I2 => \Q[3]__0\(1),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(1)
    );
\i_/mem[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(20),
      I1 => \Q[3]__0\(20),
      I2 => \Q[6]__0\(20),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(20)
    );
\i_/mem[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(20),
      I1 => \Q[3]__0\(20),
      I2 => \Q[6]__0\(20),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(20)
    );
\i_/mem[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(20),
      I1 => Q_0(20),
      I2 => \Q[3]__0\(20),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(20)
    );
\i_/mem[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(21),
      I1 => \Q[3]__0\(21),
      I2 => \Q[6]__0\(21),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(21)
    );
\i_/mem[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(21),
      I1 => \Q[3]__0\(21),
      I2 => \Q[6]__0\(21),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(21)
    );
\i_/mem[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(21),
      I1 => Q_0(21),
      I2 => \Q[3]__0\(21),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(21)
    );
\i_/mem[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(22),
      I1 => \Q[3]__0\(22),
      I2 => \Q[6]__0\(22),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(22)
    );
\i_/mem[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(22),
      I1 => \Q[3]__0\(22),
      I2 => \Q[6]__0\(22),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(22)
    );
\i_/mem[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(22),
      I1 => Q_0(22),
      I2 => \Q[3]__0\(22),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(22)
    );
\i_/mem[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(23),
      I1 => \Q[3]__0\(23),
      I2 => \Q[6]__0\(23),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(23)
    );
\i_/mem[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(23),
      I1 => \Q[3]__0\(23),
      I2 => \Q[6]__0\(23),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(23)
    );
\i_/mem[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(23),
      I1 => Q_0(23),
      I2 => \Q[3]__0\(23),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(23)
    );
\i_/mem[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(24),
      I1 => \Q[3]__0\(24),
      I2 => \Q[6]__0\(24),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(24)
    );
\i_/mem[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(24),
      I1 => \Q[3]__0\(24),
      I2 => \Q[6]__0\(24),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(24)
    );
\i_/mem[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(24),
      I1 => Q_0(24),
      I2 => \Q[3]__0\(24),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(24)
    );
\i_/mem[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(25),
      I1 => \Q[3]__0\(25),
      I2 => \Q[6]__0\(25),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(25)
    );
\i_/mem[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(25),
      I1 => \Q[3]__0\(25),
      I2 => \Q[6]__0\(25),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(25)
    );
\i_/mem[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(25),
      I1 => Q_0(25),
      I2 => \Q[3]__0\(25),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(25)
    );
\i_/mem[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(26),
      I1 => \Q[3]__0\(26),
      I2 => \Q[6]__0\(26),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(26)
    );
\i_/mem[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(26),
      I1 => \Q[3]__0\(26),
      I2 => \Q[6]__0\(26),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(26)
    );
\i_/mem[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(26),
      I1 => Q_0(26),
      I2 => \Q[3]__0\(26),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(26)
    );
\i_/mem[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(27),
      I1 => \Q[3]__0\(27),
      I2 => \Q[6]__0\(27),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(27)
    );
\i_/mem[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(27),
      I1 => \Q[3]__0\(27),
      I2 => \Q[6]__0\(27),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(27)
    );
\i_/mem[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(27),
      I1 => Q_0(27),
      I2 => \Q[3]__0\(27),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(27)
    );
\i_/mem[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(28),
      I1 => \Q[3]__0\(28),
      I2 => \Q[6]__0\(28),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(28)
    );
\i_/mem[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(28),
      I1 => \Q[3]__0\(28),
      I2 => \Q[6]__0\(28),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(28)
    );
\i_/mem[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(28),
      I1 => Q_0(28),
      I2 => \Q[3]__0\(28),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(28)
    );
\i_/mem[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(29),
      I1 => \Q[3]__0\(29),
      I2 => \Q[6]__0\(29),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(29)
    );
\i_/mem[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(29),
      I1 => \Q[3]__0\(29),
      I2 => \Q[6]__0\(29),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(29)
    );
\i_/mem[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(29),
      I1 => Q_0(29),
      I2 => \Q[3]__0\(29),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(29)
    );
\i_/mem[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(2),
      I1 => \Q[3]__0\(2),
      I2 => \Q[6]__0\(2),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(2)
    );
\i_/mem[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(2),
      I1 => \Q[3]__0\(2),
      I2 => \Q[6]__0\(2),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(2)
    );
\i_/mem[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(2),
      I1 => Q_0(2),
      I2 => \Q[3]__0\(2),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(2)
    );
\i_/mem[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(30),
      I1 => \Q[3]__0\(30),
      I2 => \Q[6]__0\(30),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(30)
    );
\i_/mem[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(30),
      I1 => \Q[3]__0\(30),
      I2 => \Q[6]__0\(30),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(30)
    );
\i_/mem[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(30),
      I1 => Q_0(30),
      I2 => \Q[3]__0\(30),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(30)
    );
\i_/mem[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(31),
      I1 => \Q[3]__0\(31),
      I2 => \Q[6]__0\(31),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(31)
    );
\i_/mem[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(31),
      I1 => \Q[3]__0\(31),
      I2 => \Q[6]__0\(31),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(31)
    );
\i_/mem[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(31),
      I1 => Q_0(31),
      I2 => \Q[3]__0\(31),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(31)
    );
\i_/mem[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(32),
      I1 => \Q[3]__0\(32),
      I2 => \Q[6]__0\(32),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(32)
    );
\i_/mem[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(32),
      I1 => \Q[3]__0\(32),
      I2 => \Q[6]__0\(32),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(32)
    );
\i_/mem[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(33),
      I1 => \Q[3]__0\(33),
      I2 => \Q[6]__0\(33),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(33)
    );
\i_/mem[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(33),
      I1 => \Q[3]__0\(33),
      I2 => \Q[6]__0\(33),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(33)
    );
\i_/mem[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(3),
      I1 => \Q[3]__0\(3),
      I2 => \Q[6]__0\(3),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(3)
    );
\i_/mem[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(3),
      I1 => \Q[3]__0\(3),
      I2 => \Q[6]__0\(3),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(3)
    );
\i_/mem[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(3),
      I1 => Q_0(3),
      I2 => \Q[3]__0\(3),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(3)
    );
\i_/mem[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(40),
      I1 => \Q[3]__0\(40),
      I2 => \Q[6]__0\(40),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(40)
    );
\i_/mem[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(40),
      I1 => \Q[3]__0\(40),
      I2 => \Q[6]__0\(40),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(40)
    );
\i_/mem[40]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(40),
      I1 => Q_0(40),
      I2 => \Q[3]__0\(40),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(40)
    );
\i_/mem[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(41),
      I1 => \Q[3]__0\(41),
      I2 => \Q[6]__0\(41),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(41)
    );
\i_/mem[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(41),
      I1 => \Q[3]__0\(41),
      I2 => \Q[6]__0\(41),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(41)
    );
\i_/mem[41]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(41),
      I1 => Q_0(41),
      I2 => \Q[3]__0\(41),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(41)
    );
\i_/mem[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(42),
      I1 => \Q[3]__0\(42),
      I2 => \Q[6]__0\(42),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(42)
    );
\i_/mem[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(42),
      I1 => \Q[3]__0\(42),
      I2 => \Q[6]__0\(42),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(42)
    );
\i_/mem[42]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(42),
      I1 => Q_0(42),
      I2 => \Q[3]__0\(42),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(42)
    );
\i_/mem[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(43),
      I1 => \Q[3]__0\(43),
      I2 => \Q[6]__0\(43),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(43)
    );
\i_/mem[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(43),
      I1 => \Q[3]__0\(43),
      I2 => \Q[6]__0\(43),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(43)
    );
\i_/mem[43]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(43),
      I1 => Q_0(43),
      I2 => \Q[3]__0\(43),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(43)
    );
\i_/mem[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(44),
      I1 => \Q[3]__0\(44),
      I2 => \Q[6]__0\(44),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(44)
    );
\i_/mem[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(44),
      I1 => \Q[3]__0\(44),
      I2 => \Q[6]__0\(44),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(44)
    );
\i_/mem[44]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(44),
      I1 => Q_0(44),
      I2 => \Q[3]__0\(44),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(44)
    );
\i_/mem[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(45),
      I1 => \Q[3]__0\(45),
      I2 => \Q[6]__0\(45),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(45)
    );
\i_/mem[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(45),
      I1 => \Q[3]__0\(45),
      I2 => \Q[6]__0\(45),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(45)
    );
\i_/mem[45]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(45),
      I1 => Q_0(45),
      I2 => \Q[3]__0\(45),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(45)
    );
\i_/mem[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(46),
      I1 => \Q[3]__0\(46),
      I2 => \Q[6]__0\(46),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(46)
    );
\i_/mem[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(46),
      I1 => \Q[3]__0\(46),
      I2 => \Q[6]__0\(46),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(46)
    );
\i_/mem[46]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(46),
      I1 => Q_0(46),
      I2 => \Q[3]__0\(46),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(46)
    );
\i_/mem[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(47),
      I1 => \Q[3]__0\(47),
      I2 => \Q[6]__0\(47),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(47)
    );
\i_/mem[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(47),
      I1 => \Q[3]__0\(47),
      I2 => \Q[6]__0\(47),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(47)
    );
\i_/mem[47]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(47),
      I1 => Q_0(47),
      I2 => \Q[3]__0\(47),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(47)
    );
\i_/mem[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(48),
      I1 => \Q[3]__0\(48),
      I2 => \Q[6]__0\(48),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(48)
    );
\i_/mem[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(48),
      I1 => \Q[3]__0\(48),
      I2 => \Q[6]__0\(48),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(48)
    );
\i_/mem[48]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(48),
      I1 => Q_0(48),
      I2 => \Q[3]__0\(48),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(48)
    );
\i_/mem[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(49),
      I1 => \Q[3]__0\(49),
      I2 => \Q[6]__0\(49),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(49)
    );
\i_/mem[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(49),
      I1 => \Q[3]__0\(49),
      I2 => \Q[6]__0\(49),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(49)
    );
\i_/mem[49]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(49),
      I1 => Q_0(49),
      I2 => \Q[3]__0\(49),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(49)
    );
\i_/mem[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(4),
      I1 => \Q[3]__0\(4),
      I2 => \Q[6]__0\(4),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(4)
    );
\i_/mem[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(4),
      I1 => \Q[3]__0\(4),
      I2 => \Q[6]__0\(4),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(4)
    );
\i_/mem[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(4),
      I1 => Q_0(4),
      I2 => \Q[3]__0\(4),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(4)
    );
\i_/mem[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(50),
      I1 => \Q[3]__0\(50),
      I2 => \Q[6]__0\(50),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(50)
    );
\i_/mem[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(50),
      I1 => \Q[3]__0\(50),
      I2 => \Q[6]__0\(50),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(50)
    );
\i_/mem[50]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(50),
      I1 => Q_0(50),
      I2 => \Q[3]__0\(50),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(50)
    );
\i_/mem[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(51),
      I1 => \Q[3]__0\(51),
      I2 => \Q[6]__0\(51),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(51)
    );
\i_/mem[51]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(51),
      I1 => \Q[3]__0\(51),
      I2 => \Q[6]__0\(51),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(51)
    );
\i_/mem[51]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(51),
      I1 => Q_0(51),
      I2 => \Q[3]__0\(51),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(51)
    );
\i_/mem[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(52),
      I1 => \Q[3]__0\(52),
      I2 => \Q[6]__0\(52),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(52)
    );
\i_/mem[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(52),
      I1 => \Q[3]__0\(52),
      I2 => \Q[6]__0\(52),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(52)
    );
\i_/mem[52]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(52),
      I1 => Q_0(52),
      I2 => \Q[3]__0\(52),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(52)
    );
\i_/mem[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(53),
      I1 => \Q[3]__0\(53),
      I2 => \Q[6]__0\(53),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(53)
    );
\i_/mem[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(53),
      I1 => \Q[3]__0\(53),
      I2 => \Q[6]__0\(53),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(53)
    );
\i_/mem[53]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(53),
      I1 => Q_0(53),
      I2 => \Q[3]__0\(53),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(53)
    );
\i_/mem[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(54),
      I1 => \Q[3]__0\(54),
      I2 => \Q[6]__0\(54),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(54)
    );
\i_/mem[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(54),
      I1 => \Q[3]__0\(54),
      I2 => \Q[6]__0\(54),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(54)
    );
\i_/mem[54]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(54),
      I1 => Q_0(54),
      I2 => \Q[3]__0\(54),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(54)
    );
\i_/mem[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(55),
      I1 => \Q[3]__0\(55),
      I2 => \Q[6]__0\(55),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(55)
    );
\i_/mem[55]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(55),
      I1 => \Q[3]__0\(55),
      I2 => \Q[6]__0\(55),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(55)
    );
\i_/mem[55]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(55),
      I1 => Q_0(55),
      I2 => \Q[3]__0\(55),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(55)
    );
\i_/mem[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(56),
      I1 => \Q[3]__0\(56),
      I2 => \Q[6]__0\(56),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(56)
    );
\i_/mem[56]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(56),
      I1 => \Q[3]__0\(56),
      I2 => \Q[6]__0\(56),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(56)
    );
\i_/mem[56]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(56),
      I1 => Q_0(56),
      I2 => \Q[3]__0\(56),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(56)
    );
\i_/mem[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(57),
      I1 => \Q[3]__0\(57),
      I2 => \Q[6]__0\(57),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(57)
    );
\i_/mem[57]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(57),
      I1 => \Q[3]__0\(57),
      I2 => \Q[6]__0\(57),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(57)
    );
\i_/mem[57]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(57),
      I1 => Q_0(57),
      I2 => \Q[3]__0\(57),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(57)
    );
\i_/mem[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(58),
      I1 => \Q[3]__0\(58),
      I2 => \Q[6]__0\(58),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(58)
    );
\i_/mem[58]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(58),
      I1 => \Q[3]__0\(58),
      I2 => \Q[6]__0\(58),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(58)
    );
\i_/mem[58]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(58),
      I1 => Q_0(58),
      I2 => \Q[3]__0\(58),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(58)
    );
\i_/mem[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(59),
      I1 => \Q[3]__0\(59),
      I2 => \Q[6]__0\(59),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(59)
    );
\i_/mem[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(59),
      I1 => \Q[3]__0\(59),
      I2 => \Q[6]__0\(59),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(59)
    );
\i_/mem[59]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(59),
      I1 => Q_0(59),
      I2 => \Q[3]__0\(59),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(59)
    );
\i_/mem[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(5),
      I1 => \Q[3]__0\(5),
      I2 => \Q[6]__0\(5),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(5)
    );
\i_/mem[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(5),
      I1 => \Q[3]__0\(5),
      I2 => \Q[6]__0\(5),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(5)
    );
\i_/mem[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(5),
      I1 => Q_0(5),
      I2 => \Q[3]__0\(5),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(5)
    );
\i_/mem[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(60),
      I1 => \Q[3]__0\(60),
      I2 => \Q[6]__0\(60),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(60)
    );
\i_/mem[60]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(60),
      I1 => \Q[3]__0\(60),
      I2 => \Q[6]__0\(60),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(60)
    );
\i_/mem[60]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(60),
      I1 => Q_0(60),
      I2 => \Q[3]__0\(60),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(60)
    );
\i_/mem[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(61),
      I1 => \Q[3]__0\(61),
      I2 => \Q[6]__0\(61),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(61)
    );
\i_/mem[61]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(61),
      I1 => \Q[3]__0\(61),
      I2 => \Q[6]__0\(61),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(61)
    );
\i_/mem[61]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(61),
      I1 => Q_0(61),
      I2 => \Q[3]__0\(61),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(61)
    );
\i_/mem[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(62),
      I1 => \Q[3]__0\(62),
      I2 => \Q[6]__0\(62),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(62)
    );
\i_/mem[62]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(62),
      I1 => \Q[3]__0\(62),
      I2 => \Q[6]__0\(62),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(62)
    );
\i_/mem[62]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(62),
      I1 => Q_0(62),
      I2 => \Q[3]__0\(62),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(62)
    );
\i_/mem[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(63),
      I1 => \Q[3]__0\(63),
      I2 => \Q[6]__0\(63),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(63)
    );
\i_/mem[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(63),
      I1 => \Q[3]__0\(63),
      I2 => \Q[6]__0\(63),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(63)
    );
\i_/mem[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(63),
      I1 => Q_0(63),
      I2 => \Q[3]__0\(63),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(63)
    );
\i_/mem[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(64),
      I1 => \Q[3]__0\(64),
      I2 => \Q[6]__0\(64),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(64)
    );
\i_/mem[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(64),
      I1 => \Q[3]__0\(64),
      I2 => \Q[6]__0\(64),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(64)
    );
\i_/mem[64]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(64),
      I1 => Q_0(64),
      I2 => \Q[3]__0\(64),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(64)
    );
\i_/mem[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(6),
      I1 => \Q[3]__0\(6),
      I2 => \Q[6]__0\(6),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(6)
    );
\i_/mem[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(6),
      I1 => \Q[3]__0\(6),
      I2 => \Q[6]__0\(6),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(6)
    );
\i_/mem[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(6),
      I1 => Q_0(6),
      I2 => \Q[3]__0\(6),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(6)
    );
\i_/mem[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(7),
      I1 => \Q[3]__0\(7),
      I2 => \Q[6]__0\(7),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(7)
    );
\i_/mem[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(7),
      I1 => \Q[3]__0\(7),
      I2 => \Q[6]__0\(7),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(7)
    );
\i_/mem[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(7),
      I1 => Q_0(7),
      I2 => \Q[3]__0\(7),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(7)
    );
\i_/mem[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(8),
      I1 => \Q[3]__0\(8),
      I2 => \Q[6]__0\(8),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(8)
    );
\i_/mem[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(8),
      I1 => \Q[3]__0\(8),
      I2 => \Q[6]__0\(8),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(8)
    );
\i_/mem[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(8),
      I1 => Q_0(8),
      I2 => \Q[3]__0\(8),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(8)
    );
\i_/mem[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(9),
      I1 => \Q[3]__0\(9),
      I2 => \Q[6]__0\(9),
      I3 => \pres_switch_matrix_reg[0]__0\(0),
      I4 => \pres_switch_matrix_reg[0]__0\(1),
      I5 => \pres_switch_matrix_reg[0]__0\(2),
      O => \next_outport[0]_4\(9)
    );
\i_/mem[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000CC0000AA"
    )
        port map (
      I0 => Q_0(9),
      I1 => \Q[3]__0\(9),
      I2 => \Q[6]__0\(9),
      I3 => \pres_switch_matrix_reg[3]__0\(0),
      I4 => \pres_switch_matrix_reg[3]__0\(1),
      I5 => \pres_switch_matrix_reg[3]__0\(2),
      O => \next_outport[3]_5\(9)
    );
\i_/mem[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA00F00000CC"
    )
        port map (
      I0 => \Q[6]__0\(9),
      I1 => Q_0(9),
      I2 => \Q[3]__0\(9),
      I3 => \pres_switch_matrix_reg[6]__0\(1),
      I4 => \pres_switch_matrix_reg[6]__0\(0),
      I5 => \pres_switch_matrix_reg[6]__0\(2),
      O => \next_outport[6]_6\(9)
    );
\i_/next_switch_matrix[0][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \Q[3]__0\(33),
      I1 => \Q[3]__0\(32),
      I2 => \Q[3]__0\(64),
      I3 => Q_0(33),
      I4 => Q_0(64),
      I5 => Q_0(32),
      O => \i_/next_switch_matrix[0][0]_i_5_n_0\
    );
\i_/next_switch_matrix[0][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CC5555F0CC5555"
    )
        port map (
      I0 => \i_/next_switch_matrix[0][0]_i_5_n_0\,
      I1 => \i_/next_switch_matrix[0][2]_i_2_n_0\,
      I2 => \i_/next_switch_matrix[3][2]_i_1_n_0\,
      I3 => \Q[6]__0\(33),
      I4 => \Q[6]__0\(64),
      I5 => \Q[6]__0\(32),
      O => \i_/next_switch_matrix[0][0]_i_6_n_0\
    );
\i_/next_switch_matrix[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q_0(33),
      I1 => Q_0(64),
      O => \i_/next_switch_matrix[0][1]_i_1_n_0\
    );
\i_/next_switch_matrix[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \next_switch_matrix[6]_3\
    );
\i_/next_switch_matrix[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F5F575D5F5F"
    )
        port map (
      I0 => \Q[3]__0\(64),
      I1 => \Q[3]__0\(32),
      I2 => \Q[3]__0\(33),
      I3 => Q_0(32),
      I4 => Q_0(64),
      I5 => Q_0(33),
      O => \i_/next_switch_matrix[0][2]_i_2_n_0\
    );
\i_/next_switch_matrix[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q_0(33),
      I1 => Q_0(64),
      I2 => Q_0(32),
      O => \i_/next_switch_matrix[3][1]_i_1_n_0\
    );
\i_/next_switch_matrix[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DFDFDFD00FDFD"
    )
        port map (
      I0 => \Q[3]__0\(64),
      I1 => \Q[3]__0\(32),
      I2 => \Q[3]__0\(33),
      I3 => Q_0(32),
      I4 => Q_0(64),
      I5 => Q_0(33),
      O => \i_/next_switch_matrix[3][2]_i_1_n_0\
    );
\i_/next_switch_matrix[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \recv[6].dir_n_59\,
      O => \i_/next_switch_matrix[6][0]_i_1_n_0\
    );
\i_/next_switch_matrix[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F700F7F7F7"
    )
        port map (
      I0 => Q_0(32),
      I1 => Q_0(64),
      I2 => Q_0(33),
      I3 => \Q[3]__0\(64),
      I4 => \Q[3]__0\(32),
      I5 => \Q[3]__0\(33),
      O => \i_/next_switch_matrix[6][2]_i_1_n_0\
    );
\i_/read_R_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \next_switch_matrix_reg[3]__0\(0),
      I1 => \next_switch_matrix_reg[3]__0\(2),
      I2 => \next_switch_matrix_reg[3]__0\(1),
      I3 => \next_switch_matrix_reg[4]__0\(0),
      O => \i_/read_R_i_2_n_0\
    );
\i_/read_R_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7555"
    )
        port map (
      I0 => \next_switch_matrix_reg[5]__0\(0),
      I1 => \next_switch_matrix_reg[6]__0\(0),
      I2 => \next_switch_matrix_reg[6]__0\(2),
      I3 => \next_switch_matrix_reg[6]__0\(1),
      O => \i_/read_R_i_3_n_0\
    );
\i_/read_R_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \next_switch_matrix_reg[0]__0\(0),
      I1 => \next_switch_matrix_reg[0]__0\(2),
      I2 => \next_switch_matrix_reg[0]__0\(1),
      I3 => \next_switch_matrix_reg[2]__0\(0),
      O => \i_/read_R_i_4_n_0\
    );
\i_/write_R_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(39),
      I1 => ctrl_cycle(1),
      I2 => ctrl_cycle(0),
      O => \i_/write_R_i_1_n_0\
    );
\next_switch_matrix_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \recv[6].dir_n_61\,
      Q => \next_switch_matrix_reg[0]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \i_/next_switch_matrix[0][1]_i_1_n_0\,
      Q => \next_switch_matrix_reg[0]__0\(1),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \i_/next_switch_matrix[0][2]_i_2_n_0\,
      Q => \next_switch_matrix_reg[0]__0\(2),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => '1',
      Q => \next_switch_matrix_reg[1]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[2][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => '1',
      Q => \next_switch_matrix_reg[2]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \recv[6].dir_n_60\,
      Q => \next_switch_matrix_reg[3]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \i_/next_switch_matrix[3][1]_i_1_n_0\,
      Q => \next_switch_matrix_reg[3]__0\(1),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \i_/next_switch_matrix[3][2]_i_1_n_0\,
      Q => \next_switch_matrix_reg[3]__0\(2),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => '1',
      Q => \next_switch_matrix_reg[4]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[5][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => '1',
      Q => \next_switch_matrix_reg[5]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \i_/next_switch_matrix[6][0]_i_1_n_0\,
      Q => \next_switch_matrix_reg[6]__0\(0),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \recv[0].dir_n_0\,
      Q => \next_switch_matrix_reg[6]__0\(1),
      S => \^sr\(0)
    );
\next_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_3\,
      D => \i_/next_switch_matrix[6][2]_i_1_n_0\,
      Q => \next_switch_matrix_reg[6]__0\(2),
      S => \^sr\(0)
    );
\pres_switch_matrix[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \pres_switch_matrix[0][2]_i_1_n_0\
    );
\pres_switch_matrix_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[0]__0\(0),
      Q => \pres_switch_matrix_reg[0]__0\(0),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[0]__0\(1),
      Q => \pres_switch_matrix_reg[0]__0\(1),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[0]__0\(2),
      Q => \pres_switch_matrix_reg[0]__0\(2),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[3]__0\(0),
      Q => \pres_switch_matrix_reg[3]__0\(0),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[3]__0\(1),
      Q => \pres_switch_matrix_reg[3]__0\(1),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[3]__0\(2),
      Q => \pres_switch_matrix_reg[3]__0\(2),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[6]__0\(0),
      Q => \pres_switch_matrix_reg[6]__0\(0),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[6]__0\(1),
      Q => \pres_switch_matrix_reg[6]__0\(1),
      S => \^sr\(0)
    );
\pres_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[0][2]_i_1_n_0\,
      D => \next_switch_matrix_reg[6]__0\(2),
      Q => \pres_switch_matrix_reg[6]__0\(2),
      S => \^sr\(0)
    );
\read_R_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030303030303010"
    )
        port map (
      I0 => \next_switch_matrix_reg[1]__0\(0),
      I1 => ctrl_cycle(1),
      I2 => ctrl_cycle(0),
      I3 => \i_/read_R_i_2_n_0\,
      I4 => \i_/read_R_i_3_n_0\,
      I5 => \i_/read_R_i_4_n_0\,
      O => \read_R_i_1__1_n_0\
    );
read_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \read_R_i_1__1_n_0\,
      Q => read_R(0),
      R => \^sr\(0)
    );
\recv[0].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized21\
     port map (
      D(0) => \recv[0].dir_n_0\,
      E(0) => load_enable,
      \Outport[1]\(58 downto 0) => \Outport[1]\(58 downto 0),
      Q(58 downto 34) => Q_0(64 downto 40),
      Q(33 downto 0) => Q_0(33 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\recv[3].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized27\
     port map (
      D(58 downto 0) => D(58 downto 0),
      E(0) => load_enable,
      Q(58 downto 34) => \Q[3]__0\(64 downto 40),
      Q(33 downto 0) => \Q[3]__0\(33 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\recv[6].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized33\
     port map (
      D(1) => \i_/next_switch_matrix[3][2]_i_1_n_0\,
      D(0) => \i_/next_switch_matrix[3][1]_i_1_n_0\,
      E(0) => load_enable,
      \G0.mem_reg[32]_0\(0) => \recv[0].dir_n_0\,
      \G0.mem_reg[33]_0\ => \i_/next_switch_matrix[0][0]_i_6_n_0\,
      \G0.mem_reg[33]_1\ => \i_/next_switch_matrix[0][0]_i_5_n_0\,
      \G0.mem_reg[64]_0\(1) => Q_0(64),
      \G0.mem_reg[64]_0\(0) => Q_0(33),
      \G0.mem_reg[64]_1\(0) => \i_/next_switch_matrix[0][2]_i_2_n_0\,
      Q(58 downto 34) => \Q[6]__0\(64 downto 40),
      Q(33 downto 0) => \Q[6]__0\(33 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      \next_switch_matrix_reg[0][0]\(0) => \recv[6].dir_n_61\,
      \next_switch_matrix_reg[3][0]\(0) => \recv[6].dir_n_60\,
      \next_switch_matrix_reg[6][0]\ => \recv[6].dir_n_59\,
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]\(58 downto 0)
    );
write_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \i_/write_R_i_1_n_0\,
      Q => \^recv_state_reg[1]\,
      R => '0'
    );
\xmit[0].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_8
     port map (
      D(58 downto 34) => \next_outport[0]_4\(64 downto 40),
      D(33 downto 0) => \next_outport[0]_4\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[3].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_9
     port map (
      D(58 downto 34) => \next_outport[3]_5\(64 downto 40),
      D(33 downto 0) => \next_outport[3]_5\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]_0\(58 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[6].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_10
     port map (
      D(56 downto 32) => \next_outport[6]_6\(64 downto 40),
      D(31 downto 0) => \next_outport[6]_6\(31 downto 0),
      E(0) => load_enable,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(4 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(4 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(6 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(6 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(3 downto 0),
      Q(39 downto 0) => \^q\(39 downto 0),
      SR(0) => \^sr\(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      channel_nr_5(0) => channel_nr_5(0),
      \data_reg_reg[31]\(23 downto 0) => \data_reg_reg[31]\(23 downto 0),
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\ => \recv_address_reg[7]_0\,
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_0\,
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_2\,
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_3\,
      \recv_address_reg[8]_4\ => \recv_address_reg[8]_4\,
      \recv_address_reg[8]_5\ => \recv_address_reg[8]_5\,
      \recv_counter_reg[2][0]\ => \recv_counter_reg[2][0]\,
      recv_state_2(1 downto 0) => recv_state_2(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      \recv_state_reg[1]\ => \recv_state_reg[1]_0\,
      write_R_reg => \^recv_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5\ is
  port (
    \channel_status_reg[3][0]\ : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    write_R : out STD_LOGIC;
    \recv_state_reg[1]\ : out STD_LOGIC;
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_counter_reg[0][0]\ : out STD_LOGIC;
    channel_nr_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    \G0.mem_reg[64]_0\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    read_R : out STD_LOGIC_VECTOR ( 0 to 0 );
    recv_state_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_reg[47]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5\ : entity is "NoC_Mesh_3D_Nostrum_Switch";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5\ is
  signal \Q[1]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \Q[3]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \Q[6]__0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal ctrl_cycle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_cycle[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \ctrl_cycle[1]_i_1__2_n_0\ : STD_LOGIC;
  signal load_enable : STD_LOGIC;
  signal \next_outport[1]_28\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[3]_29\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_outport[6]_30\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \next_switch_matrix[6]_27\ : STD_LOGIC;
  signal \next_switch_matrix_reg[1]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[3]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \next_switch_matrix_reg[4]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[5]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_switch_matrix_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \port_wants_to[6][3]_23\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \pres_switch_matrix[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pres_switch_matrix_reg[1]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[3]__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pres_switch_matrix_reg[6]__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_R_i_1__0_n_0\ : STD_LOGIC;
  signal \read_R_i_2__1_n_0\ : STD_LOGIC;
  signal \read_R_i_3__1_n_0\ : STD_LOGIC;
  signal \read_R_i_4__0_n_0\ : STD_LOGIC;
  signal \recv[1].dir_n_0\ : STD_LOGIC;
  signal \recv[1].dir_n_1\ : STD_LOGIC;
  signal \recv[1].dir_n_61\ : STD_LOGIC;
  signal \recv[1].dir_n_62\ : STD_LOGIC;
  signal \recv[1].dir_n_63\ : STD_LOGIC;
  signal \recv[1].dir_n_64\ : STD_LOGIC;
  signal \recv[1].dir_n_65\ : STD_LOGIC;
  signal \recv[1].dir_n_66\ : STD_LOGIC;
  signal \recv[1].dir_n_67\ : STD_LOGIC;
  signal \recv[3].dir_n_0\ : STD_LOGIC;
  signal \recv[3].dir_n_60\ : STD_LOGIC;
  signal \recv[6].dir_n_61\ : STD_LOGIC;
  signal \recv[6].dir_n_63\ : STD_LOGIC;
  signal \recv[6].dir_n_64\ : STD_LOGIC;
  signal \^write_r\ : STD_LOGIC;
  signal \xmit[6].dir_n_72\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl_cycle[1]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \read_R_i_1__0\ : label is "soft_lutpair85";
begin
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  write_R <= \^write_r\;
\channel_status[0][1]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_status_reg[1][1]\,
      I1 => recv_state_3(0),
      O => \channel_status_reg[3][0]\
    );
\channel_status[1][1]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^write_r\,
      I1 => \mem_address_reg[8]\,
      O => \^channel_status_reg[1][1]\
    );
\ctrl_cycle[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      O => \ctrl_cycle[0]_i_1__2_n_0\
    );
\ctrl_cycle[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \ctrl_cycle[1]_i_1__2_n_0\
    );
\ctrl_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[0]_i_1__2_n_0\,
      Q => ctrl_cycle(0),
      R => SR(0)
    );
\ctrl_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \ctrl_cycle[1]_i_1__2_n_0\,
      Q => ctrl_cycle(1),
      R => SR(0)
    );
\next_switch_matrix[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \next_switch_matrix[6]_27\
    );
\next_switch_matrix_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[6].dir_n_63\,
      Q => \next_switch_matrix_reg[1]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[1].dir_n_66\,
      Q => \next_switch_matrix_reg[1]__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[3].dir_n_60\,
      Q => \next_switch_matrix_reg[1]__0\(2),
      S => SR(0)
    );
\next_switch_matrix_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[6].dir_n_64\,
      Q => \next_switch_matrix_reg[3]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[1].dir_n_64\,
      Q => \next_switch_matrix_reg[3]__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[3].dir_n_0\,
      Q => \next_switch_matrix_reg[3]__0\(2),
      S => SR(0)
    );
\next_switch_matrix_reg[4][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => '1',
      Q => \next_switch_matrix_reg[4]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[5][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => '1',
      Q => \next_switch_matrix_reg[5]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[6].dir_n_61\,
      Q => \next_switch_matrix_reg[6]__0\(0),
      S => SR(0)
    );
\next_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[1].dir_n_1\,
      Q => \next_switch_matrix_reg[6]__0\(1),
      S => SR(0)
    );
\next_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \next_switch_matrix[6]_27\,
      D => \recv[1].dir_n_0\,
      Q => \next_switch_matrix_reg[6]__0\(2),
      S => SR(0)
    );
\pres_switch_matrix[1][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ctrl_cycle(0),
      I1 => ctrl_cycle(1),
      O => \pres_switch_matrix[1][2]_i_1__0_n_0\
    );
\pres_switch_matrix_reg[1][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[1]__0\(0),
      Q => \pres_switch_matrix_reg[1]__0__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[1][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[1]__0\(1),
      Q => \pres_switch_matrix_reg[1]__0__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[1][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[1]__0\(2),
      Q => \pres_switch_matrix_reg[1]__0__0\(2),
      S => SR(0)
    );
\pres_switch_matrix_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[3]__0\(0),
      Q => \pres_switch_matrix_reg[3]__0__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[3]__0\(1),
      Q => \pres_switch_matrix_reg[3]__0__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[3][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[3]__0\(2),
      Q => \pres_switch_matrix_reg[3]__0__0\(2),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][0]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[6]__0\(0),
      Q => \pres_switch_matrix_reg[6]__0\(0),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][1]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[6]__0\(1),
      Q => \pres_switch_matrix_reg[6]__0\(1),
      S => SR(0)
    );
\pres_switch_matrix_reg[6][2]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_0_ACLK,
      CE => \pres_switch_matrix[1][2]_i_1__0_n_0\,
      D => \next_switch_matrix_reg[6]__0\(2),
      Q => \pres_switch_matrix_reg[6]__0\(2),
      S => SR(0)
    );
\read_R_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => ctrl_cycle(1),
      I1 => ctrl_cycle(0),
      I2 => \read_R_i_2__1_n_0\,
      I3 => \read_R_i_3__1_n_0\,
      I4 => \read_R_i_4__0_n_0\,
      O => \read_R_i_1__0_n_0\
    );
\read_R_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \next_switch_matrix_reg[3]__0\(0),
      I1 => \next_switch_matrix_reg[3]__0\(2),
      I2 => \next_switch_matrix_reg[3]__0\(1),
      I3 => \next_switch_matrix_reg[4]__0\(0),
      O => \read_R_i_2__1_n_0\
    );
\read_R_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7555"
    )
        port map (
      I0 => \next_switch_matrix_reg[5]__0\(0),
      I1 => \next_switch_matrix_reg[6]__0\(0),
      I2 => \next_switch_matrix_reg[6]__0\(2),
      I3 => \next_switch_matrix_reg[6]__0\(1),
      O => \read_R_i_3__1_n_0\
    );
\read_R_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \next_switch_matrix_reg[1]__0\(1),
      I1 => \next_switch_matrix_reg[1]__0\(2),
      I2 => \next_switch_matrix_reg[1]__0\(0),
      O => \read_R_i_4__0_n_0\
    );
read_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \read_R_i_1__0_n_0\,
      Q => read_R(0),
      R => SR(0)
    );
\recv[1].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized37\
     port map (
      D(1) => \recv[1].dir_n_0\,
      D(0) => \recv[1].dir_n_1\,
      E(0) => load_enable,
      \G0.mem_reg[64]_0\(58 downto 34) => \Q[3]__0\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \Q[3]__0\(33 downto 0),
      \G0.mem_reg[64]_1\(58 downto 34) => \Q[6]__0\(64 downto 40),
      \G0.mem_reg[64]_1\(33 downto 0) => \Q[6]__0\(33 downto 0),
      Q(58 downto 34) => \Q[1]__0\(64 downto 40),
      Q(33 downto 0) => \Q[1]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \mem_reg[64]\(58 downto 34) => \next_outport[1]_28\(64 downto 40),
      \mem_reg[64]\(33 downto 0) => \next_outport[1]_28\(33 downto 0),
      \mem_reg[64]_0\(58 downto 34) => \next_outport[3]_29\(64 downto 40),
      \mem_reg[64]_0\(33 downto 0) => \next_outport[3]_29\(33 downto 0),
      \mem_reg[64]_1\(58 downto 0) => D(58 downto 0),
      \next_switch_matrix_reg[1][0]\ => \recv[1].dir_n_61\,
      \next_switch_matrix_reg[1][0]_0\ => \recv[1].dir_n_62\,
      \next_switch_matrix_reg[1][1]\(0) => \recv[1].dir_n_66\,
      \next_switch_matrix_reg[3][0]\ => \recv[1].dir_n_63\,
      \next_switch_matrix_reg[3][0]_0\ => \recv[1].dir_n_67\,
      \next_switch_matrix_reg[3][1]\(0) => \recv[1].dir_n_64\,
      \next_switch_matrix_reg[6][0]\ => \recv[1].dir_n_65\,
      \port_wants_to[6][3]_23\(1 downto 0) => \port_wants_to[6][3]_23\(2 downto 1),
      \pres_switch_matrix_reg[1][2]\(2 downto 0) => \pres_switch_matrix_reg[1]__0__0\(2 downto 0),
      \pres_switch_matrix_reg[3][2]\(2 downto 0) => \pres_switch_matrix_reg[3]__0__0\(2 downto 0)
    );
\recv[3].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized41\
     port map (
      D(0) => \recv[3].dir_n_0\,
      E(0) => load_enable,
      \G0.mem_reg[64]_0\(2) => \Q[1]__0\(64),
      \G0.mem_reg[64]_0\(1 downto 0) => \Q[1]__0\(33 downto 32),
      Q(58 downto 34) => \Q[3]__0\(64 downto 40),
      Q(33 downto 0) => \Q[3]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \mem_reg[64]\(58 downto 0) => \mem_reg[64]\(58 downto 0),
      \next_switch_matrix_reg[1][2]\(0) => \recv[3].dir_n_60\
    );
\recv[6].dir\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_recv__parameterized47\
     port map (
      D(0) => \recv[1].dir_n_0\,
      E(0) => load_enable,
      \G0.mem_reg[32]_0\ => \recv[1].dir_n_63\,
      \G0.mem_reg[33]_0\ => \recv[1].dir_n_65\,
      \G0.mem_reg[33]_1\ => \recv[1].dir_n_61\,
      \G0.mem_reg[33]_2\ => \recv[1].dir_n_62\,
      \G0.mem_reg[64]_0\ => \recv[1].dir_n_67\,
      \G0.mem_reg[64]_1\(56 downto 32) => \Q[1]__0\(64 downto 40),
      \G0.mem_reg[64]_1\(31 downto 0) => \Q[1]__0\(31 downto 0),
      \G0.mem_reg[64]_2\(56 downto 32) => \Q[3]__0\(64 downto 40),
      \G0.mem_reg[64]_2\(31 downto 0) => \Q[3]__0\(31 downto 0),
      Q(58 downto 34) => \Q[6]__0\(64 downto 40),
      Q(33 downto 0) => \Q[6]__0\(33 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      \ctrl_cycle_reg[1]\(1 downto 0) => ctrl_cycle(1 downto 0),
      \mem_reg[64]\(56 downto 32) => \next_outport[6]_30\(64 downto 40),
      \mem_reg[64]\(31 downto 0) => \next_outport[6]_30\(31 downto 0),
      \next_switch_matrix_reg[1][0]\(0) => \recv[6].dir_n_63\,
      \next_switch_matrix_reg[3][0]\(0) => \recv[6].dir_n_64\,
      \next_switch_matrix_reg[6][0]\(0) => \recv[6].dir_n_61\,
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]\(58 downto 0),
      \port_wants_to[6][3]_23\(1 downto 0) => \port_wants_to[6][3]_23\(2 downto 1),
      \pres_switch_matrix_reg[6][2]\(2 downto 0) => \pres_switch_matrix_reg[6]__0\(2 downto 0)
    );
write_R_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \xmit[6].dir_n_72\,
      Q => \^write_r\,
      R => '0'
    );
\xmit[1].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter
     port map (
      D(58 downto 34) => \next_outport[1]_28\(64 downto 40),
      D(33 downto 0) => \next_outport[1]_28\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[3].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_6
     port map (
      D(58 downto 34) => \next_outport[3]_29\(64 downto 40),
      D(33 downto 0) => \next_outport[3]_29\(33 downto 0),
      E(0) => load_enable,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]_0\(58 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK
    );
\xmit[6].dir\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch_xmitter_7
     port map (
      D(56 downto 32) => \next_outport[6]_30\(64 downto 40),
      D(31 downto 0) => \next_outport[6]_30\(31 downto 0),
      E(0) => load_enable,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\ => \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ => \G_recv_channels_1.recv_channel_info_reg[3][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0),
      Q(37 downto 0) => Q(37 downto 0),
      SR(0) => SR(0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      channel_nr_0(0) => channel_nr_0(0),
      \ctrl_cycle_reg[1]\(1 downto 0) => ctrl_cycle(1 downto 0),
      \data_reg_reg[31]\(23 downto 0) => \data_reg_reg[31]\(23 downto 0),
      \mem_reg[47]_0\ => \mem_reg[47]\,
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\ => \recv_address_reg[7]_0\,
      \recv_address_reg[7]_1\ => \recv_address_reg[7]_1\,
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_0\,
      \recv_counter_reg[0][0]\ => \recv_counter_reg[0][0]\,
      \recv_counter_reg[2][0]\ => \recv_counter_reg[2][0]\,
      recv_state_3(1 downto 0) => recv_state_3(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      \recv_state_reg[1]\ => \recv_state_reg[1]\,
      write_R_reg => \xmit[6].dir_n_72\,
      write_R_reg_0 => \^write_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    send_buffer_chipselect13_out : out STD_LOGIC;
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__2_n_0\ : STD_LOGIC;
  signal \^send_buffer_chipselect13_out\ : STD_LOGIC;
begin
  send_buffer_chipselect13_out <= \^send_buffer_chipselect13_out\;
\RAM[0].U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(1 downto 0) => S_AXI_3_ARADDR(1 downto 0),
      S_AXI_3_AWADDR(1 downto 0) => S_AXI_3_AWADDR(1 downto 0),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => axi_awready_reg_0,
      axi_wready_reg => axi_wready_reg,
      dap_send_buffer_select_reg => \^send_buffer_chipselect13_out\,
      delayed_read_a => delayed_read_a,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0)
    );
\delayed_read_a_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => S_AXI_3_WVALID,
      I1 => S_AXI_3_AWVALID,
      I2 => axi_awready_reg,
      I3 => axi_wready_reg,
      I4 => \^send_buffer_chipselect13_out\,
      O => \delayed_read_a_i_1__2_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__2_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    send_buffer_chipselect13_out : out STD_LOGIC;
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0 : entity is "memory_dual_port";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0 is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__1_n_0\ : STD_LOGIC;
  signal \^send_buffer_chipselect13_out\ : STD_LOGIC;
begin
  send_buffer_chipselect13_out <= \^send_buffer_chipselect13_out\;
\RAM[0].U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_1
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(1 downto 0) => S_AXI_1_ARADDR(1 downto 0),
      S_AXI_1_AWADDR(1 downto 0) => S_AXI_1_AWADDR(1 downto 0),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => axi_awready_reg_0,
      axi_wready_reg => axi_wready_reg,
      dap_send_buffer_select_reg => \^send_buffer_chipselect13_out\,
      delayed_read_a => delayed_read_a,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0)
    );
\delayed_read_a_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => S_AXI_1_WVALID,
      I1 => S_AXI_1_AWVALID,
      I2 => axi_awready_reg,
      I3 => axi_wready_reg,
      I4 => \^send_buffer_chipselect13_out\,
      O => \delayed_read_a_i_1__1_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__1_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    send_buffer_chipselect13_out : out STD_LOGIC;
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2 : entity is "memory_dual_port";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2 is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__0_n_0\ : STD_LOGIC;
  signal \^send_buffer_chipselect13_out\ : STD_LOGIC;
begin
  send_buffer_chipselect13_out <= \^send_buffer_chipselect13_out\;
\RAM[0].U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_3
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(1 downto 0) => S_AXI_2_ARADDR(1 downto 0),
      S_AXI_2_AWADDR(1 downto 0) => S_AXI_2_AWADDR(1 downto 0),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => axi_awready_reg_0,
      axi_wready_reg => axi_wready_reg,
      dap_send_buffer_select_reg => \^send_buffer_chipselect13_out\,
      delayed_read_a => delayed_read_a,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0)
    );
\delayed_read_a_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => S_AXI_2_WVALID,
      I1 => S_AXI_2_AWVALID,
      I2 => axi_awready_reg,
      I3 => axi_wready_reg,
      I4 => \^send_buffer_chipselect13_out\,
      O => \delayed_read_a_i_1__0_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__0_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    send_buffer_chipselect13_out : out STD_LOGIC;
    readdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    send_buffer_address : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arready_reg : in STD_LOGIC;
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awready_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4 : entity is "memory_dual_port";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4 is
  signal delayed_read_a : STD_LOGIC;
  signal delayed_read_a_i_1_n_0 : STD_LOGIC;
  signal \^send_buffer_chipselect13_out\ : STD_LOGIC;
begin
  send_buffer_chipselect13_out <= \^send_buffer_chipselect13_out\;
\RAM[0].U\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b_5
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(1 downto 0) => S_AXI_0_ARADDR(1 downto 0),
      S_AXI_0_AWADDR(1 downto 0) => S_AXI_0_AWADDR(1 downto 0),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => axi_awready_reg_0,
      axi_wready_reg => axi_wready_reg,
      dap_send_buffer_select_reg => \^send_buffer_chipselect13_out\,
      delayed_read_a => delayed_read_a,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0)
    );
delayed_read_a_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0000"
    )
        port map (
      I0 => S_AXI_0_WVALID,
      I1 => S_AXI_0_AWVALID,
      I2 => axi_awready_reg,
      I3 => axi_wready_reg,
      I4 => \^send_buffer_chipselect13_out\,
      O => delayed_read_a_i_1_n_0
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => delayed_read_a_i_1_n_0,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1\ is
  port (
    RAM_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    recv_buffer_chipselect1 : out STD_LOGIC;
    RAM_reg_0 : out STD_LOGIC;
    S_AXI_0_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_awready_reg : in STD_LOGIC;
    S_AXI_0_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1\ : entity is "memory_dual_port";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1\ is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__3_n_0\ : STD_LOGIC;
begin
\RAM[0].U\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized1\
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => ADDRBWRADDR(3 downto 0),
      RAM_reg_0(5 downto 0) => RAM_reg(5 downto 0),
      RAM_reg_1 => RAM_reg_0,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(7 downto 0) => S_AXI_0_ARADDR(7 downto 0),
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(7 downto 0) => S_AXI_0_AWADDR(7 downto 0),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      WEA(0) => WEA(0),
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg_0,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      dap_recv_buffer_select_reg => recv_buffer_chipselect1,
      \data_reg_reg[31]\(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      delayed_read_a => delayed_read_a,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
\delayed_read_a_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_awready_reg,
      I1 => S_AXI_0_ARVALID,
      I2 => axi_arready_reg,
      I3 => axi_rvalid_reg,
      I4 => S_AXI_0_ARADDR(7),
      O => \delayed_read_a_i_1__3_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__3_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10\ is
  port (
    RAM_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    recv_buffer_chipselect1 : out STD_LOGIC;
    RAM_reg_0 : out STD_LOGIC;
    S_AXI_3_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_awready_reg : in STD_LOGIC;
    S_AXI_3_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10\ : entity is "memory_dual_port";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10\ is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__6_n_0\ : STD_LOGIC;
begin
\RAM[0].U\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized7\
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      RAM_reg_0(3 downto 0) => RAM_reg(3 downto 0),
      RAM_reg_1 => RAM_reg_0,
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(5 downto 0) => S_AXI_3_ARADDR(5 downto 0),
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(5 downto 0) => S_AXI_3_AWADDR(5 downto 0),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      WEA(0) => WEA(0),
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg_0,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      dap_recv_buffer_select_reg => recv_buffer_chipselect1,
      \data_reg_reg[31]\(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      delayed_read_a => delayed_read_a,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
\delayed_read_a_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_awready_reg,
      I1 => S_AXI_3_ARVALID,
      I2 => axi_arready_reg,
      I3 => axi_rvalid_reg,
      I4 => S_AXI_3_ARADDR(5),
      O => \delayed_read_a_i_1__6_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__6_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4\ is
  port (
    RAM_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    recv_buffer_chipselect1 : out STD_LOGIC;
    RAM_reg_0 : out STD_LOGIC;
    S_AXI_2_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_awready_reg : in STD_LOGIC;
    S_AXI_2_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4\ : entity is "memory_dual_port";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4\ is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__4_n_0\ : STD_LOGIC;
begin
\RAM[0].U\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized3\
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => ADDRBWRADDR(3 downto 0),
      RAM_reg_0(5 downto 0) => RAM_reg(5 downto 0),
      RAM_reg_1 => RAM_reg_0,
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(7 downto 0) => S_AXI_2_ARADDR(7 downto 0),
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(7 downto 0) => S_AXI_2_AWADDR(7 downto 0),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      WEA(0) => WEA(0),
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg_0,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      dap_recv_buffer_select_reg => recv_buffer_chipselect1,
      \data_reg_reg[31]\(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      delayed_read_a => delayed_read_a,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
\delayed_read_a_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_awready_reg,
      I1 => S_AXI_2_ARVALID,
      I2 => axi_arready_reg,
      I3 => axi_rvalid_reg,
      I4 => S_AXI_2_ARADDR(7),
      O => \delayed_read_a_i_1__4_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__4_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7\ is
  port (
    RAM_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    recv_buffer_readdata1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    recv_buffer_chipselect1 : out STD_LOGIC;
    RAM_reg_0 : out STD_LOGIC;
    S_AXI_1_ACLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_awready_reg : in STD_LOGIC;
    S_AXI_1_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_wready_reg : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7\ : entity is "memory_dual_port";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7\ is
  signal delayed_read_a : STD_LOGIC;
  signal \delayed_read_a_i_1__5_n_0\ : STD_LOGIC;
begin
\RAM[0].U\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rams_32b__parameterized5\
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => ADDRBWRADDR(3 downto 0),
      RAM_reg_0(5 downto 0) => RAM_reg(5 downto 0),
      RAM_reg_1 => RAM_reg_0,
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(7 downto 0) => S_AXI_1_ARADDR(7 downto 0),
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(7 downto 0) => S_AXI_1_AWADDR(7 downto 0),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      WEA(0) => WEA(0),
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => axi_awready_reg_0,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      dap_recv_buffer_select_reg => recv_buffer_chipselect1,
      \data_reg_reg[31]\(31 downto 0) => \data_reg_reg[31]\(31 downto 0),
      delayed_read_a => delayed_read_a,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
\delayed_read_a_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_awready_reg,
      I1 => S_AXI_1_ARVALID,
      I2 => axi_arready_reg,
      I3 => axi_rvalid_reg,
      I4 => S_AXI_1_ARADDR(7),
      O => \delayed_read_a_i_1__5_n_0\
    );
delayed_read_a_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \delayed_read_a_i_1__5_n_0\,
      Q => delayed_read_a,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_2D_Nostrum is
  port (
    \channel_status_reg[3][0]\ : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    write_R : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_status_reg[3][0]_0\ : out STD_LOGIC;
    \channel_status_reg[1][1]_0\ : out STD_LOGIC;
    \channel_status_reg[3][0]_1\ : out STD_LOGIC;
    \channel_status_reg[1][1]_1\ : out STD_LOGIC;
    \channel_status_reg[3][0]_2\ : out STD_LOGIC;
    \channel_status_reg[1][1]_2\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    channel_nr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \msg_length_reg_reg[4][6]\ : out STD_LOGIC;
    \msg_length_reg_reg[0][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[5][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[1][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][6]_0\ : out STD_LOGIC;
    \msg_length_reg_reg[2][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[7][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[3][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \msg_length_reg_reg[6][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_state_reg[1]\ : out STD_LOGIC;
    \Outport[6]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \recv_state_reg[0]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \recv_state_reg[1]_0\ : out STD_LOGIC;
    write_R_reg : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \recv_state_reg[0]_0\ : out STD_LOGIC;
    \recv_counter_reg[2][0]\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC;
    \recv_address_reg[8]_6\ : out STD_LOGIC;
    \recv_address_reg[8]_7\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \data_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \recv_state_reg[1]_1\ : out STD_LOGIC;
    \recv_state_reg[1]_2\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \recv_state_reg[0]_1\ : out STD_LOGIC;
    \recv_counter_reg[2][0]_0\ : out STD_LOGIC;
    \recv_address_reg[8]_8\ : out STD_LOGIC;
    \recv_address_reg[8]_9\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC;
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_10\ : out STD_LOGIC;
    \recv_address_reg[8]_11\ : out STD_LOGIC;
    \recv_address_reg[8]_12\ : out STD_LOGIC;
    \recv_address_reg[8]_13\ : out STD_LOGIC;
    \recv_address_reg[8]_14\ : out STD_LOGIC;
    \data_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \recv_state_reg[1]_3\ : out STD_LOGIC;
    \recv_address_reg[6]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \recv_state_reg[0]_2\ : out STD_LOGIC;
    \recv_counter_reg[0][0]\ : out STD_LOGIC;
    channel_nr_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_counter_reg[2][0]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_15\ : out STD_LOGIC;
    \recv_address_reg[8]_16\ : out STD_LOGIC;
    \recv_address_reg[7]_3\ : out STD_LOGIC;
    \recv_address_reg[7]_4\ : out STD_LOGIC;
    \recv_address_reg[7]_5\ : out STD_LOGIC;
    \data_reg_reg[31]_1\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    reset : out STD_LOGIC;
    read_R : out STD_LOGIC_VECTOR ( 3 downto 0 );
    recv_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]\ : in STD_LOGIC;
    recv_state_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]_0\ : in STD_LOGIC;
    recv_state_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]_1\ : in STD_LOGIC;
    recv_state_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_address_reg[8]_2\ : in STD_LOGIC;
    \toggle_bits_noc_side_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_ARESETN : in STD_LOGIC;
    write_R_reg_0 : in STD_LOGIC;
    \mem_reg[45]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\ : in STD_LOGIC;
    toggle_address_noc_side : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\ : in STD_LOGIC;
    channel_nr_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_reg[41]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    channel_nr_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mem_reg[47]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Enable]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    \outport_reg[64]\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]_0\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]_1\ : in STD_LOGIC_VECTOR ( 58 downto 0 );
    \outport_reg[64]_2\ : in STD_LOGIC_VECTOR ( 58 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_2D_Nostrum;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_2D_Nostrum is
  signal \interconnect_out[0][0]_8\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[0][2]_9\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[1][0]_0\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[1][3]_1\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[2][1]_16\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[2][2]_17\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[3][1]_24\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \interconnect_out[3][3]_25\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \^reset\ : STD_LOGIC;
begin
  reset <= \^reset\;
\UX[0].UY[0].UZ[0].UD\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      \G0.mem_reg[64]\(58 downto 34) => \interconnect_out[0][0]_8\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \interconnect_out[0][0]_8\(33 downto 0),
      \G0.mem_reg[64]_0\(58 downto 34) => \interconnect_out[0][2]_9\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \interconnect_out[0][2]_9\(33 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2 downto 0),
      \Outport[1]\(58 downto 34) => \interconnect_out[2][1]_16\(64 downto 40),
      \Outport[1]\(33 downto 0) => \interconnect_out[2][1]_16\(33 downto 0),
      \Outport[6]\(37 downto 0) => \Outport[6]\(37 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => \^reset\,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      channel_nr(0) => channel_nr(1),
      \channel_status_reg[1][1]\ => \channel_status_reg[1][1]\,
      \channel_status_reg[3][0]\ => \channel_status_reg[3][0]\,
      \mem_address_reg[8]\ => \mem_address_reg[8]\,
      \mem_reg[45]\ => \mem_reg[45]\,
      \mem_reg[64]\(58 downto 34) => \interconnect_out[1][3]_1\(64 downto 40),
      \mem_reg[64]\(33 downto 0) => \interconnect_out[1][3]_1\(33 downto 0),
      \msg_length_reg_reg[0][6]\(0) => \msg_length_reg_reg[0][6]\(0),
      \msg_length_reg_reg[1][6]\(0) => \msg_length_reg_reg[1][6]\(0),
      \msg_length_reg_reg[2][6]\(0) => \msg_length_reg_reg[2][6]\(0),
      \msg_length_reg_reg[3][6]\(0) => \msg_length_reg_reg[3][6]\(0),
      \msg_length_reg_reg[4][6]\ => \msg_length_reg_reg[4][6]\,
      \msg_length_reg_reg[5][6]\(0) => \msg_length_reg_reg[5][6]\(0),
      \msg_length_reg_reg[6][6]\(0) => \msg_length_reg_reg[6][6]\(0),
      \msg_length_reg_reg[7][6]\(0) => \msg_length_reg_reg[7][6]\(0),
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]_0\(58 downto 0),
      read_R(0) => read_R(0),
      \recv_address_reg[7]\ => channel_nr(0),
      \recv_address_reg[7]_0\ => \recv_address_reg[7]\,
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_0\,
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_2\,
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_3\,
      \recv_counter_reg[2][6]\(0) => \recv_counter_reg[2][6]\(0),
      \recv_counter_reg[2][6]_0\ => \recv_counter_reg[2][6]_0\,
      recv_state(1 downto 0) => recv_state(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      \recv_state_reg[1]\ => \recv_state_reg[1]\,
      toggle_address_noc_side(0) => toggle_address_noc_side(0),
      \toggle_bits_noc_side_reg[2]\(0) => \toggle_bits_noc_side_reg[2]\(0),
      write_R => write_R(0),
      write_R_reg_0 => write_R_reg_0
    );
\UX[0].UY[1].UZ[0].UD\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized1\
     port map (
      D(58 downto 34) => \interconnect_out[0][0]_8\(64 downto 40),
      D(33 downto 0) => \interconnect_out[0][0]_8\(33 downto 0),
      \G0.mem_reg[64]\(58 downto 34) => \interconnect_out[2][1]_16\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \interconnect_out[2][1]_16\(33 downto 0),
      \G0.mem_reg[64]_0\(58 downto 34) => \interconnect_out[2][2]_17\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \interconnect_out[2][2]_17\(33 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ => \G_recv_channels_1.recv_channel_info_reg[3][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0),
      \Outport[3]\(58 downto 34) => \interconnect_out[3][3]_25\(64 downto 40),
      \Outport[3]\(33 downto 0) => \interconnect_out[3][3]_25\(33 downto 0),
      Q(39 downto 0) => write_R_reg(39 downto 0),
      SR(0) => \^reset\,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      channel_nr_4(0) => channel_nr_4(0),
      \channel_status_reg[1][1]\ => \channel_status_reg[1][1]_0\,
      \channel_status_reg[3][0]\ => \channel_status_reg[3][0]_0\,
      \data_reg_reg[31]\(23 downto 0) => \data_reg_reg[31]\(23 downto 0),
      \mem_address_reg[8]\ => \mem_address_reg[8]_0\,
      \mem_reg[41]\ => \mem_reg[41]\,
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]_1\(58 downto 0),
      read_R(0) => read_R(2),
      \recv_address_reg[7]\ => \recv_address_reg[7]_0\,
      \recv_address_reg[8]\ => \recv_address_reg[8]_4\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_5\,
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_6\,
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_7\,
      \recv_counter_reg[2][0]\ => \recv_counter_reg[2][0]\,
      recv_state_1(1 downto 0) => recv_state_1(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]_0\,
      \recv_state_reg[1]\ => \recv_state_reg[1]_0\,
      write_R => write_R(2)
    );
\UX[1].UY[0].UZ[0].UD\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized3\
     port map (
      D(58 downto 34) => \interconnect_out[0][2]_9\(64 downto 40),
      D(33 downto 0) => \interconnect_out[0][2]_9\(33 downto 0),
      \G0.mem_reg[64]\(58 downto 34) => \interconnect_out[1][0]_0\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \interconnect_out[1][0]_0\(33 downto 0),
      \G0.mem_reg[64]_0\(58 downto 34) => \interconnect_out[1][3]_1\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \interconnect_out[1][3]_1\(33 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(4 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(4 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(6 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(6 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0\(3 downto 0),
      \Outport[1]\(58 downto 34) => \interconnect_out[3][1]_24\(64 downto 40),
      \Outport[1]\(33 downto 0) => \interconnect_out[3][1]_24\(33 downto 0),
      Q(39 downto 0) => \recv_state_reg[1]_2\(39 downto 0),
      SR(0) => \^reset\,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      channel_nr_5(0) => channel_nr_5(0),
      \channel_status_reg[1][1]\ => \channel_status_reg[1][1]_1\,
      \channel_status_reg[3][0]\ => \channel_status_reg[3][0]_1\,
      \data_reg_reg[31]\(23 downto 0) => \data_reg_reg[31]_0\(23 downto 0),
      \mem_address_reg[8]\ => \mem_address_reg[8]_1\,
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]\(58 downto 0),
      read_R(0) => read_R(1),
      \recv_address_reg[7]\ => \recv_address_reg[7]_1\,
      \recv_address_reg[7]_0\ => \recv_address_reg[7]_2\,
      \recv_address_reg[8]\ => \recv_address_reg[8]_8\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_9\,
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_10\,
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_11\,
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_12\,
      \recv_address_reg[8]_4\ => \recv_address_reg[8]_13\,
      \recv_address_reg[8]_5\ => \recv_address_reg[8]_14\,
      \recv_counter_reg[2][0]\ => \recv_counter_reg[2][0]_0\,
      recv_state_2(1 downto 0) => recv_state_2(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]_1\,
      \recv_state_reg[1]\ => write_R(1),
      \recv_state_reg[1]_0\ => \recv_state_reg[1]_1\
    );
\UX[1].UY[1].UZ[0].UD\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_3D_Nostrum_Switch__parameterized5\
     port map (
      D(58 downto 34) => \interconnect_out[1][0]_0\(64 downto 40),
      D(33 downto 0) => \interconnect_out[1][0]_0\(33 downto 0),
      \G0.mem_reg[64]\(58 downto 34) => \interconnect_out[3][1]_24\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \interconnect_out[3][1]_24\(33 downto 0),
      \G0.mem_reg[64]_0\(58 downto 34) => \interconnect_out[3][3]_25\(64 downto 40),
      \G0.mem_reg[64]_0\(33 downto 0) => \interconnect_out[3][3]_25\(33 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1\,
      \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\ => \G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0\,
      \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\ => \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\,
      \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(1 downto 0) => \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ => \G_recv_channels_1.recv_channel_info_reg[3][Enable]_0\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1\(3 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3 downto 0) => \G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0\(3 downto 0),
      Q(37 downto 0) => \recv_address_reg[6]\(37 downto 0),
      SR(0) => \^reset\,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      channel_nr_0(0) => channel_nr_0(0),
      \channel_status_reg[1][1]\ => \channel_status_reg[1][1]_2\,
      \channel_status_reg[3][0]\ => \channel_status_reg[3][0]_2\,
      \data_reg_reg[31]\(23 downto 0) => \data_reg_reg[31]_1\(23 downto 0),
      \mem_address_reg[8]\ => \mem_address_reg[8]_2\,
      \mem_reg[47]\ => \mem_reg[47]\,
      \mem_reg[64]\(58 downto 34) => \interconnect_out[2][2]_17\(64 downto 40),
      \mem_reg[64]\(33 downto 0) => \interconnect_out[2][2]_17\(33 downto 0),
      \outport_reg[64]\(58 downto 0) => \outport_reg[64]_2\(58 downto 0),
      read_R(0) => read_R(3),
      \recv_address_reg[7]\ => \recv_address_reg[7]_3\,
      \recv_address_reg[7]_0\ => \recv_address_reg[7]_4\,
      \recv_address_reg[7]_1\ => \recv_address_reg[7]_5\,
      \recv_address_reg[8]\ => \recv_address_reg[8]_15\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]_16\,
      \recv_counter_reg[0][0]\ => \recv_counter_reg[0][0]\,
      \recv_counter_reg[2][0]\ => \recv_counter_reg[2][0]_1\,
      recv_state_3(1 downto 0) => recv_state_3(1 downto 0),
      \recv_state_reg[0]\ => \recv_state_reg[0]_2\,
      \recv_state_reg[1]\ => \recv_state_reg[1]_3\,
      write_R => write_R(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni is
  port (
    old_GlobalSync_reg : out STD_LOGIC;
    recv_buffer_write_reg : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    NoC_Irq_0 : out STD_LOGIC;
    \channel_nr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_bits_noc_side_reg[2]\ : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC;
    \recv_address_reg[7]_3\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \recv_address_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]_5\ : out STD_LOGIC;
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \channel_status_reg[2][0]\ : out STD_LOGIC;
    slave_irq0 : out STD_LOGIC;
    slave_irq0_0 : out STD_LOGIC;
    slave_irq0_1 : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    S_AXI_0_ARESETN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_0_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[46]\ : in STD_LOGIC;
    \Outport[6]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[47]\ : in STD_LOGIC;
    \mem_reg[52]\ : in STD_LOGIC;
    \mem_reg[49]\ : in STD_LOGIC;
    \mem_reg[48]\ : in STD_LOGIC;
    old_heartbeat : in STD_LOGIC;
    old_heartbeat_2 : in STD_LOGIC;
    old_heartbeat_3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mem_reg[64]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_bits_noc_side_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni is
  signal \^noc_irq_0\ : STD_LOGIC;
  signal \channel_nr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^channel_nr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal dap_recv_buffer_select : STD_LOGIC;
  signal dap_rni_select : STD_LOGIC;
  signal dap_send_buffer_select : STD_LOGIC;
  signal \heartbeat_generator.GlobalSync_retimed_i_1_n_0\ : STD_LOGIC;
  signal \heartbeat_generator.setup_i_1_n_0\ : STD_LOGIC;
  signal interface_n_13 : STD_LOGIC;
  signal interface_n_14 : STD_LOGIC;
  signal interface_n_15 : STD_LOGIC;
  signal interface_n_25 : STD_LOGIC;
  signal interface_n_26 : STD_LOGIC;
  signal interface_n_27 : STD_LOGIC;
  signal interface_n_29 : STD_LOGIC;
  signal interface_n_5 : STD_LOGIC;
  signal interface_n_6 : STD_LOGIC;
  signal interface_n_62 : STD_LOGIC;
  signal interface_n_66 : STD_LOGIC;
  signal interface_n_68 : STD_LOGIC;
  signal interface_n_9 : STD_LOGIC;
  signal internal_readdata_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_address : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \mem_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_address[8]_i_1_n_0\ : STD_LOGIC;
  signal \^old_globalsync_reg\ : STD_LOGIC;
  signal old_heartbeat_0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal recv_buffer_address1_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_address2 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_chipselect1 : STD_LOGIC;
  signal recv_buffer_n_0 : STD_LOGIC;
  signal recv_buffer_n_39 : STD_LOGIC;
  signal recv_buffer_readdata1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_write2 : STD_LOGIC;
  signal \^recv_buffer_write_reg\ : STD_LOGIC;
  signal recv_buffer_writedata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rni_chipselect6_out : STD_LOGIC;
  signal rni_readdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rni_readdata_delayed : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rni_readdata_delayed[31]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_4_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_5_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_6_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_3__1_n_0\ : STD_LOGIC;
  signal send_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal send_buffer_chipselect13_out : STD_LOGIC;
  signal send_clock_i_1_n_0 : STD_LOGIC;
  signal setup : STD_LOGIC;
  signal slave_address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal slave_irq_i_1_n_0 : STD_LOGIC;
  signal synchronize_flag : STD_LOGIC;
  signal synchronize_flag_i_1_n_0 : STD_LOGIC;
  signal toggle_address_noc_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_bits_noc_side_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \heartbeat_generator.GlobalSync_retimed_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \heartbeat_generator.setup_i_1\ : label is "soft_lutpair221";
begin
  NoC_Irq_0 <= \^noc_irq_0\;
  \channel_nr_reg[2]\(0) <= \^channel_nr_reg[2]\(0);
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  old_GlobalSync_reg <= \^old_globalsync_reg\;
  recv_buffer_write_reg <= \^recv_buffer_write_reg\;
  \toggle_bits_noc_side_reg[2]\ <= \^toggle_bits_noc_side_reg[2]\;
\S_AXI_0_RDATA[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(0),
      I1 => readdata_a(0),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(0),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(0)
    );
\S_AXI_0_RDATA[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(10),
      I1 => readdata_a(10),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(10),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(10)
    );
\S_AXI_0_RDATA[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(11),
      I1 => readdata_a(11),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(11),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(11)
    );
\S_AXI_0_RDATA[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(12),
      I1 => readdata_a(12),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(12),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(12)
    );
\S_AXI_0_RDATA[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(13),
      I1 => readdata_a(13),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(13),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(13)
    );
\S_AXI_0_RDATA[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(14),
      I1 => readdata_a(14),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(14),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(14)
    );
\S_AXI_0_RDATA[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(15),
      I1 => readdata_a(15),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(15),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(15)
    );
\S_AXI_0_RDATA[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(16),
      I1 => readdata_a(16),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(16),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(16)
    );
\S_AXI_0_RDATA[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(17),
      I1 => readdata_a(17),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(17),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(17)
    );
\S_AXI_0_RDATA[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(18),
      I1 => readdata_a(18),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(18),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(18)
    );
\S_AXI_0_RDATA[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(19),
      I1 => readdata_a(19),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(19),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(19)
    );
\S_AXI_0_RDATA[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(1),
      I1 => readdata_a(1),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(1),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(1)
    );
\S_AXI_0_RDATA[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(20),
      I1 => readdata_a(20),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(20),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(20)
    );
\S_AXI_0_RDATA[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(21),
      I1 => readdata_a(21),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(21),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(21)
    );
\S_AXI_0_RDATA[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(22),
      I1 => readdata_a(22),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(22),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(22)
    );
\S_AXI_0_RDATA[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(23),
      I1 => readdata_a(23),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(23),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(23)
    );
\S_AXI_0_RDATA[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(24),
      I1 => readdata_a(24),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(24),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(24)
    );
\S_AXI_0_RDATA[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(25),
      I1 => readdata_a(25),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(25),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(25)
    );
\S_AXI_0_RDATA[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(26),
      I1 => readdata_a(26),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(26),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(26)
    );
\S_AXI_0_RDATA[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(27),
      I1 => readdata_a(27),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(27),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(27)
    );
\S_AXI_0_RDATA[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(28),
      I1 => readdata_a(28),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(28),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(28)
    );
\S_AXI_0_RDATA[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(29),
      I1 => readdata_a(29),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(29),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(29)
    );
\S_AXI_0_RDATA[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(2),
      I1 => readdata_a(2),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(2),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(2)
    );
\S_AXI_0_RDATA[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(30),
      I1 => readdata_a(30),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(30),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(30)
    );
\S_AXI_0_RDATA[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(31),
      I1 => readdata_a(31),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(31),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(31)
    );
\S_AXI_0_RDATA[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(3),
      I1 => readdata_a(3),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(3),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(3)
    );
\S_AXI_0_RDATA[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(4),
      I1 => readdata_a(4),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(4),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(4)
    );
\S_AXI_0_RDATA[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(5),
      I1 => readdata_a(5),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(5),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(5)
    );
\S_AXI_0_RDATA[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(6),
      I1 => readdata_a(6),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(6),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(6)
    );
\S_AXI_0_RDATA[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(7),
      I1 => readdata_a(7),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(7),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(7)
    );
\S_AXI_0_RDATA[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(8),
      I1 => readdata_a(8),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(8),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(8)
    );
\S_AXI_0_RDATA[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => rni_readdata_delayed(9),
      I1 => readdata_a(9),
      I2 => dap_send_buffer_select,
      I3 => dap_recv_buffer_select,
      I4 => recv_buffer_readdata1(9),
      I5 => dap_rni_select,
      O => S_AXI_0_RDATA(9)
    );
\channel_nr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^channel_nr_reg[2]\(0),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_0_ARESETN,
      I5 => interface_n_9,
      O => \channel_nr[2]_i_1_n_0\
    );
dap_recv_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => recv_buffer_chipselect1,
      Q => dap_recv_buffer_select
    );
dap_rni_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_chipselect6_out,
      Q => dap_rni_select
    );
dap_send_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => send_buffer_chipselect13_out,
      Q => dap_send_buffer_select
    );
\heartbeat_generator.GlobalSync_retimed_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => interface_n_27,
      I1 => setup,
      I2 => \^old_globalsync_reg\,
      O => \heartbeat_generator.GlobalSync_retimed_i_1_n_0\
    );
\heartbeat_generator.setup_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => setup,
      I1 => p_3_in,
      O => \heartbeat_generator.setup_i_1_n_0\
    );
interface: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc
     port map (
      ADDRBWRADDR(2) => recv_buffer_n_0,
      ADDRBWRADDR(1 downto 0) => slave_address(2 downto 1),
      CO(0) => interface_n_66,
      D(8 downto 0) => D(8 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      E(0) => E(0),
      \FSM_sequential_xmit_state_reg[2]_0\ => send_clock_i_1_n_0,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      \G_send_channels_1.send_channel_info_reg[0][Enable]_0\ => interface_n_25,
      NoC_Irq_0 => \^noc_irq_0\,
      O1146 => interface_n_27,
      \Outport[6]\(30 downto 0) => \Outport[6]\(30 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      RAM_reg(0) => recv_buffer_address1_reg(9),
      RAM_reg_0(8 downto 0) => recv_buffer_address(8 downto 0),
      RAM_reg_1(31 downto 0) => recv_buffer_writedata(31 downto 0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(9 downto 8) => S_AXI_0_ARADDR(11 downto 10),
      S_AXI_0_ARADDR(7 downto 0) => S_AXI_0_ARADDR(7 downto 0),
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(9 downto 8) => S_AXI_0_AWADDR(11 downto 10),
      S_AXI_0_AWADDR(7 downto 0) => S_AXI_0_AWADDR(7 downto 0),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => \rni_readdata_delayed[31]_i_3_n_0\,
      axi_awready_reg_0 => \rni_readdata_delayed[31]_i_4_n_0\,
      axi_awready_reg_1 => \rni_readdata_delayed[6]_i_3__1_n_0\,
      axi_awready_reg_2 => axi_awready_reg,
      axi_awready_reg_3 => recv_buffer_n_39,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      \channel_nr_reg[2]_0\ => interface_n_9,
      \channel_nr_reg[2]_1\(0) => \^channel_nr_reg[2]\(0),
      \channel_status_reg[1][0]_0\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]_0\ => \^channel_status_reg[1][1]\,
      \channel_status_reg[2][0]_0\ => \channel_status_reg[2][0]\,
      dap_rni_select_reg => interface_n_29,
      \heartbeat_generator.GlobalSync_retimed_reg_0\ => slave_irq_i_1_n_0,
      \heartbeat_generator.setup_reg_0\ => \heartbeat_generator.GlobalSync_retimed_i_1_n_0\,
      \heartbeat_generator.setup_reg_1\ => \heartbeat_generator.setup_i_1_n_0\,
      mem_address(1 downto 0) => mem_address(8 downto 7),
      \mem_reg[31]\(23 downto 0) => \mem_reg[31]\(23 downto 0),
      \mem_reg[42]\ => \mem_reg[42]\,
      \mem_reg[46]\ => \mem_reg[46]\,
      \mem_reg[47]\ => \mem_reg[47]\,
      \mem_reg[48]\ => \mem_reg[48]\,
      \mem_reg[49]\ => \mem_reg[49]\,
      \mem_reg[52]\ => \mem_reg[52]\,
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\ => \mem_reg[64]_2\,
      \mem_reg[64]_3\(0) => \mem_reg[64]_3\(0),
      \mem_reg[64]_4\(0) => \mem_reg[64]_4\(0),
      \mem_reg[64]_5\(0) => \mem_reg[64]_5\(0),
      \mem_reg[64]_6\(0) => \mem_reg[64]_6\(0),
      \mem_reg[64]_7\(0) => \mem_reg[64]_7\(0),
      \mem_reg[64]_8\(0) => \mem_reg[64]_8\(0),
      \mem_reg[64]_9\(0) => \mem_reg[64]_9\(0),
      old_GlobalSync_reg_0 => \^old_globalsync_reg\,
      old_GlobalSync_reg_1 => synchronize_flag_i_1_n_0,
      old_heartbeat => old_heartbeat,
      old_heartbeat_0 => old_heartbeat_0,
      old_heartbeat_2 => old_heartbeat_2,
      old_heartbeat_3 => old_heartbeat_3,
      \out\(2) => interface_n_13,
      \out\(1) => interface_n_14,
      \out\(0) => interface_n_15,
      p_3_in => p_3_in,
      read_R(0) => read_R(0),
      \recv_address_reg[7]_0\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_1\(3 downto 0) => \recv_address_reg[7]_0\(3 downto 0),
      \recv_address_reg[7]_2\(3 downto 0) => \recv_address_reg[7]_1\(3 downto 0),
      \recv_address_reg[7]_3\ => \recv_address_reg[7]_2\,
      \recv_address_reg[7]_4\(5 downto 0) => \recv_address_reg[7]_3\(5 downto 0),
      \recv_address_reg[7]_5\(2 downto 0) => \recv_address_reg[7]_4\(2 downto 0),
      \recv_address_reg[7]_6\ => \recv_address_reg[7]_5\,
      \recv_address_reg[8]_0\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_1\(2 downto 0) => \recv_address_reg[8]_0\(2 downto 0),
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_3\(3 downto 0) => \recv_address_reg[8]_2\(3 downto 0),
      \recv_address_reg[8]_4\(2 downto 0) => \recv_address_reg[8]_3\(2 downto 0),
      \recv_address_reg[8]_5\ => \recv_address_reg[8]_4\,
      \recv_address_reg[8]_6\ => \recv_address_reg[8]_5\,
      recv_buffer_write_reg_0 => \^recv_buffer_write_reg\,
      \recv_state_reg[0]_0\ => \recv_state_reg[0]\,
      reset => reset,
      rni_chipselect6_out => rni_chipselect6_out,
      \rni_readdata_delayed_reg[0]\ => interface_n_62,
      \rni_readdata_delayed_reg[31]\(31 downto 0) => rni_readdata(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      \send_counter_reg[0]_0\ => interface_n_5,
      \send_counter_reg[0]_1\ => interface_n_6,
      setup => setup,
      slave_address(2 downto 1) => slave_address(6 downto 5),
      slave_address(0) => slave_address(0),
      slave_irq0 => slave_irq0,
      slave_irq0_0 => slave_irq0_0,
      slave_irq0_1 => slave_irq0_1,
      synchronize_flag => synchronize_flag,
      synchronize_flag_reg_0 => interface_n_26,
      toggle_address_noc_side(2) => toggle_address_noc_side(0),
      toggle_address_noc_side(1) => toggle_address_noc_side(1),
      toggle_address_noc_side(0) => toggle_address_noc_side(3),
      \toggle_bits_cpu_side_reg[0]_0\ => interface_n_68,
      \toggle_bits_noc_side_reg[2]_0\ => \^toggle_bits_noc_side_reg[2]\,
      \toggle_bits_noc_side_reg[2]_1\(0) => \toggle_bits_noc_side_reg[2]_0\(0),
      write_R(0) => write_R(0),
      write_R_reg => \channel_nr[2]_i_1_n_0\,
      write_R_reg_0 => \mem_address[8]_i_1_n_0\,
      write_R_reg_1 => \mem_address[7]_i_1_n_0\,
      write_R_reg_2 => write_R_reg
    );
\mem_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => D(7),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_0_ARESETN,
      I5 => mem_address(7),
      O => \mem_address[7]_i_1_n_0\
    );
\mem_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => D(8),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_0_ARESETN,
      I5 => mem_address(8),
      O => \mem_address[8]_i_1_n_0\
    );
recv_buffer: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized1\
     port map (
      ADDRARDADDR(9) => recv_buffer_address2(9),
      ADDRARDADDR(8 downto 0) => recv_buffer_address(8 downto 0),
      ADDRBWRADDR(3) => recv_buffer_address1_reg(9),
      ADDRBWRADDR(2 downto 1) => slave_address(6 downto 5),
      ADDRBWRADDR(0) => slave_address(0),
      RAM_reg(5) => recv_buffer_n_0,
      RAM_reg(4) => slave_address(7),
      RAM_reg(3 downto 0) => slave_address(4 downto 1),
      RAM_reg_0 => recv_buffer_n_39,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(7) => S_AXI_0_ARADDR(11),
      S_AXI_0_ARADDR(6 downto 4) => S_AXI_0_ARADDR(9 downto 7),
      S_AXI_0_ARADDR(3 downto 0) => S_AXI_0_ARADDR(4 downto 1),
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(7) => S_AXI_0_AWADDR(11),
      S_AXI_0_AWADDR(6 downto 4) => S_AXI_0_AWADDR(9 downto 7),
      S_AXI_0_AWADDR(3 downto 0) => S_AXI_0_AWADDR(4 downto 1),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => interface_n_25,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      \data_reg_reg[31]\(31 downto 0) => recv_buffer_writedata(31 downto 0),
      recv_buffer_chipselect1 => recv_buffer_chipselect1,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
recv_buffer_address20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_noc_side(3),
      I1 => \^toggle_bits_noc_side_reg[2]\,
      I2 => recv_buffer_address(8),
      I3 => toggle_address_noc_side(1),
      I4 => recv_buffer_address(7),
      I5 => toggle_address_noc_side(0),
      O => recv_buffer_address2(9)
    );
\rni_readdata_delayed[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0332000000000000"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_5_n_0\,
      I1 => slave_address(7),
      I2 => slave_address(5),
      I3 => slave_address(6),
      I4 => interface_n_29,
      I5 => rni_chipselect6_out,
      O => \rni_readdata_delayed[31]_i_3_n_0\
    );
\rni_readdata_delayed[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => interface_n_62,
      I1 => S_AXI_0_AWADDR(2),
      I2 => S_AXI_0_ARADDR(2),
      I3 => interface_n_25,
      I4 => S_AXI_0_AWADDR(0),
      I5 => S_AXI_0_ARADDR(0),
      O => \rni_readdata_delayed[31]_i_4_n_0\
    );
\rni_readdata_delayed[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033D33DDD"
    )
        port map (
      I0 => slave_address(0),
      I1 => slave_address(1),
      I2 => interface_n_25,
      I3 => S_AXI_0_ARADDR(2),
      I4 => S_AXI_0_AWADDR(2),
      I5 => \rni_readdata_delayed[31]_i_6_n_0\,
      O => \rni_readdata_delayed[31]_i_5_n_0\
    );
\rni_readdata_delayed[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAFFCAC"
    )
        port map (
      I0 => S_AXI_0_ARADDR(4),
      I1 => S_AXI_0_AWADDR(4),
      I2 => interface_n_25,
      I3 => S_AXI_0_ARADDR(3),
      I4 => S_AXI_0_AWADDR(3),
      O => \rni_readdata_delayed[31]_i_6_n_0\
    );
\rni_readdata_delayed[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABBAEAEAEBF"
    )
        port map (
      I0 => slave_address(6),
      I1 => interface_n_25,
      I2 => S_AXI_0_ARADDR(5),
      I3 => S_AXI_0_AWADDR(5),
      I4 => S_AXI_0_AWADDR(7),
      I5 => S_AXI_0_ARADDR(7),
      O => \rni_readdata_delayed[6]_i_3__1_n_0\
    );
\rni_readdata_delayed_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(0),
      Q => rni_readdata_delayed(0)
    );
\rni_readdata_delayed_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(10),
      Q => rni_readdata_delayed(10)
    );
\rni_readdata_delayed_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(11),
      Q => rni_readdata_delayed(11)
    );
\rni_readdata_delayed_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(12),
      Q => rni_readdata_delayed(12)
    );
\rni_readdata_delayed_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(13),
      Q => rni_readdata_delayed(13)
    );
\rni_readdata_delayed_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(14),
      Q => rni_readdata_delayed(14)
    );
\rni_readdata_delayed_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(15),
      Q => rni_readdata_delayed(15)
    );
\rni_readdata_delayed_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(16),
      Q => rni_readdata_delayed(16)
    );
\rni_readdata_delayed_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(17),
      Q => rni_readdata_delayed(17)
    );
\rni_readdata_delayed_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(18),
      Q => rni_readdata_delayed(18)
    );
\rni_readdata_delayed_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(19),
      Q => rni_readdata_delayed(19)
    );
\rni_readdata_delayed_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(1),
      Q => rni_readdata_delayed(1)
    );
\rni_readdata_delayed_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(20),
      Q => rni_readdata_delayed(20)
    );
\rni_readdata_delayed_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(21),
      Q => rni_readdata_delayed(21)
    );
\rni_readdata_delayed_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(22),
      Q => rni_readdata_delayed(22)
    );
\rni_readdata_delayed_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(23),
      Q => rni_readdata_delayed(23)
    );
\rni_readdata_delayed_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(24),
      Q => rni_readdata_delayed(24)
    );
\rni_readdata_delayed_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(25),
      Q => rni_readdata_delayed(25)
    );
\rni_readdata_delayed_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(26),
      Q => rni_readdata_delayed(26)
    );
\rni_readdata_delayed_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(27),
      Q => rni_readdata_delayed(27)
    );
\rni_readdata_delayed_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(28),
      Q => rni_readdata_delayed(28)
    );
\rni_readdata_delayed_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(29),
      Q => rni_readdata_delayed(29)
    );
\rni_readdata_delayed_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(2),
      Q => rni_readdata_delayed(2)
    );
\rni_readdata_delayed_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(30),
      Q => rni_readdata_delayed(30)
    );
\rni_readdata_delayed_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(31),
      Q => rni_readdata_delayed(31)
    );
\rni_readdata_delayed_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(3),
      Q => rni_readdata_delayed(3)
    );
\rni_readdata_delayed_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(4),
      Q => rni_readdata_delayed(4)
    );
\rni_readdata_delayed_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(5),
      Q => rni_readdata_delayed(5)
    );
\rni_readdata_delayed_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(6),
      Q => rni_readdata_delayed(6)
    );
\rni_readdata_delayed_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(7),
      Q => rni_readdata_delayed(7)
    );
\rni_readdata_delayed_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(8),
      Q => rni_readdata_delayed(8)
    );
\rni_readdata_delayed_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      CLR => reset,
      D => rni_readdata(9),
      Q => rni_readdata_delayed(9)
    );
send_buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_4
     port map (
      ADDRBWRADDR(8) => recv_buffer_n_0,
      ADDRBWRADDR(7 downto 0) => slave_address(7 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(1 downto 0) => S_AXI_0_ARADDR(11 downto 10),
      S_AXI_0_AWADDR(1 downto 0) => S_AXI_0_AWADDR(11 downto 10),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      axi_arready_reg => interface_n_29,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => interface_n_25,
      axi_wready_reg => axi_wready_reg,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      send_buffer_chipselect13_out => send_buffer_chipselect13_out
    );
send_clock_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDD8CCC"
    )
        port map (
      I0 => interface_n_13,
      I1 => interface_n_5,
      I2 => interface_n_6,
      I3 => interface_n_14,
      I4 => interface_n_15,
      O => send_clock_i_1_n_0
    );
slave_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^old_globalsync_reg\,
      I1 => old_heartbeat_0,
      I2 => S_AXI_0_ARESETN,
      I3 => \^noc_irq_0\,
      O => slave_irq_i_1_n_0
    );
synchronize_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF40444444"
    )
        port map (
      I0 => old_heartbeat_0,
      I1 => \^old_globalsync_reg\,
      I2 => interface_n_26,
      I3 => interface_n_66,
      I4 => interface_n_68,
      I5 => synchronize_flag,
      O => synchronize_flag_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1\ is
  port (
    slave_reset : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[1]\ : out STD_LOGIC;
    recv_buffer_write_reg : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : out STD_LOGIC;
    NoC_Irq_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[7]_3\ : out STD_LOGIC;
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_ACLK : in STD_LOGIC;
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    S_AXI_2_ARESETN : in STD_LOGIC;
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_2_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ : in STD_LOGIC;
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[53]\ : in STD_LOGIC;
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1\ : entity is "kth_Nostrum_rni";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^noc_irq_2\ : STD_LOGIC;
  signal channel_nr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_nr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal dap_recv_buffer_select_reg_n_0 : STD_LOGIC;
  signal dap_rni_select_reg_n_0 : STD_LOGIC;
  signal dap_send_buffer_select_reg_n_0 : STD_LOGIC;
  signal interface_n_13 : STD_LOGIC;
  signal interface_n_14 : STD_LOGIC;
  signal interface_n_15 : STD_LOGIC;
  signal interface_n_25 : STD_LOGIC;
  signal interface_n_26 : STD_LOGIC;
  signal interface_n_27 : STD_LOGIC;
  signal interface_n_6 : STD_LOGIC;
  signal interface_n_66 : STD_LOGIC;
  signal interface_n_7 : STD_LOGIC;
  signal interface_n_70 : STD_LOGIC;
  signal interface_n_72 : STD_LOGIC;
  signal interface_n_9 : STD_LOGIC;
  signal internal_readdata_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_address : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \mem_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_address[8]_i_1_n_0\ : STD_LOGIC;
  signal readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal recv_buffer_address1_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_address2 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_chipselect1 : STD_LOGIC;
  signal recv_buffer_n_0 : STD_LOGIC;
  signal recv_buffer_n_39 : STD_LOGIC;
  signal recv_buffer_readdata1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_write2 : STD_LOGIC;
  signal \^recv_buffer_write_reg\ : STD_LOGIC;
  signal recv_buffer_writedata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rni_chipselect6_out : STD_LOGIC;
  signal rni_readdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rni_readdata_delayed[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[10]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[11]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[12]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[13]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[14]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[15]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[16]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[17]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[18]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[19]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[1]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[20]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[21]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[22]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[23]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[24]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[25]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[26]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[27]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[28]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[29]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[2]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[30]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[31]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[3]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[4]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[5]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[6]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[7]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[8]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[9]\ : STD_LOGIC;
  signal send_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal send_buffer_chipselect13_out : STD_LOGIC;
  signal send_clock_i_1_n_0 : STD_LOGIC;
  signal slave_address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal slave_irq_i_1_n_0 : STD_LOGIC;
  signal \^slave_reset\ : STD_LOGIC;
  signal synchronize_flag : STD_LOGIC;
  signal synchronize_flag_i_1_n_0 : STD_LOGIC;
  signal toggle_address_noc_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_bits_cpu_side_reg[1]\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  NoC_Irq_2 <= \^noc_irq_2\;
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  recv_buffer_write_reg <= \^recv_buffer_write_reg\;
  slave_reset <= \^slave_reset\;
  \toggle_bits_cpu_side_reg[1]\ <= \^toggle_bits_cpu_side_reg[1]\;
\S_AXI_2_RDATA[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[0]\,
      I1 => readdata_a(0),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(0),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(0)
    );
\S_AXI_2_RDATA[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[10]\,
      I1 => readdata_a(10),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(10),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(10)
    );
\S_AXI_2_RDATA[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[11]\,
      I1 => readdata_a(11),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(11),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(11)
    );
\S_AXI_2_RDATA[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[12]\,
      I1 => readdata_a(12),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(12),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(12)
    );
\S_AXI_2_RDATA[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[13]\,
      I1 => readdata_a(13),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(13),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(13)
    );
\S_AXI_2_RDATA[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[14]\,
      I1 => readdata_a(14),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(14),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(14)
    );
\S_AXI_2_RDATA[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[15]\,
      I1 => readdata_a(15),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(15),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(15)
    );
\S_AXI_2_RDATA[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[16]\,
      I1 => readdata_a(16),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(16),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(16)
    );
\S_AXI_2_RDATA[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[17]\,
      I1 => readdata_a(17),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(17),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(17)
    );
\S_AXI_2_RDATA[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[18]\,
      I1 => readdata_a(18),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(18),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(18)
    );
\S_AXI_2_RDATA[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[19]\,
      I1 => readdata_a(19),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(19),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(19)
    );
\S_AXI_2_RDATA[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[1]\,
      I1 => readdata_a(1),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(1),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(1)
    );
\S_AXI_2_RDATA[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[20]\,
      I1 => readdata_a(20),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(20),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(20)
    );
\S_AXI_2_RDATA[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[21]\,
      I1 => readdata_a(21),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(21),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(21)
    );
\S_AXI_2_RDATA[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[22]\,
      I1 => readdata_a(22),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(22),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(22)
    );
\S_AXI_2_RDATA[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[23]\,
      I1 => readdata_a(23),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(23),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(23)
    );
\S_AXI_2_RDATA[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[24]\,
      I1 => readdata_a(24),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(24),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(24)
    );
\S_AXI_2_RDATA[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[25]\,
      I1 => readdata_a(25),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(25),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(25)
    );
\S_AXI_2_RDATA[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[26]\,
      I1 => readdata_a(26),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(26),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(26)
    );
\S_AXI_2_RDATA[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[27]\,
      I1 => readdata_a(27),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(27),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(27)
    );
\S_AXI_2_RDATA[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[28]\,
      I1 => readdata_a(28),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(28),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(28)
    );
\S_AXI_2_RDATA[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[29]\,
      I1 => readdata_a(29),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(29),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(29)
    );
\S_AXI_2_RDATA[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[2]\,
      I1 => readdata_a(2),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(2),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(2)
    );
\S_AXI_2_RDATA[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[30]\,
      I1 => readdata_a(30),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(30),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(30)
    );
\S_AXI_2_RDATA[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[31]\,
      I1 => readdata_a(31),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(31),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(31)
    );
\S_AXI_2_RDATA[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[3]\,
      I1 => readdata_a(3),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(3),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(3)
    );
\S_AXI_2_RDATA[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[4]\,
      I1 => readdata_a(4),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(4),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(4)
    );
\S_AXI_2_RDATA[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[5]\,
      I1 => readdata_a(5),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(5),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(5)
    );
\S_AXI_2_RDATA[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[6]\,
      I1 => readdata_a(6),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(6),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(6)
    );
\S_AXI_2_RDATA[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[7]\,
      I1 => readdata_a(7),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(7),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(7)
    );
\S_AXI_2_RDATA[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[8]\,
      I1 => readdata_a(8),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(8),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(8)
    );
\S_AXI_2_RDATA[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[9]\,
      I1 => readdata_a(9),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(9),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_2_RDATA(9)
    );
\channel_nr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => channel_nr(2),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_2_ARESETN,
      I5 => interface_n_9,
      O => \channel_nr[2]_i_1_n_0\
    );
dap_recv_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => recv_buffer_chipselect1,
      Q => dap_recv_buffer_select_reg_n_0
    );
dap_rni_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_chipselect6_out,
      Q => dap_rni_select_reg_n_0
    );
dap_send_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => send_buffer_chipselect13_out,
      Q => dap_send_buffer_select_reg_n_0
    );
interface: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized1\
     port map (
      ADDRBWRADDR(0) => recv_buffer_address1_reg(9),
      CO(0) => interface_n_70,
      D(31 downto 0) => rni_readdata(31 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      \FSM_sequential_xmit_state_reg[2]_0\ => send_clock_i_1_n_0,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0\ => interface_n_26,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\,
      Heartbeat => Heartbeat,
      NoC_Irq_2 => \^noc_irq_2\,
      Q(3 downto 0) => Q(3 downto 0),
      RAM_reg(2 downto 1) => slave_address(6 downto 5),
      RAM_reg(0) => slave_address(0),
      RAM_reg_0(8 downto 0) => recv_buffer_address(8 downto 0),
      RAM_reg_1(31 downto 0) => recv_buffer_writedata(31 downto 0),
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(9 downto 8) => S_AXI_2_ARADDR(11 downto 10),
      S_AXI_2_ARADDR(7 downto 0) => S_AXI_2_ARADDR(7 downto 0),
      S_AXI_2_ARESETN => S_AXI_2_ARESETN,
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(9 downto 8) => S_AXI_2_AWADDR(11 downto 10),
      S_AXI_2_AWADDR(7 downto 0) => S_AXI_2_AWADDR(7 downto 0),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => \rni_readdata_delayed[31]_i_3__0_n_0\,
      axi_awready_reg_0 => \rni_readdata_delayed[0]_i_6__0_n_0\,
      axi_awready_reg_1 => \rni_readdata_delayed[31]_i_4__0_n_0\,
      axi_awready_reg_2 => \rni_readdata_delayed[6]_i_3__2_n_0\,
      axi_awready_reg_3 => axi_awready_reg,
      axi_awready_reg_4 => recv_buffer_n_39,
      axi_awready_reg_5(0) => recv_buffer_n_0,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      channel_nr(1) => channel_nr(2),
      channel_nr(0) => channel_nr(0),
      \channel_nr_reg[2]_0\ => interface_n_9,
      \channel_status_reg[1][0]_0\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]_0\ => \^channel_status_reg[1][1]\,
      dap_rni_select_reg => interface_n_27,
      \global_clock_reg[0]_0\ => \^slave_reset\,
      \heartbeat_generator.GlobalSync_retimed_reg\ => slave_irq_i_1_n_0,
      mem_address(1 downto 0) => mem_address(8 downto 7),
      \mem_reg[31]\(23 downto 0) => \mem_reg[31]\(23 downto 0),
      \mem_reg[42]\ => \mem_reg[42]\,
      \mem_reg[53]\ => \mem_reg[53]\,
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\(39 downto 0) => \mem_reg[64]_2\(39 downto 0),
      old_GlobalSync_reg_0 => synchronize_flag_i_1_n_0,
      \out\(2) => interface_n_13,
      \out\(1) => interface_n_14,
      \out\(0) => interface_n_15,
      read_R(0) => read_R(0),
      \recv_address_reg[7]_0\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_1\(3 downto 0) => \recv_address_reg[7]_0\(3 downto 0),
      \recv_address_reg[7]_2\(3 downto 0) => \recv_address_reg[7]_1\(3 downto 0),
      \recv_address_reg[7]_3\ => \recv_address_reg[7]_2\,
      \recv_address_reg[7]_4\ => \recv_address_reg[7]_3\,
      \recv_address_reg[8]_0\ => \^d\(0),
      \recv_address_reg[8]_1\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_2\(3 downto 0) => \recv_address_reg[8]_0\(3 downto 0),
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_4\(2 downto 0) => \recv_address_reg[8]_2\(2 downto 0),
      \recv_address_reg[8]_5\(0) => \recv_address_reg[8]_3\(0),
      recv_buffer_write_reg_0 => \^recv_buffer_write_reg\,
      \recv_state_reg[0]_0\ => \recv_state_reg[0]\,
      rni_chipselect6_out => rni_chipselect6_out,
      \rni_readdata_delayed_reg[0]\ => interface_n_66,
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      \send_counter_reg[0]_0\ => interface_n_6,
      \send_counter_reg[0]_1\ => interface_n_7,
      slave_address(1 downto 0) => slave_address(2 downto 1),
      slave_irq0 => slave_irq0,
      synchronize_flag => synchronize_flag,
      synchronize_flag_reg_0 => interface_n_25,
      toggle_address_noc_side(0 to 3) => toggle_address_noc_side(0 to 3),
      \toggle_bits_cpu_side_reg[0]_0\ => interface_n_72,
      \toggle_bits_cpu_side_reg[1]_0\ => \^toggle_bits_cpu_side_reg[1]\,
      write_R(0) => write_R(0),
      write_R_reg => \channel_nr[2]_i_1_n_0\,
      write_R_reg_0 => \mem_address[8]_i_1_n_0\,
      write_R_reg_1 => \mem_address[7]_i_1_n_0\,
      write_R_reg_2 => write_R_reg
    );
\mem_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => channel_nr(0),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_2_ARESETN,
      I5 => mem_address(7),
      O => \mem_address[7]_i_1_n_0\
    );
\mem_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^d\(0),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_2_ARESETN,
      I5 => mem_address(8),
      O => \mem_address[8]_i_1_n_0\
    );
recv_buffer: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized4\
     port map (
      ADDRARDADDR(9) => recv_buffer_address2(9),
      ADDRARDADDR(8 downto 0) => recv_buffer_address(8 downto 0),
      ADDRBWRADDR(3) => recv_buffer_address1_reg(9),
      ADDRBWRADDR(2 downto 1) => slave_address(6 downto 5),
      ADDRBWRADDR(0) => slave_address(0),
      RAM_reg(5) => recv_buffer_n_0,
      RAM_reg(4) => slave_address(7),
      RAM_reg(3 downto 0) => slave_address(4 downto 1),
      RAM_reg_0 => recv_buffer_n_39,
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(7) => S_AXI_2_ARADDR(11),
      S_AXI_2_ARADDR(6 downto 4) => S_AXI_2_ARADDR(9 downto 7),
      S_AXI_2_ARADDR(3 downto 0) => S_AXI_2_ARADDR(4 downto 1),
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(7) => S_AXI_2_AWADDR(11),
      S_AXI_2_AWADDR(6 downto 4) => S_AXI_2_AWADDR(9 downto 7),
      S_AXI_2_AWADDR(3 downto 0) => S_AXI_2_AWADDR(4 downto 1),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => interface_n_26,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      \data_reg_reg[31]\(31 downto 0) => recv_buffer_writedata(31 downto 0),
      recv_buffer_chipselect1 => recv_buffer_chipselect1,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
recv_buffer_address20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_noc_side(3),
      I1 => toggle_address_noc_side(2),
      I2 => recv_buffer_address(8),
      I3 => toggle_address_noc_side(1),
      I4 => recv_buffer_address(7),
      I5 => toggle_address_noc_side(0),
      O => recv_buffer_address2(9)
    );
\rni_readdata_delayed[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAF88A0BBA088"
    )
        port map (
      I0 => slave_address(0),
      I1 => S_AXI_2_AWADDR(2),
      I2 => S_AXI_2_ARADDR(2),
      I3 => interface_n_26,
      I4 => S_AXI_2_AWADDR(1),
      I5 => S_AXI_2_ARADDR(1),
      O => \rni_readdata_delayed[0]_i_6__0_n_0\
    );
\rni_readdata_delayed[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0332000000000000"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_5__0_n_0\,
      I1 => slave_address(7),
      I2 => slave_address(5),
      I3 => slave_address(6),
      I4 => interface_n_27,
      I5 => rni_chipselect6_out,
      O => \rni_readdata_delayed[31]_i_3__0_n_0\
    );
\rni_readdata_delayed[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => interface_n_66,
      I1 => S_AXI_2_AWADDR(2),
      I2 => S_AXI_2_ARADDR(2),
      I3 => interface_n_26,
      I4 => S_AXI_2_AWADDR(0),
      I5 => S_AXI_2_ARADDR(0),
      O => \rni_readdata_delayed[31]_i_4__0_n_0\
    );
\rni_readdata_delayed[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033D33DDD"
    )
        port map (
      I0 => slave_address(0),
      I1 => slave_address(1),
      I2 => interface_n_26,
      I3 => S_AXI_2_ARADDR(2),
      I4 => S_AXI_2_AWADDR(2),
      I5 => \rni_readdata_delayed[31]_i_6__0_n_0\,
      O => \rni_readdata_delayed[31]_i_5__0_n_0\
    );
\rni_readdata_delayed[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAFFCAC"
    )
        port map (
      I0 => S_AXI_2_ARADDR(4),
      I1 => S_AXI_2_AWADDR(4),
      I2 => interface_n_26,
      I3 => S_AXI_2_ARADDR(3),
      I4 => S_AXI_2_AWADDR(3),
      O => \rni_readdata_delayed[31]_i_6__0_n_0\
    );
\rni_readdata_delayed[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABBAEAEAEBF"
    )
        port map (
      I0 => slave_address(6),
      I1 => interface_n_26,
      I2 => S_AXI_2_ARADDR(5),
      I3 => S_AXI_2_AWADDR(5),
      I4 => S_AXI_2_AWADDR(7),
      I5 => S_AXI_2_ARADDR(7),
      O => \rni_readdata_delayed[6]_i_3__2_n_0\
    );
\rni_readdata_delayed_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(0),
      Q => \rni_readdata_delayed_reg_n_0_[0]\
    );
\rni_readdata_delayed_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(10),
      Q => \rni_readdata_delayed_reg_n_0_[10]\
    );
\rni_readdata_delayed_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(11),
      Q => \rni_readdata_delayed_reg_n_0_[11]\
    );
\rni_readdata_delayed_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(12),
      Q => \rni_readdata_delayed_reg_n_0_[12]\
    );
\rni_readdata_delayed_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(13),
      Q => \rni_readdata_delayed_reg_n_0_[13]\
    );
\rni_readdata_delayed_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(14),
      Q => \rni_readdata_delayed_reg_n_0_[14]\
    );
\rni_readdata_delayed_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(15),
      Q => \rni_readdata_delayed_reg_n_0_[15]\
    );
\rni_readdata_delayed_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(16),
      Q => \rni_readdata_delayed_reg_n_0_[16]\
    );
\rni_readdata_delayed_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(17),
      Q => \rni_readdata_delayed_reg_n_0_[17]\
    );
\rni_readdata_delayed_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(18),
      Q => \rni_readdata_delayed_reg_n_0_[18]\
    );
\rni_readdata_delayed_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(19),
      Q => \rni_readdata_delayed_reg_n_0_[19]\
    );
\rni_readdata_delayed_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(1),
      Q => \rni_readdata_delayed_reg_n_0_[1]\
    );
\rni_readdata_delayed_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(20),
      Q => \rni_readdata_delayed_reg_n_0_[20]\
    );
\rni_readdata_delayed_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(21),
      Q => \rni_readdata_delayed_reg_n_0_[21]\
    );
\rni_readdata_delayed_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(22),
      Q => \rni_readdata_delayed_reg_n_0_[22]\
    );
\rni_readdata_delayed_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(23),
      Q => \rni_readdata_delayed_reg_n_0_[23]\
    );
\rni_readdata_delayed_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(24),
      Q => \rni_readdata_delayed_reg_n_0_[24]\
    );
\rni_readdata_delayed_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(25),
      Q => \rni_readdata_delayed_reg_n_0_[25]\
    );
\rni_readdata_delayed_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(26),
      Q => \rni_readdata_delayed_reg_n_0_[26]\
    );
\rni_readdata_delayed_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(27),
      Q => \rni_readdata_delayed_reg_n_0_[27]\
    );
\rni_readdata_delayed_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(28),
      Q => \rni_readdata_delayed_reg_n_0_[28]\
    );
\rni_readdata_delayed_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(29),
      Q => \rni_readdata_delayed_reg_n_0_[29]\
    );
\rni_readdata_delayed_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(2),
      Q => \rni_readdata_delayed_reg_n_0_[2]\
    );
\rni_readdata_delayed_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(30),
      Q => \rni_readdata_delayed_reg_n_0_[30]\
    );
\rni_readdata_delayed_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(31),
      Q => \rni_readdata_delayed_reg_n_0_[31]\
    );
\rni_readdata_delayed_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(3),
      Q => \rni_readdata_delayed_reg_n_0_[3]\
    );
\rni_readdata_delayed_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(4),
      Q => \rni_readdata_delayed_reg_n_0_[4]\
    );
\rni_readdata_delayed_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(5),
      Q => \rni_readdata_delayed_reg_n_0_[5]\
    );
\rni_readdata_delayed_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(6),
      Q => \rni_readdata_delayed_reg_n_0_[6]\
    );
\rni_readdata_delayed_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(7),
      Q => \rni_readdata_delayed_reg_n_0_[7]\
    );
\rni_readdata_delayed_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(8),
      Q => \rni_readdata_delayed_reg_n_0_[8]\
    );
\rni_readdata_delayed_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(9),
      Q => \rni_readdata_delayed_reg_n_0_[9]\
    );
send_buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_2
     port map (
      ADDRBWRADDR(8) => recv_buffer_n_0,
      ADDRBWRADDR(7 downto 0) => slave_address(7 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(1 downto 0) => S_AXI_2_ARADDR(11 downto 10),
      S_AXI_2_AWADDR(1 downto 0) => S_AXI_2_AWADDR(11 downto 10),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      axi_arready_reg => interface_n_27,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => interface_n_26,
      axi_wready_reg => axi_wready_reg,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      send_buffer_chipselect13_out => send_buffer_chipselect13_out
    );
send_clock_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDD8CCC"
    )
        port map (
      I0 => interface_n_13,
      I1 => interface_n_6,
      I2 => interface_n_7,
      I3 => interface_n_14,
      I4 => interface_n_15,
      O => send_clock_i_1_n_0
    );
slave_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Heartbeat,
      I1 => \^toggle_bits_cpu_side_reg[1]\,
      I2 => S_AXI_2_ARESETN,
      I3 => \^noc_irq_2\,
      O => slave_irq_i_1_n_0
    );
synchronize_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF40444444"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[1]\,
      I1 => Heartbeat,
      I2 => interface_n_25,
      I3 => interface_n_70,
      I4 => interface_n_72,
      I5 => synchronize_flag,
      O => synchronize_flag_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3\ is
  port (
    slave_reset : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[1]\ : out STD_LOGIC;
    recv_buffer_write_reg : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    NoC_Irq_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_ACLK : in STD_LOGIC;
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    S_AXI_1_ARESETN : in STD_LOGIC;
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_1_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \mem_reg[44]\ : in STD_LOGIC;
    \mem_reg[46]\ : in STD_LOGIC;
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[51]\ : in STD_LOGIC;
    \mem_reg[52]\ : in STD_LOGIC;
    \mem_reg[49]\ : in STD_LOGIC;
    \mem_reg[54]\ : in STD_LOGIC;
    \mem_reg[49]_0\ : in STD_LOGIC;
    \mem_reg[48]\ : in STD_LOGIC;
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3\ : entity is "kth_Nostrum_rni";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^noc_irq_1\ : STD_LOGIC;
  signal channel_nr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_nr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal dap_recv_buffer_select_reg_n_0 : STD_LOGIC;
  signal dap_rni_select_reg_n_0 : STD_LOGIC;
  signal dap_send_buffer_select_reg_n_0 : STD_LOGIC;
  signal interface_n_12 : STD_LOGIC;
  signal interface_n_13 : STD_LOGIC;
  signal interface_n_14 : STD_LOGIC;
  signal interface_n_24 : STD_LOGIC;
  signal interface_n_25 : STD_LOGIC;
  signal interface_n_26 : STD_LOGIC;
  signal interface_n_5 : STD_LOGIC;
  signal interface_n_6 : STD_LOGIC;
  signal interface_n_65 : STD_LOGIC;
  signal interface_n_69 : STD_LOGIC;
  signal interface_n_71 : STD_LOGIC;
  signal interface_n_8 : STD_LOGIC;
  signal internal_readdata_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_address : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \mem_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_address[8]_i_1_n_0\ : STD_LOGIC;
  signal readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal recv_buffer_address1_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_address2 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_chipselect1 : STD_LOGIC;
  signal recv_buffer_n_0 : STD_LOGIC;
  signal recv_buffer_n_39 : STD_LOGIC;
  signal recv_buffer_readdata1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_write2 : STD_LOGIC;
  signal \^recv_buffer_write_reg\ : STD_LOGIC;
  signal recv_buffer_writedata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rni_chipselect6_out : STD_LOGIC;
  signal rni_readdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rni_readdata_delayed[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_3_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[10]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[11]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[12]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[13]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[14]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[15]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[16]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[17]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[18]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[19]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[1]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[20]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[21]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[22]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[23]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[24]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[25]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[26]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[27]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[28]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[29]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[2]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[30]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[31]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[3]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[4]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[5]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[6]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[7]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[8]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[9]\ : STD_LOGIC;
  signal send_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal send_buffer_chipselect13_out : STD_LOGIC;
  signal send_clock_i_1_n_0 : STD_LOGIC;
  signal slave_address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal slave_irq_i_1_n_0 : STD_LOGIC;
  signal \^slave_reset\ : STD_LOGIC;
  signal synchronize_flag : STD_LOGIC;
  signal synchronize_flag_i_1_n_0 : STD_LOGIC;
  signal toggle_address_noc_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_bits_cpu_side_reg[1]\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  NoC_Irq_1 <= \^noc_irq_1\;
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  recv_buffer_write_reg <= \^recv_buffer_write_reg\;
  slave_reset <= \^slave_reset\;
  \toggle_bits_cpu_side_reg[1]\ <= \^toggle_bits_cpu_side_reg[1]\;
\S_AXI_1_RDATA[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[0]\,
      I1 => readdata_a(0),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(0),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(0)
    );
\S_AXI_1_RDATA[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[10]\,
      I1 => readdata_a(10),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(10),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(10)
    );
\S_AXI_1_RDATA[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[11]\,
      I1 => readdata_a(11),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(11),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(11)
    );
\S_AXI_1_RDATA[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[12]\,
      I1 => readdata_a(12),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(12),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(12)
    );
\S_AXI_1_RDATA[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[13]\,
      I1 => readdata_a(13),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(13),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(13)
    );
\S_AXI_1_RDATA[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[14]\,
      I1 => readdata_a(14),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(14),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(14)
    );
\S_AXI_1_RDATA[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[15]\,
      I1 => readdata_a(15),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(15),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(15)
    );
\S_AXI_1_RDATA[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[16]\,
      I1 => readdata_a(16),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(16),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(16)
    );
\S_AXI_1_RDATA[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[17]\,
      I1 => readdata_a(17),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(17),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(17)
    );
\S_AXI_1_RDATA[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[18]\,
      I1 => readdata_a(18),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(18),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(18)
    );
\S_AXI_1_RDATA[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[19]\,
      I1 => readdata_a(19),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(19),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(19)
    );
\S_AXI_1_RDATA[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[1]\,
      I1 => readdata_a(1),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(1),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(1)
    );
\S_AXI_1_RDATA[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[20]\,
      I1 => readdata_a(20),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(20),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(20)
    );
\S_AXI_1_RDATA[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[21]\,
      I1 => readdata_a(21),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(21),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(21)
    );
\S_AXI_1_RDATA[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[22]\,
      I1 => readdata_a(22),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(22),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(22)
    );
\S_AXI_1_RDATA[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[23]\,
      I1 => readdata_a(23),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(23),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(23)
    );
\S_AXI_1_RDATA[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[24]\,
      I1 => readdata_a(24),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(24),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(24)
    );
\S_AXI_1_RDATA[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[25]\,
      I1 => readdata_a(25),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(25),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(25)
    );
\S_AXI_1_RDATA[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[26]\,
      I1 => readdata_a(26),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(26),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(26)
    );
\S_AXI_1_RDATA[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[27]\,
      I1 => readdata_a(27),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(27),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(27)
    );
\S_AXI_1_RDATA[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[28]\,
      I1 => readdata_a(28),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(28),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(28)
    );
\S_AXI_1_RDATA[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[29]\,
      I1 => readdata_a(29),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(29),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(29)
    );
\S_AXI_1_RDATA[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[2]\,
      I1 => readdata_a(2),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(2),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(2)
    );
\S_AXI_1_RDATA[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[30]\,
      I1 => readdata_a(30),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(30),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(30)
    );
\S_AXI_1_RDATA[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[31]\,
      I1 => readdata_a(31),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(31),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(31)
    );
\S_AXI_1_RDATA[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[3]\,
      I1 => readdata_a(3),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(3),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(3)
    );
\S_AXI_1_RDATA[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[4]\,
      I1 => readdata_a(4),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(4),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(4)
    );
\S_AXI_1_RDATA[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[5]\,
      I1 => readdata_a(5),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(5),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(5)
    );
\S_AXI_1_RDATA[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[6]\,
      I1 => readdata_a(6),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(6),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(6)
    );
\S_AXI_1_RDATA[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[7]\,
      I1 => readdata_a(7),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(7),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(7)
    );
\S_AXI_1_RDATA[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[8]\,
      I1 => readdata_a(8),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(8),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(8)
    );
\S_AXI_1_RDATA[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[9]\,
      I1 => readdata_a(9),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(9),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_1_RDATA(9)
    );
\channel_nr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => channel_nr(2),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_1_ARESETN,
      I5 => interface_n_8,
      O => \channel_nr[2]_i_1_n_0\
    );
dap_recv_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => recv_buffer_chipselect1,
      Q => dap_recv_buffer_select_reg_n_0
    );
dap_rni_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_chipselect6_out,
      Q => dap_rni_select_reg_n_0
    );
dap_send_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => send_buffer_chipselect13_out,
      Q => dap_send_buffer_select_reg_n_0
    );
interface: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized3\
     port map (
      ADDRBWRADDR(0) => recv_buffer_address1_reg(9),
      CO(0) => interface_n_69,
      D(31 downto 0) => rni_readdata(31 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      \FSM_sequential_xmit_state_reg[2]_0\ => send_clock_i_1_n_0,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      \G_send_channels_1.send_channel_info_reg[0][Enable]_0\ => interface_n_24,
      Heartbeat => Heartbeat,
      NoC_Irq_1 => \^noc_irq_1\,
      Q(1 downto 0) => Q(1 downto 0),
      RAM_reg(8 downto 0) => recv_buffer_address(8 downto 0),
      RAM_reg_0(31 downto 0) => recv_buffer_writedata(31 downto 0),
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(9 downto 8) => S_AXI_1_ARADDR(11 downto 10),
      S_AXI_1_ARADDR(7 downto 0) => S_AXI_1_ARADDR(7 downto 0),
      S_AXI_1_ARESETN => S_AXI_1_ARESETN,
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(9 downto 8) => S_AXI_1_AWADDR(11 downto 10),
      S_AXI_1_AWADDR(7 downto 0) => S_AXI_1_AWADDR(7 downto 0),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => \rni_readdata_delayed[31]_i_3__1_n_0\,
      axi_awready_reg_0(1 downto 0) => slave_address(2 downto 1),
      axi_awready_reg_1 => \rni_readdata_delayed[6]_i_3_n_0\,
      axi_awready_reg_2 => \rni_readdata_delayed[31]_i_4__1_n_0\,
      axi_awready_reg_3 => axi_awready_reg,
      axi_awready_reg_4 => recv_buffer_n_39,
      axi_awready_reg_5(0) => recv_buffer_n_0,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      channel_nr(1) => channel_nr(2),
      channel_nr(0) => channel_nr(0),
      \channel_nr_reg[2]_0\ => interface_n_8,
      \channel_status_reg[1][0]_0\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]_0\ => \^channel_status_reg[1][1]\,
      dap_rni_select_reg => interface_n_26,
      \global_clock_reg[0]_0\ => \^slave_reset\,
      \heartbeat_generator.GlobalSync_retimed_reg\ => slave_irq_i_1_n_0,
      mem_address(1 downto 0) => mem_address(8 downto 7),
      \mem_reg[31]\(23 downto 0) => \mem_reg[31]\(23 downto 0),
      \mem_reg[42]\ => \mem_reg[42]\,
      \mem_reg[44]\ => \mem_reg[44]\,
      \mem_reg[46]\ => \mem_reg[46]\,
      \mem_reg[48]\ => \mem_reg[48]\,
      \mem_reg[49]\ => \mem_reg[49]\,
      \mem_reg[49]_0\ => \mem_reg[49]_0\,
      \mem_reg[51]\ => \mem_reg[51]\,
      \mem_reg[52]\ => \mem_reg[52]\,
      \mem_reg[54]\ => \mem_reg[54]\,
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\(39 downto 0) => \mem_reg[64]_2\(39 downto 0),
      old_GlobalSync_reg_0 => synchronize_flag_i_1_n_0,
      \out\(2) => interface_n_12,
      \out\(1) => interface_n_13,
      \out\(0) => interface_n_14,
      read_R(0) => read_R(0),
      \recv_address_reg[7]_0\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_1\(4 downto 0) => \recv_address_reg[7]_0\(4 downto 0),
      \recv_address_reg[7]_2\(3 downto 0) => \recv_address_reg[7]_1\(3 downto 0),
      \recv_address_reg[7]_3\ => \recv_address_reg[7]_2\,
      \recv_address_reg[8]_0\ => \^d\(0),
      \recv_address_reg[8]_1\(2 downto 0) => \recv_address_reg[8]\(2 downto 0),
      \recv_address_reg[8]_2\(3 downto 0) => \recv_address_reg[8]_0\(3 downto 0),
      \recv_address_reg[8]_3\(2 downto 0) => \recv_address_reg[8]_1\(2 downto 0),
      \recv_address_reg[8]_4\ => \recv_address_reg[8]_2\,
      \recv_address_reg[8]_5\(3 downto 0) => \recv_address_reg[8]_3\(3 downto 0),
      \recv_address_reg[8]_6\(6 downto 0) => \recv_address_reg[8]_4\(6 downto 0),
      recv_buffer_write_reg_0 => \^recv_buffer_write_reg\,
      \recv_state_reg[0]_0\ => \recv_state_reg[0]\,
      rni_chipselect6_out => rni_chipselect6_out,
      \rni_readdata_delayed_reg[0]\ => interface_n_65,
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      \send_counter_reg[0]_0\ => interface_n_5,
      \send_counter_reg[0]_1\ => interface_n_6,
      slave_address(2 downto 1) => slave_address(6 downto 5),
      slave_address(0) => slave_address(0),
      slave_irq0 => slave_irq0,
      synchronize_flag => synchronize_flag,
      synchronize_flag_reg_0 => interface_n_25,
      toggle_address_noc_side(0 to 3) => toggle_address_noc_side(0 to 3),
      \toggle_bits_cpu_side_reg[0]_0\ => interface_n_71,
      \toggle_bits_cpu_side_reg[1]_0\ => \^toggle_bits_cpu_side_reg[1]\,
      write_R(0) => write_R(0),
      write_R_reg => \channel_nr[2]_i_1_n_0\,
      write_R_reg_0 => \mem_address[8]_i_1_n_0\,
      write_R_reg_1 => \mem_address[7]_i_1_n_0\,
      write_R_reg_2 => write_R_reg
    );
\mem_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => channel_nr(0),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_1_ARESETN,
      I5 => mem_address(7),
      O => \mem_address[7]_i_1_n_0\
    );
\mem_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^d\(0),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_1_ARESETN,
      I5 => mem_address(8),
      O => \mem_address[8]_i_1_n_0\
    );
recv_buffer: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized7\
     port map (
      ADDRARDADDR(9) => recv_buffer_address2(9),
      ADDRARDADDR(8 downto 0) => recv_buffer_address(8 downto 0),
      ADDRBWRADDR(3) => recv_buffer_address1_reg(9),
      ADDRBWRADDR(2 downto 1) => slave_address(6 downto 5),
      ADDRBWRADDR(0) => slave_address(0),
      RAM_reg(5) => recv_buffer_n_0,
      RAM_reg(4) => slave_address(7),
      RAM_reg(3 downto 0) => slave_address(4 downto 1),
      RAM_reg_0 => recv_buffer_n_39,
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(7) => S_AXI_1_ARADDR(11),
      S_AXI_1_ARADDR(6 downto 4) => S_AXI_1_ARADDR(9 downto 7),
      S_AXI_1_ARADDR(3 downto 0) => S_AXI_1_ARADDR(4 downto 1),
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(7) => S_AXI_1_AWADDR(11),
      S_AXI_1_AWADDR(6 downto 4) => S_AXI_1_AWADDR(9 downto 7),
      S_AXI_1_AWADDR(3 downto 0) => S_AXI_1_AWADDR(4 downto 1),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => interface_n_24,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      \data_reg_reg[31]\(31 downto 0) => recv_buffer_writedata(31 downto 0),
      recv_buffer_chipselect1 => recv_buffer_chipselect1,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
recv_buffer_address20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_noc_side(3),
      I1 => toggle_address_noc_side(2),
      I2 => recv_buffer_address(8),
      I3 => toggle_address_noc_side(1),
      I4 => recv_buffer_address(7),
      I5 => toggle_address_noc_side(0),
      O => recv_buffer_address2(9)
    );
\rni_readdata_delayed[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0332000000000000"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_5__1_n_0\,
      I1 => slave_address(7),
      I2 => slave_address(5),
      I3 => slave_address(6),
      I4 => interface_n_26,
      I5 => rni_chipselect6_out,
      O => \rni_readdata_delayed[31]_i_3__1_n_0\
    );
\rni_readdata_delayed[31]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => interface_n_65,
      I1 => S_AXI_1_AWADDR(2),
      I2 => S_AXI_1_ARADDR(2),
      I3 => interface_n_24,
      I4 => S_AXI_1_AWADDR(0),
      I5 => S_AXI_1_ARADDR(0),
      O => \rni_readdata_delayed[31]_i_4__1_n_0\
    );
\rni_readdata_delayed[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033D33DDD"
    )
        port map (
      I0 => slave_address(0),
      I1 => slave_address(1),
      I2 => interface_n_24,
      I3 => S_AXI_1_ARADDR(2),
      I4 => S_AXI_1_AWADDR(2),
      I5 => \rni_readdata_delayed[31]_i_6__1_n_0\,
      O => \rni_readdata_delayed[31]_i_5__1_n_0\
    );
\rni_readdata_delayed[31]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAFFCAC"
    )
        port map (
      I0 => S_AXI_1_ARADDR(4),
      I1 => S_AXI_1_AWADDR(4),
      I2 => interface_n_24,
      I3 => S_AXI_1_ARADDR(3),
      I4 => S_AXI_1_AWADDR(3),
      O => \rni_readdata_delayed[31]_i_6__1_n_0\
    );
\rni_readdata_delayed[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABBAEAEAEBF"
    )
        port map (
      I0 => slave_address(6),
      I1 => interface_n_24,
      I2 => S_AXI_1_ARADDR(5),
      I3 => S_AXI_1_AWADDR(5),
      I4 => S_AXI_1_AWADDR(7),
      I5 => S_AXI_1_ARADDR(7),
      O => \rni_readdata_delayed[6]_i_3_n_0\
    );
\rni_readdata_delayed_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(0),
      Q => \rni_readdata_delayed_reg_n_0_[0]\
    );
\rni_readdata_delayed_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(10),
      Q => \rni_readdata_delayed_reg_n_0_[10]\
    );
\rni_readdata_delayed_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(11),
      Q => \rni_readdata_delayed_reg_n_0_[11]\
    );
\rni_readdata_delayed_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(12),
      Q => \rni_readdata_delayed_reg_n_0_[12]\
    );
\rni_readdata_delayed_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(13),
      Q => \rni_readdata_delayed_reg_n_0_[13]\
    );
\rni_readdata_delayed_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(14),
      Q => \rni_readdata_delayed_reg_n_0_[14]\
    );
\rni_readdata_delayed_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(15),
      Q => \rni_readdata_delayed_reg_n_0_[15]\
    );
\rni_readdata_delayed_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(16),
      Q => \rni_readdata_delayed_reg_n_0_[16]\
    );
\rni_readdata_delayed_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(17),
      Q => \rni_readdata_delayed_reg_n_0_[17]\
    );
\rni_readdata_delayed_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(18),
      Q => \rni_readdata_delayed_reg_n_0_[18]\
    );
\rni_readdata_delayed_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(19),
      Q => \rni_readdata_delayed_reg_n_0_[19]\
    );
\rni_readdata_delayed_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(1),
      Q => \rni_readdata_delayed_reg_n_0_[1]\
    );
\rni_readdata_delayed_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(20),
      Q => \rni_readdata_delayed_reg_n_0_[20]\
    );
\rni_readdata_delayed_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(21),
      Q => \rni_readdata_delayed_reg_n_0_[21]\
    );
\rni_readdata_delayed_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(22),
      Q => \rni_readdata_delayed_reg_n_0_[22]\
    );
\rni_readdata_delayed_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(23),
      Q => \rni_readdata_delayed_reg_n_0_[23]\
    );
\rni_readdata_delayed_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(24),
      Q => \rni_readdata_delayed_reg_n_0_[24]\
    );
\rni_readdata_delayed_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(25),
      Q => \rni_readdata_delayed_reg_n_0_[25]\
    );
\rni_readdata_delayed_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(26),
      Q => \rni_readdata_delayed_reg_n_0_[26]\
    );
\rni_readdata_delayed_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(27),
      Q => \rni_readdata_delayed_reg_n_0_[27]\
    );
\rni_readdata_delayed_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(28),
      Q => \rni_readdata_delayed_reg_n_0_[28]\
    );
\rni_readdata_delayed_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(29),
      Q => \rni_readdata_delayed_reg_n_0_[29]\
    );
\rni_readdata_delayed_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(2),
      Q => \rni_readdata_delayed_reg_n_0_[2]\
    );
\rni_readdata_delayed_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(30),
      Q => \rni_readdata_delayed_reg_n_0_[30]\
    );
\rni_readdata_delayed_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(31),
      Q => \rni_readdata_delayed_reg_n_0_[31]\
    );
\rni_readdata_delayed_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(3),
      Q => \rni_readdata_delayed_reg_n_0_[3]\
    );
\rni_readdata_delayed_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(4),
      Q => \rni_readdata_delayed_reg_n_0_[4]\
    );
\rni_readdata_delayed_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(5),
      Q => \rni_readdata_delayed_reg_n_0_[5]\
    );
\rni_readdata_delayed_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(6),
      Q => \rni_readdata_delayed_reg_n_0_[6]\
    );
\rni_readdata_delayed_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(7),
      Q => \rni_readdata_delayed_reg_n_0_[7]\
    );
\rni_readdata_delayed_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(8),
      Q => \rni_readdata_delayed_reg_n_0_[8]\
    );
\rni_readdata_delayed_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(9),
      Q => \rni_readdata_delayed_reg_n_0_[9]\
    );
send_buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port_0
     port map (
      ADDRBWRADDR(8) => recv_buffer_n_0,
      ADDRBWRADDR(7 downto 0) => slave_address(7 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(1 downto 0) => S_AXI_1_ARADDR(11 downto 10),
      S_AXI_1_AWADDR(1 downto 0) => S_AXI_1_AWADDR(11 downto 10),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      axi_arready_reg => interface_n_26,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => interface_n_24,
      axi_wready_reg => axi_wready_reg,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      send_buffer_chipselect13_out => send_buffer_chipselect13_out
    );
send_clock_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDD8CCC"
    )
        port map (
      I0 => interface_n_12,
      I1 => interface_n_5,
      I2 => interface_n_6,
      I3 => interface_n_13,
      I4 => interface_n_14,
      O => send_clock_i_1_n_0
    );
slave_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Heartbeat,
      I1 => \^toggle_bits_cpu_side_reg[1]\,
      I2 => S_AXI_1_ARESETN,
      I3 => \^noc_irq_1\,
      O => slave_irq_i_1_n_0
    );
synchronize_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF40444444"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[1]\,
      I1 => Heartbeat,
      I2 => interface_n_25,
      I3 => interface_n_69,
      I4 => interface_n_71,
      I5 => synchronize_flag,
      O => synchronize_flag_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5\ is
  port (
    slave_reset : out STD_LOGIC;
    \toggle_bits_cpu_side_reg[1]\ : out STD_LOGIC;
    recv_buffer_write_reg : out STD_LOGIC;
    \channel_status_reg[1][1]\ : out STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : out STD_LOGIC;
    NoC_Irq_3 : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC;
    \recv_address_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_6\ : out STD_LOGIC;
    \recv_address_reg[8]_7\ : out STD_LOGIC;
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_3_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_ACLK : in STD_LOGIC;
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    S_AXI_3_ARESETN : in STD_LOGIC;
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    axi_awready_reg : in STD_LOGIC;
    axi_wready_reg : in STD_LOGIC;
    S_AXI_3_ARVALID : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    axi_rvalid_reg : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[55]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ : in STD_LOGIC;
    \mem_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ : in STD_LOGIC;
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5\ : entity is "kth_Nostrum_rni";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5\ is
  signal \^noc_irq_3\ : STD_LOGIC;
  signal channel_nr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_nr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^channel_status_reg[1][1]\ : STD_LOGIC;
  signal dap_recv_buffer_select_reg_n_0 : STD_LOGIC;
  signal dap_rni_select_reg_n_0 : STD_LOGIC;
  signal dap_send_buffer_select_reg_n_0 : STD_LOGIC;
  signal interface_n_13 : STD_LOGIC;
  signal interface_n_14 : STD_LOGIC;
  signal interface_n_15 : STD_LOGIC;
  signal interface_n_25 : STD_LOGIC;
  signal interface_n_26 : STD_LOGIC;
  signal interface_n_27 : STD_LOGIC;
  signal interface_n_6 : STD_LOGIC;
  signal interface_n_66 : STD_LOGIC;
  signal interface_n_7 : STD_LOGIC;
  signal interface_n_72 : STD_LOGIC;
  signal interface_n_74 : STD_LOGIC;
  signal interface_n_9 : STD_LOGIC;
  signal internal_readdata_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_address : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \mem_address[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_address[8]_i_1_n_0\ : STD_LOGIC;
  signal readdata_a : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal recv_buffer_address1_reg : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_address2 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal recv_buffer_chipselect1 : STD_LOGIC;
  signal recv_buffer_n_0 : STD_LOGIC;
  signal recv_buffer_n_37 : STD_LOGIC;
  signal recv_buffer_readdata1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal recv_buffer_write2 : STD_LOGIC;
  signal \^recv_buffer_write_reg\ : STD_LOGIC;
  signal recv_buffer_writedata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rni_chipselect6_out : STD_LOGIC;
  signal rni_readdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rni_readdata_delayed[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[0]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[10]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[11]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[12]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[13]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[14]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[15]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[16]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[17]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[18]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[19]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[1]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[20]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[21]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[22]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[23]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[24]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[25]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[26]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[27]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[28]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[29]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[2]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[30]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[31]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[3]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[4]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[5]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[6]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[7]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[8]\ : STD_LOGIC;
  signal \rni_readdata_delayed_reg_n_0_[9]\ : STD_LOGIC;
  signal send_buffer_address : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal send_buffer_chipselect13_out : STD_LOGIC;
  signal send_clock_i_1_n_0 : STD_LOGIC;
  signal slave_address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal slave_irq_i_1_n_0 : STD_LOGIC;
  signal \^slave_reset\ : STD_LOGIC;
  signal synchronize_flag : STD_LOGIC;
  signal synchronize_flag_i_1_n_0 : STD_LOGIC;
  signal toggle_address_noc_side : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^toggle_bits_cpu_side_reg[1]\ : STD_LOGIC;
begin
  NoC_Irq_3 <= \^noc_irq_3\;
  \channel_status_reg[1][1]\ <= \^channel_status_reg[1][1]\;
  recv_buffer_write_reg <= \^recv_buffer_write_reg\;
  slave_reset <= \^slave_reset\;
  \toggle_bits_cpu_side_reg[1]\ <= \^toggle_bits_cpu_side_reg[1]\;
\S_AXI_3_RDATA[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[0]\,
      I1 => readdata_a(0),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(0),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(0)
    );
\S_AXI_3_RDATA[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[10]\,
      I1 => readdata_a(10),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(10),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(10)
    );
\S_AXI_3_RDATA[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[11]\,
      I1 => readdata_a(11),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(11),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(11)
    );
\S_AXI_3_RDATA[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[12]\,
      I1 => readdata_a(12),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(12),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(12)
    );
\S_AXI_3_RDATA[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[13]\,
      I1 => readdata_a(13),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(13),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(13)
    );
\S_AXI_3_RDATA[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[14]\,
      I1 => readdata_a(14),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(14),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(14)
    );
\S_AXI_3_RDATA[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[15]\,
      I1 => readdata_a(15),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(15),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(15)
    );
\S_AXI_3_RDATA[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[16]\,
      I1 => readdata_a(16),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(16),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(16)
    );
\S_AXI_3_RDATA[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[17]\,
      I1 => readdata_a(17),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(17),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(17)
    );
\S_AXI_3_RDATA[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[18]\,
      I1 => readdata_a(18),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(18),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(18)
    );
\S_AXI_3_RDATA[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[19]\,
      I1 => readdata_a(19),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(19),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(19)
    );
\S_AXI_3_RDATA[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[1]\,
      I1 => readdata_a(1),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(1),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(1)
    );
\S_AXI_3_RDATA[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[20]\,
      I1 => readdata_a(20),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(20),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(20)
    );
\S_AXI_3_RDATA[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[21]\,
      I1 => readdata_a(21),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(21),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(21)
    );
\S_AXI_3_RDATA[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[22]\,
      I1 => readdata_a(22),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(22),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(22)
    );
\S_AXI_3_RDATA[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[23]\,
      I1 => readdata_a(23),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(23),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(23)
    );
\S_AXI_3_RDATA[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[24]\,
      I1 => readdata_a(24),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(24),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(24)
    );
\S_AXI_3_RDATA[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[25]\,
      I1 => readdata_a(25),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(25),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(25)
    );
\S_AXI_3_RDATA[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[26]\,
      I1 => readdata_a(26),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(26),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(26)
    );
\S_AXI_3_RDATA[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[27]\,
      I1 => readdata_a(27),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(27),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(27)
    );
\S_AXI_3_RDATA[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[28]\,
      I1 => readdata_a(28),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(28),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(28)
    );
\S_AXI_3_RDATA[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[29]\,
      I1 => readdata_a(29),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(29),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(29)
    );
\S_AXI_3_RDATA[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[2]\,
      I1 => readdata_a(2),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(2),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(2)
    );
\S_AXI_3_RDATA[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[30]\,
      I1 => readdata_a(30),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(30),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(30)
    );
\S_AXI_3_RDATA[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[31]\,
      I1 => readdata_a(31),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(31),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(31)
    );
\S_AXI_3_RDATA[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[3]\,
      I1 => readdata_a(3),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(3),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(3)
    );
\S_AXI_3_RDATA[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[4]\,
      I1 => readdata_a(4),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(4),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(4)
    );
\S_AXI_3_RDATA[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[5]\,
      I1 => readdata_a(5),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(5),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(5)
    );
\S_AXI_3_RDATA[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[6]\,
      I1 => readdata_a(6),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(6),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(6)
    );
\S_AXI_3_RDATA[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[7]\,
      I1 => readdata_a(7),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(7),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(7)
    );
\S_AXI_3_RDATA[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[8]\,
      I1 => readdata_a(8),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(8),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(8)
    );
\S_AXI_3_RDATA[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFC0C0C0"
    )
        port map (
      I0 => \rni_readdata_delayed_reg_n_0_[9]\,
      I1 => readdata_a(9),
      I2 => dap_send_buffer_select_reg_n_0,
      I3 => dap_recv_buffer_select_reg_n_0,
      I4 => recv_buffer_readdata1(9),
      I5 => dap_rni_select_reg_n_0,
      O => S_AXI_3_RDATA(9)
    );
\channel_nr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => channel_nr(2),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_3_ARESETN,
      I5 => interface_n_9,
      O => \channel_nr[2]_i_1_n_0\
    );
dap_recv_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => recv_buffer_chipselect1,
      Q => dap_recv_buffer_select_reg_n_0
    );
dap_rni_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_chipselect6_out,
      Q => dap_rni_select_reg_n_0
    );
dap_send_buffer_select_reg: unisim.vcomponents.FDCE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => send_buffer_chipselect13_out,
      Q => dap_send_buffer_select_reg_n_0
    );
interface: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_interface_to_Nostrum_noc__parameterized5\
     port map (
      ADDRBWRADDR(0) => recv_buffer_address1_reg(9),
      CO(0) => interface_n_72,
      D(31 downto 0) => rni_readdata(31 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      \FSM_sequential_xmit_state_reg[2]_0\ => send_clock_i_1_n_0,
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Enable]_0\ => interface_n_26,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]_0\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]_0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][4]_0\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][1]_0\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\,
      Heartbeat => Heartbeat,
      NoC_Irq_3 => \^noc_irq_3\,
      Q(3 downto 0) => Q(3 downto 0),
      RAM_reg(8 downto 0) => recv_buffer_address(8 downto 0),
      RAM_reg_0(31 downto 0) => recv_buffer_writedata(31 downto 0),
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(9 downto 8) => S_AXI_3_ARADDR(11 downto 10),
      S_AXI_3_ARADDR(7 downto 0) => S_AXI_3_ARADDR(7 downto 0),
      S_AXI_3_ARESETN => S_AXI_3_ARESETN,
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(9 downto 8) => S_AXI_3_AWADDR(11 downto 10),
      S_AXI_3_AWADDR(7 downto 0) => S_AXI_3_AWADDR(7 downto 0),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => \rni_readdata_delayed[31]_i_3__2_n_0\,
      axi_awready_reg_0 => \rni_readdata_delayed[0]_i_6__2_n_0\,
      axi_awready_reg_1 => \rni_readdata_delayed[6]_i_3__0_n_0\,
      axi_awready_reg_2(0) => slave_address(1),
      axi_awready_reg_3 => \rni_readdata_delayed[31]_i_4__2_n_0\,
      axi_awready_reg_4 => axi_awready_reg,
      axi_awready_reg_5 => recv_buffer_n_37,
      axi_awready_reg_6(0) => recv_buffer_n_0,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      channel_nr(1) => channel_nr(2),
      channel_nr(0) => channel_nr(0),
      \channel_nr_reg[2]_0\ => interface_n_9,
      \channel_status_reg[1][0]_0\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]_0\ => \^channel_status_reg[1][1]\,
      dap_rni_select_reg => interface_n_27,
      \global_clock_reg[0]_0\ => \^slave_reset\,
      \heartbeat_generator.GlobalSync_retimed_reg\ => slave_irq_i_1_n_0,
      mem_address(1 downto 0) => mem_address(8 downto 7),
      \mem_reg[31]\(23 downto 0) => \mem_reg[31]\(23 downto 0),
      \mem_reg[55]\(7 downto 0) => D(7 downto 0),
      \mem_reg[55]_0\ => \mem_reg[55]\,
      \mem_reg[55]_1\(30 downto 0) => \mem_reg[55]_0\(30 downto 0),
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\ => \mem_reg[64]_2\,
      old_GlobalSync_reg_0 => synchronize_flag_i_1_n_0,
      \out\(2) => interface_n_13,
      \out\(1) => interface_n_14,
      \out\(0) => interface_n_15,
      read_R(0) => read_R(0),
      \recv_address_reg[7]_0\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_1\ => \recv_address_reg[7]_0\,
      \recv_address_reg[7]_2\ => \recv_address_reg[7]_1\,
      \recv_address_reg[7]_3\(3 downto 0) => \recv_address_reg[7]_2\(3 downto 0),
      \recv_address_reg[7]_4\(1 downto 0) => \recv_address_reg[7]_3\(1 downto 0),
      \recv_address_reg[7]_5\(1 downto 0) => \recv_address_reg[7]_4\(1 downto 0),
      \recv_address_reg[8]_0\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_1\(3 downto 0) => \recv_address_reg[8]_0\(3 downto 0),
      \recv_address_reg[8]_2\(1 downto 0) => \recv_address_reg[8]_1\(1 downto 0),
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_2\,
      \recv_address_reg[8]_4\ => \recv_address_reg[8]_3\,
      \recv_address_reg[8]_5\(3 downto 0) => \recv_address_reg[8]_4\(3 downto 0),
      \recv_address_reg[8]_6\(3 downto 0) => \recv_address_reg[8]_5\(3 downto 0),
      \recv_address_reg[8]_7\ => \recv_address_reg[8]_6\,
      \recv_address_reg[8]_8\ => \recv_address_reg[8]_7\,
      recv_buffer_write_reg_0 => \^recv_buffer_write_reg\,
      \recv_state_reg[0]_0\ => \recv_state_reg[0]\,
      rni_chipselect6_out => rni_chipselect6_out,
      \rni_readdata_delayed_reg[0]\ => interface_n_66,
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      \send_counter_reg[0]_0\ => interface_n_6,
      \send_counter_reg[0]_1\ => interface_n_7,
      slave_address(4 downto 3) => slave_address(6 downto 5),
      slave_address(2 downto 1) => slave_address(3 downto 2),
      slave_address(0) => slave_address(0),
      slave_irq0 => slave_irq0,
      synchronize_flag => synchronize_flag,
      synchronize_flag_reg_0 => interface_n_25,
      toggle_address_noc_side(0 to 3) => toggle_address_noc_side(0 to 3),
      \toggle_bits_cpu_side_reg[0]_0\ => interface_n_74,
      \toggle_bits_cpu_side_reg[1]_0\ => \^toggle_bits_cpu_side_reg[1]\,
      write_R(0) => write_R(0),
      write_R_reg => \channel_nr[2]_i_1_n_0\,
      write_R_reg_0 => \mem_address[8]_i_1_n_0\,
      write_R_reg_1 => \mem_address[7]_i_1_n_0\,
      write_R_reg_2 => write_R_reg
    );
\mem_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => channel_nr(0),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_3_ARESETN,
      I5 => mem_address(7),
      O => \mem_address[7]_i_1_n_0\
    );
\mem_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => D(7),
      I1 => write_R(0),
      I2 => \^recv_buffer_write_reg\,
      I3 => \^channel_status_reg[1][1]\,
      I4 => S_AXI_3_ARESETN,
      I5 => mem_address(8),
      O => \mem_address[8]_i_1_n_0\
    );
recv_buffer: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port__parameterized10\
     port map (
      ADDRARDADDR(9) => recv_buffer_address2(9),
      ADDRARDADDR(8 downto 0) => recv_buffer_address(8 downto 0),
      ADDRBWRADDR(5) => recv_buffer_address1_reg(9),
      ADDRBWRADDR(4 downto 3) => slave_address(6 downto 5),
      ADDRBWRADDR(2 downto 1) => slave_address(3 downto 2),
      ADDRBWRADDR(0) => slave_address(0),
      RAM_reg(3) => recv_buffer_n_0,
      RAM_reg(2) => slave_address(7),
      RAM_reg(1) => slave_address(4),
      RAM_reg(0) => slave_address(1),
      RAM_reg_0 => recv_buffer_n_37,
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(5) => S_AXI_3_ARADDR(11),
      S_AXI_3_ARADDR(4 downto 2) => S_AXI_3_ARADDR(9 downto 7),
      S_AXI_3_ARADDR(1) => S_AXI_3_ARADDR(4),
      S_AXI_3_ARADDR(0) => S_AXI_3_ARADDR(1),
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(5) => S_AXI_3_AWADDR(11),
      S_AXI_3_AWADDR(4 downto 2) => S_AXI_3_AWADDR(9 downto 7),
      S_AXI_3_AWADDR(1) => S_AXI_3_AWADDR(4),
      S_AXI_3_AWADDR(0) => S_AXI_3_AWADDR(1),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      WEA(0) => recv_buffer_write2,
      axi_arready_reg => axi_arready_reg,
      axi_awready_reg => interface_n_26,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg => axi_rvalid_reg,
      axi_wready_reg => axi_wready_reg,
      \data_reg_reg[31]\(31 downto 0) => recv_buffer_writedata(31 downto 0),
      recv_buffer_chipselect1 => recv_buffer_chipselect1,
      recv_buffer_readdata1(31 downto 0) => recv_buffer_readdata1(31 downto 0)
    );
recv_buffer_address20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => toggle_address_noc_side(3),
      I1 => toggle_address_noc_side(2),
      I2 => recv_buffer_address(8),
      I3 => toggle_address_noc_side(1),
      I4 => recv_buffer_address(7),
      I5 => toggle_address_noc_side(0),
      O => recv_buffer_address2(9)
    );
\rni_readdata_delayed[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAF88A0BBA088"
    )
        port map (
      I0 => slave_address(0),
      I1 => S_AXI_3_AWADDR(2),
      I2 => S_AXI_3_ARADDR(2),
      I3 => interface_n_26,
      I4 => S_AXI_3_AWADDR(1),
      I5 => S_AXI_3_ARADDR(1),
      O => \rni_readdata_delayed[0]_i_6__2_n_0\
    );
\rni_readdata_delayed[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0332000000000000"
    )
        port map (
      I0 => \rni_readdata_delayed[31]_i_5__2_n_0\,
      I1 => slave_address(7),
      I2 => slave_address(5),
      I3 => slave_address(6),
      I4 => interface_n_27,
      I5 => rni_chipselect6_out,
      O => \rni_readdata_delayed[31]_i_3__2_n_0\
    );
\rni_readdata_delayed[31]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBBAFFFFFBBFFFF"
    )
        port map (
      I0 => interface_n_66,
      I1 => S_AXI_3_AWADDR(2),
      I2 => S_AXI_3_ARADDR(2),
      I3 => interface_n_26,
      I4 => S_AXI_3_AWADDR(0),
      I5 => S_AXI_3_ARADDR(0),
      O => \rni_readdata_delayed[31]_i_4__2_n_0\
    );
\rni_readdata_delayed[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033D33DDD"
    )
        port map (
      I0 => slave_address(0),
      I1 => slave_address(1),
      I2 => interface_n_26,
      I3 => S_AXI_3_ARADDR(2),
      I4 => S_AXI_3_AWADDR(2),
      I5 => \rni_readdata_delayed[31]_i_6__2_n_0\,
      O => \rni_readdata_delayed[31]_i_5__2_n_0\
    );
\rni_readdata_delayed[31]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAFFCAC"
    )
        port map (
      I0 => S_AXI_3_ARADDR(4),
      I1 => S_AXI_3_AWADDR(4),
      I2 => interface_n_26,
      I3 => S_AXI_3_ARADDR(3),
      I4 => S_AXI_3_AWADDR(3),
      O => \rni_readdata_delayed[31]_i_6__2_n_0\
    );
\rni_readdata_delayed[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABBAEAEAEBF"
    )
        port map (
      I0 => slave_address(6),
      I1 => interface_n_26,
      I2 => S_AXI_3_ARADDR(5),
      I3 => S_AXI_3_AWADDR(5),
      I4 => S_AXI_3_AWADDR(7),
      I5 => S_AXI_3_ARADDR(7),
      O => \rni_readdata_delayed[6]_i_3__0_n_0\
    );
\rni_readdata_delayed_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(0),
      Q => \rni_readdata_delayed_reg_n_0_[0]\
    );
\rni_readdata_delayed_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(10),
      Q => \rni_readdata_delayed_reg_n_0_[10]\
    );
\rni_readdata_delayed_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(11),
      Q => \rni_readdata_delayed_reg_n_0_[11]\
    );
\rni_readdata_delayed_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(12),
      Q => \rni_readdata_delayed_reg_n_0_[12]\
    );
\rni_readdata_delayed_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(13),
      Q => \rni_readdata_delayed_reg_n_0_[13]\
    );
\rni_readdata_delayed_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(14),
      Q => \rni_readdata_delayed_reg_n_0_[14]\
    );
\rni_readdata_delayed_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(15),
      Q => \rni_readdata_delayed_reg_n_0_[15]\
    );
\rni_readdata_delayed_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(16),
      Q => \rni_readdata_delayed_reg_n_0_[16]\
    );
\rni_readdata_delayed_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(17),
      Q => \rni_readdata_delayed_reg_n_0_[17]\
    );
\rni_readdata_delayed_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(18),
      Q => \rni_readdata_delayed_reg_n_0_[18]\
    );
\rni_readdata_delayed_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(19),
      Q => \rni_readdata_delayed_reg_n_0_[19]\
    );
\rni_readdata_delayed_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(1),
      Q => \rni_readdata_delayed_reg_n_0_[1]\
    );
\rni_readdata_delayed_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(20),
      Q => \rni_readdata_delayed_reg_n_0_[20]\
    );
\rni_readdata_delayed_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(21),
      Q => \rni_readdata_delayed_reg_n_0_[21]\
    );
\rni_readdata_delayed_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(22),
      Q => \rni_readdata_delayed_reg_n_0_[22]\
    );
\rni_readdata_delayed_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(23),
      Q => \rni_readdata_delayed_reg_n_0_[23]\
    );
\rni_readdata_delayed_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(24),
      Q => \rni_readdata_delayed_reg_n_0_[24]\
    );
\rni_readdata_delayed_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(25),
      Q => \rni_readdata_delayed_reg_n_0_[25]\
    );
\rni_readdata_delayed_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(26),
      Q => \rni_readdata_delayed_reg_n_0_[26]\
    );
\rni_readdata_delayed_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(27),
      Q => \rni_readdata_delayed_reg_n_0_[27]\
    );
\rni_readdata_delayed_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(28),
      Q => \rni_readdata_delayed_reg_n_0_[28]\
    );
\rni_readdata_delayed_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(29),
      Q => \rni_readdata_delayed_reg_n_0_[29]\
    );
\rni_readdata_delayed_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(2),
      Q => \rni_readdata_delayed_reg_n_0_[2]\
    );
\rni_readdata_delayed_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(30),
      Q => \rni_readdata_delayed_reg_n_0_[30]\
    );
\rni_readdata_delayed_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(31),
      Q => \rni_readdata_delayed_reg_n_0_[31]\
    );
\rni_readdata_delayed_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(3),
      Q => \rni_readdata_delayed_reg_n_0_[3]\
    );
\rni_readdata_delayed_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(4),
      Q => \rni_readdata_delayed_reg_n_0_[4]\
    );
\rni_readdata_delayed_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(5),
      Q => \rni_readdata_delayed_reg_n_0_[5]\
    );
\rni_readdata_delayed_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(6),
      Q => \rni_readdata_delayed_reg_n_0_[6]\
    );
\rni_readdata_delayed_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(7),
      Q => \rni_readdata_delayed_reg_n_0_[7]\
    );
\rni_readdata_delayed_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(8),
      Q => \rni_readdata_delayed_reg_n_0_[8]\
    );
\rni_readdata_delayed_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      CLR => \^slave_reset\,
      D => rni_readdata(9),
      Q => \rni_readdata_delayed_reg_n_0_[9]\
    );
send_buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_dual_port
     port map (
      ADDRBWRADDR(8) => recv_buffer_n_0,
      ADDRBWRADDR(7 downto 0) => slave_address(7 downto 0),
      DOADO(31 downto 0) => internal_readdata_b(31 downto 0),
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(1 downto 0) => S_AXI_3_ARADDR(11 downto 10),
      S_AXI_3_AWADDR(1 downto 0) => S_AXI_3_AWADDR(11 downto 10),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      axi_arready_reg => interface_n_27,
      axi_awready_reg => axi_awready_reg,
      axi_awready_reg_0 => interface_n_26,
      axi_wready_reg => axi_wready_reg,
      readdata_a(31 downto 0) => readdata_a(31 downto 0),
      send_buffer_address(8 downto 0) => send_buffer_address(8 downto 0),
      send_buffer_chipselect13_out => send_buffer_chipselect13_out
    );
send_clock_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDD8CCC"
    )
        port map (
      I0 => interface_n_13,
      I1 => interface_n_6,
      I2 => interface_n_7,
      I3 => interface_n_14,
      I4 => interface_n_15,
      O => send_clock_i_1_n_0
    );
slave_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => Heartbeat,
      I1 => \^toggle_bits_cpu_side_reg[1]\,
      I2 => S_AXI_3_ARESETN,
      I3 => \^noc_irq_3\,
      O => slave_irq_i_1_n_0
    );
synchronize_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF40444444"
    )
        port map (
      I0 => \^toggle_bits_cpu_side_reg[1]\,
      I1 => Heartbeat,
      I2 => interface_n_25,
      I3 => interface_n_74,
      I4 => interface_n_72,
      I5 => synchronize_flag,
      O => synchronize_flag_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni is
  port (
    Heartbeat : out STD_LOGIC;
    recv_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    NoC_Irq_0 : out STD_LOGIC;
    \channel_nr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_AWREADY : out STD_LOGIC;
    S_AXI_0_WREADY : out STD_LOGIC;
    S_AXI_0_ARREADY : out STD_LOGIC;
    \toggle_bits_noc_side_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_BVALID : out STD_LOGIC;
    S_AXI_0_RVALID : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC;
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_5\ : out STD_LOGIC;
    \recv_address_reg[7]_4\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \recv_address_reg[7]_5\ : out STD_LOGIC;
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \channel_status_reg[2][0]\ : out STD_LOGIC;
    slave_irq0 : out STD_LOGIC;
    slave_irq0_0 : out STD_LOGIC;
    slave_irq0_1 : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_ACLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    S_AXI_0_ARESETN : in STD_LOGIC;
    channel_nr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_ARVALID : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[46]\ : in STD_LOGIC;
    \Outport[6]\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[47]\ : in STD_LOGIC;
    \mem_reg[52]\ : in STD_LOGIC;
    \mem_reg[49]\ : in STD_LOGIC;
    \mem_reg[48]\ : in STD_LOGIC;
    old_heartbeat : in STD_LOGIC;
    old_heartbeat_2 : in STD_LOGIC;
    old_heartbeat_3 : in STD_LOGIC;
    S_AXI_0_BREADY : in STD_LOGIC;
    S_AXI_0_RREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mem_reg[64]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_bits_noc_side_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_reg[64]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni is
  signal \^s_axi_0_arready\ : STD_LOGIC;
  signal \^s_axi_0_awready\ : STD_LOGIC;
  signal \^s_axi_0_bvalid\ : STD_LOGIC;
  signal \^s_axi_0_rvalid\ : STD_LOGIC;
  signal \^s_axi_0_wready\ : STD_LOGIC;
  signal axi_arready_i_2_n_0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_2 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of axi_awready_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair223";
begin
  S_AXI_0_ARREADY <= \^s_axi_0_arready\;
  S_AXI_0_AWREADY <= \^s_axi_0_awready\;
  S_AXI_0_BVALID <= \^s_axi_0_bvalid\;
  S_AXI_0_RVALID <= \^s_axi_0_rvalid\;
  S_AXI_0_WREADY <= \^s_axi_0_wready\;
USER_LOGIC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni
     port map (
      D(8 downto 7) => channel_nr(1 downto 0),
      D(6 downto 0) => \Outport[6]\(37 downto 31),
      E(0) => E(0),
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      NoC_Irq_0 => NoC_Irq_0,
      \Outport[6]\(30 downto 0) => \Outport[6]\(30 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(11 downto 0) => S_AXI_0_ARADDR(11 downto 0),
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(11 downto 0) => S_AXI_0_AWADDR(11 downto 0),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_RDATA(31 downto 0) => S_AXI_0_RDATA(31 downto 0),
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      axi_arready_reg => \^s_axi_0_arready\,
      axi_awready_reg => \^s_axi_0_awready\,
      axi_rvalid_reg => \^s_axi_0_rvalid\,
      axi_wready_reg => \^s_axi_0_wready\,
      \channel_nr_reg[2]\(0) => \channel_nr_reg[2]\(0),
      \channel_status_reg[1][0]\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]\ => recv_state(0),
      \channel_status_reg[2][0]\ => \channel_status_reg[2][0]\,
      \mem_reg[31]\(23 downto 0) => D(23 downto 0),
      \mem_reg[42]\ => \mem_reg[42]\,
      \mem_reg[46]\ => \mem_reg[46]\,
      \mem_reg[47]\ => \mem_reg[47]\,
      \mem_reg[48]\ => \mem_reg[48]\,
      \mem_reg[49]\ => \mem_reg[49]\,
      \mem_reg[52]\ => \mem_reg[52]\,
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\ => \mem_reg[64]_2\,
      \mem_reg[64]_3\(0) => \mem_reg[64]_3\(0),
      \mem_reg[64]_4\(0) => \mem_reg[64]_4\(0),
      \mem_reg[64]_5\(0) => \mem_reg[64]_5\(0),
      \mem_reg[64]_6\(0) => \mem_reg[64]_6\(0),
      \mem_reg[64]_7\(0) => \mem_reg[64]_7\(0),
      \mem_reg[64]_8\(0) => \mem_reg[64]_8\(0),
      \mem_reg[64]_9\(0) => \mem_reg[64]_9\(0),
      old_GlobalSync_reg => Heartbeat,
      old_heartbeat => old_heartbeat,
      old_heartbeat_2 => old_heartbeat_2,
      old_heartbeat_3 => old_heartbeat_3,
      read_R(0) => read_R(0),
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\(3 downto 0) => \recv_address_reg[7]_0\(3 downto 0),
      \recv_address_reg[7]_1\(3 downto 0) => \recv_address_reg[7]_1\(3 downto 0),
      \recv_address_reg[7]_2\ => \recv_address_reg[7]_2\,
      \recv_address_reg[7]_3\(5 downto 0) => \recv_address_reg[7]_4\(5 downto 0),
      \recv_address_reg[7]_4\(2 downto 0) => \recv_address_reg[7]_3\(2 downto 0),
      \recv_address_reg[7]_5\ => \recv_address_reg[7]_5\,
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\(2 downto 0) => \recv_address_reg[8]_0\(2 downto 0),
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_1\,
      \recv_address_reg[8]_2\(3 downto 0) => \recv_address_reg[8]_3\(3 downto 0),
      \recv_address_reg[8]_3\(2 downto 0) => \recv_address_reg[8]_2\(2 downto 0),
      \recv_address_reg[8]_4\ => \recv_address_reg[8]_4\,
      \recv_address_reg[8]_5\ => \recv_address_reg[8]_5\,
      recv_buffer_write_reg => recv_state(1),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      reset => reset,
      slave_irq0 => slave_irq0,
      slave_irq0_0 => slave_irq0_0,
      slave_irq0_1 => slave_irq0_1,
      \toggle_bits_noc_side_reg[2]\ => \toggle_bits_noc_side_reg[2]\(0),
      \toggle_bits_noc_side_reg[2]_0\(0) => \toggle_bits_noc_side_reg[2]_0\(0),
      write_R(0) => write_R(0),
      write_R_reg => write_R_reg
    );
axi_arready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_0_ARVALID,
      I1 => \^s_axi_0_arready\,
      O => axi_arready_i_2_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => axi_arready_i_2_n_0,
      Q => \^s_axi_0_arready\,
      R => reset
    );
axi_awready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_0_WVALID,
      I1 => S_AXI_0_AWVALID,
      I2 => \^s_axi_0_awready\,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => axi_awready_i_1_n_0,
      Q => \^s_axi_0_awready\,
      R => reset
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_0_WVALID,
      I1 => S_AXI_0_AWVALID,
      I2 => \^s_axi_0_awready\,
      I3 => \^s_axi_0_wready\,
      I4 => S_AXI_0_BREADY,
      I5 => \^s_axi_0_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_0_bvalid\,
      R => reset
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_0_arready\,
      I1 => S_AXI_0_ARVALID,
      I2 => \^s_axi_0_rvalid\,
      I3 => S_AXI_0_RREADY,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_0_rvalid\,
      R => reset
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_0_WVALID,
      I1 => S_AXI_0_AWVALID,
      I2 => \^s_axi_0_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_0_ACLK,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s_axi_0_wready\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1\ is
  port (
    old_heartbeat : out STD_LOGIC;
    recv_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : out STD_LOGIC;
    NoC_Irq_2 : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_2_AWREADY : out STD_LOGIC;
    S_AXI_2_WREADY : out STD_LOGIC;
    S_AXI_2_ARREADY : out STD_LOGIC;
    S_AXI_2_BVALID : out STD_LOGIC;
    S_AXI_2_RVALID : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[7]_3\ : out STD_LOGIC;
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_ACLK : in STD_LOGIC;
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    S_AXI_2_ARESETN : in STD_LOGIC;
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_ARVALID : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ : in STD_LOGIC;
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[53]\ : in STD_LOGIC;
    S_AXI_2_BREADY : in STD_LOGIC;
    S_AXI_2_RREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1\ : entity is "kth_axi_Nostrum_rni";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1\ is
  signal \^s_axi_2_arready\ : STD_LOGIC;
  signal \^s_axi_2_awready\ : STD_LOGIC;
  signal \^s_axi_2_bvalid\ : STD_LOGIC;
  signal \^s_axi_2_rvalid\ : STD_LOGIC;
  signal \^s_axi_2_wready\ : STD_LOGIC;
  signal \axi_arready_i_2__0_n_0\ : STD_LOGIC;
  signal \axi_awready_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_bvalid_i_1__1_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__1_n_0\ : STD_LOGIC;
  signal \axi_wready_i_1__0_n_0\ : STD_LOGIC;
  signal slave_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_arready_i_2__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \axi_awready_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \axi_rvalid_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \axi_wready_i_1__0\ : label is "soft_lutpair359";
begin
  S_AXI_2_ARREADY <= \^s_axi_2_arready\;
  S_AXI_2_AWREADY <= \^s_axi_2_awready\;
  S_AXI_2_BVALID <= \^s_axi_2_bvalid\;
  S_AXI_2_RVALID <= \^s_axi_2_rvalid\;
  S_AXI_2_WREADY <= \^s_axi_2_wready\;
USER_LOGIC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized1\
     port map (
      D(0) => \recv_address_reg[8]\(0),
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\,
      Heartbeat => Heartbeat,
      NoC_Irq_2 => NoC_Irq_2,
      Q(3 downto 0) => Q(3 downto 0),
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(11 downto 0) => S_AXI_2_ARADDR(11 downto 0),
      S_AXI_2_ARESETN => S_AXI_2_ARESETN,
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(11 downto 0) => S_AXI_2_AWADDR(11 downto 0),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_RDATA(31 downto 0) => S_AXI_2_RDATA(31 downto 0),
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      axi_arready_reg => \^s_axi_2_arready\,
      axi_awready_reg => \^s_axi_2_awready\,
      axi_rvalid_reg => \^s_axi_2_rvalid\,
      axi_wready_reg => \^s_axi_2_wready\,
      \channel_status_reg[1][0]\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]\ => recv_state(0),
      \mem_reg[31]\(23 downto 0) => D(23 downto 0),
      \mem_reg[42]\ => \mem_reg[42]\,
      \mem_reg[53]\ => \mem_reg[53]\,
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\(39 downto 0) => \mem_reg[64]_2\(39 downto 0),
      read_R(0) => read_R(0),
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\(3 downto 0) => \recv_address_reg[7]_0\(3 downto 0),
      \recv_address_reg[7]_1\(3 downto 0) => \recv_address_reg[7]_1\(3 downto 0),
      \recv_address_reg[7]_2\ => \recv_address_reg[7]_2\,
      \recv_address_reg[7]_3\ => \recv_address_reg[7]_3\,
      \recv_address_reg[8]\ => \recv_address_reg[8]_0\,
      \recv_address_reg[8]_0\(3 downto 0) => \recv_address_reg[8]_1\(3 downto 0),
      \recv_address_reg[8]_1\ => \recv_address_reg[8]_4\,
      \recv_address_reg[8]_2\(2 downto 0) => \recv_address_reg[8]_2\(2 downto 0),
      \recv_address_reg[8]_3\(0) => \recv_address_reg[8]_3\(0),
      recv_buffer_write_reg => recv_state(1),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      slave_irq0 => slave_irq0,
      slave_reset => slave_reset,
      \toggle_bits_cpu_side_reg[1]\ => old_heartbeat,
      write_R(0) => write_R(0),
      write_R_reg => write_R_reg
    );
\axi_arready_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_2_ARVALID,
      I1 => \^s_axi_2_arready\,
      O => \axi_arready_i_2__0_n_0\
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \axi_arready_i_2__0_n_0\,
      Q => \^s_axi_2_arready\,
      R => slave_reset
    );
\axi_awready_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_2_WVALID,
      I1 => S_AXI_2_AWVALID,
      I2 => \^s_axi_2_awready\,
      O => \axi_awready_i_1__0_n_0\
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \axi_awready_i_1__0_n_0\,
      Q => \^s_axi_2_awready\,
      R => slave_reset
    );
\axi_bvalid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_2_WVALID,
      I1 => S_AXI_2_AWVALID,
      I2 => \^s_axi_2_awready\,
      I3 => \^s_axi_2_wready\,
      I4 => S_AXI_2_BREADY,
      I5 => \^s_axi_2_bvalid\,
      O => \axi_bvalid_i_1__1_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \axi_bvalid_i_1__1_n_0\,
      Q => \^s_axi_2_bvalid\,
      R => slave_reset
    );
\axi_rvalid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_2_arready\,
      I1 => S_AXI_2_ARVALID,
      I2 => \^s_axi_2_rvalid\,
      I3 => S_AXI_2_RREADY,
      O => \axi_rvalid_i_1__1_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \axi_rvalid_i_1__1_n_0\,
      Q => \^s_axi_2_rvalid\,
      R => slave_reset
    );
\axi_wready_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_2_WVALID,
      I1 => S_AXI_2_AWVALID,
      I2 => \^s_axi_2_wready\,
      O => \axi_wready_i_1__0_n_0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_2_ACLK,
      CE => '1',
      D => \axi_wready_i_1__0_n_0\,
      Q => \^s_axi_2_wready\,
      R => slave_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3\ is
  port (
    old_heartbeat : out STD_LOGIC;
    recv_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    NoC_Irq_1 : out STD_LOGIC;
    \recv_address_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_1_AWREADY : out STD_LOGIC;
    S_AXI_1_WREADY : out STD_LOGIC;
    S_AXI_1_ARREADY : out STD_LOGIC;
    S_AXI_1_BVALID : out STD_LOGIC;
    S_AXI_1_RVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \recv_address_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_4\ : out STD_LOGIC;
    \recv_address_reg[8]_5\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_ACLK : in STD_LOGIC;
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    S_AXI_1_ARESETN : in STD_LOGIC;
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_ARVALID : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \mem_reg[44]\ : in STD_LOGIC;
    \mem_reg[46]\ : in STD_LOGIC;
    \mem_reg[42]\ : in STD_LOGIC;
    \mem_reg[51]\ : in STD_LOGIC;
    \mem_reg[52]\ : in STD_LOGIC;
    \mem_reg[49]\ : in STD_LOGIC;
    \mem_reg[54]\ : in STD_LOGIC;
    \mem_reg[49]_0\ : in STD_LOGIC;
    \mem_reg[48]\ : in STD_LOGIC;
    S_AXI_1_BREADY : in STD_LOGIC;
    S_AXI_1_RREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3\ : entity is "kth_axi_Nostrum_rni";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3\ is
  signal \^s_axi_1_arready\ : STD_LOGIC;
  signal \^s_axi_1_awready\ : STD_LOGIC;
  signal \^s_axi_1_bvalid\ : STD_LOGIC;
  signal \^s_axi_1_rvalid\ : STD_LOGIC;
  signal \^s_axi_1_wready\ : STD_LOGIC;
  signal \axi_arready_i_2__1_n_0\ : STD_LOGIC;
  signal \axi_awready_i_1__1_n_0\ : STD_LOGIC;
  signal \axi_bvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_wready_i_1__1_n_0\ : STD_LOGIC;
  signal slave_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_arready_i_2__1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \axi_awready_i_1__1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \axi_rvalid_i_1__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \axi_wready_i_1__1\ : label is "soft_lutpair495";
begin
  S_AXI_1_ARREADY <= \^s_axi_1_arready\;
  S_AXI_1_AWREADY <= \^s_axi_1_awready\;
  S_AXI_1_BVALID <= \^s_axi_1_bvalid\;
  S_AXI_1_RVALID <= \^s_axi_1_rvalid\;
  S_AXI_1_WREADY <= \^s_axi_1_wready\;
USER_LOGIC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized3\
     port map (
      D(0) => \recv_address_reg[8]\(0),
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      Heartbeat => Heartbeat,
      NoC_Irq_1 => NoC_Irq_1,
      Q(1 downto 0) => Q(1 downto 0),
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(11 downto 0) => S_AXI_1_ARADDR(11 downto 0),
      S_AXI_1_ARESETN => S_AXI_1_ARESETN,
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(11 downto 0) => S_AXI_1_AWADDR(11 downto 0),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_RDATA(31 downto 0) => S_AXI_1_RDATA(31 downto 0),
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      axi_arready_reg => \^s_axi_1_arready\,
      axi_awready_reg => \^s_axi_1_awready\,
      axi_rvalid_reg => \^s_axi_1_rvalid\,
      axi_wready_reg => \^s_axi_1_wready\,
      \channel_status_reg[1][0]\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]\ => recv_state(0),
      \mem_reg[31]\(23 downto 0) => D(23 downto 0),
      \mem_reg[42]\ => \mem_reg[42]\,
      \mem_reg[44]\ => \mem_reg[44]\,
      \mem_reg[46]\ => \mem_reg[46]\,
      \mem_reg[48]\ => \mem_reg[48]\,
      \mem_reg[49]\ => \mem_reg[49]\,
      \mem_reg[49]_0\ => \mem_reg[49]_0\,
      \mem_reg[51]\ => \mem_reg[51]\,
      \mem_reg[52]\ => \mem_reg[52]\,
      \mem_reg[54]\ => \mem_reg[54]\,
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\(39 downto 0) => \mem_reg[64]_2\(39 downto 0),
      read_R(0) => read_R(0),
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\(4 downto 0) => \recv_address_reg[7]_1\(4 downto 0),
      \recv_address_reg[7]_1\(3 downto 0) => \recv_address_reg[7]_0\(3 downto 0),
      \recv_address_reg[7]_2\ => \recv_address_reg[7]_2\,
      \recv_address_reg[8]\(2 downto 0) => \recv_address_reg[8]_0\(2 downto 0),
      \recv_address_reg[8]_0\(3 downto 0) => \recv_address_reg[8]_2\(3 downto 0),
      \recv_address_reg[8]_1\(2 downto 0) => \recv_address_reg[8]_1\(2 downto 0),
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_4\,
      \recv_address_reg[8]_3\(3 downto 0) => \recv_address_reg[8]_3\(3 downto 0),
      \recv_address_reg[8]_4\(6 downto 0) => \recv_address_reg[8]_5\(6 downto 0),
      recv_buffer_write_reg => recv_state(1),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      slave_irq0 => slave_irq0,
      slave_reset => slave_reset,
      \toggle_bits_cpu_side_reg[1]\ => old_heartbeat,
      write_R(0) => write_R(0),
      write_R_reg => write_R_reg
    );
\axi_arready_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_1_ARVALID,
      I1 => \^s_axi_1_arready\,
      O => \axi_arready_i_2__1_n_0\
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \axi_arready_i_2__1_n_0\,
      Q => \^s_axi_1_arready\,
      R => slave_reset
    );
\axi_awready_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_1_WVALID,
      I1 => S_AXI_1_AWVALID,
      I2 => \^s_axi_1_awready\,
      O => \axi_awready_i_1__1_n_0\
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \axi_awready_i_1__1_n_0\,
      Q => \^s_axi_1_awready\,
      R => slave_reset
    );
\axi_bvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_1_WVALID,
      I1 => S_AXI_1_AWVALID,
      I2 => \^s_axi_1_awready\,
      I3 => \^s_axi_1_wready\,
      I4 => S_AXI_1_BREADY,
      I5 => \^s_axi_1_bvalid\,
      O => \axi_bvalid_i_1__0_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \axi_bvalid_i_1__0_n_0\,
      Q => \^s_axi_1_bvalid\,
      R => slave_reset
    );
\axi_rvalid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_1_arready\,
      I1 => S_AXI_1_ARVALID,
      I2 => \^s_axi_1_rvalid\,
      I3 => S_AXI_1_RREADY,
      O => \axi_rvalid_i_1__0_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \axi_rvalid_i_1__0_n_0\,
      Q => \^s_axi_1_rvalid\,
      R => slave_reset
    );
\axi_wready_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_1_WVALID,
      I1 => S_AXI_1_AWVALID,
      I2 => \^s_axi_1_wready\,
      O => \axi_wready_i_1__1_n_0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_1_ACLK,
      CE => '1',
      D => \axi_wready_i_1__1_n_0\,
      Q => \^s_axi_1_wready\,
      R => slave_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5\ is
  port (
    old_heartbeat : out STD_LOGIC;
    recv_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : out STD_LOGIC;
    NoC_Irq_3 : out STD_LOGIC;
    S_AXI_3_AWREADY : out STD_LOGIC;
    S_AXI_3_WREADY : out STD_LOGIC;
    S_AXI_3_ARREADY : out STD_LOGIC;
    S_AXI_3_BVALID : out STD_LOGIC;
    S_AXI_3_RVALID : out STD_LOGIC;
    \recv_address_reg[7]\ : out STD_LOGIC;
    \recv_address_reg[7]_0\ : out STD_LOGIC;
    \recv_address_reg[7]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[7]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]\ : out STD_LOGIC;
    \recv_address_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \recv_address_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_2\ : out STD_LOGIC;
    \recv_address_reg[8]_3\ : out STD_LOGIC;
    \recv_address_reg[8]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \recv_address_reg[8]_6\ : out STD_LOGIC;
    \recv_address_reg[8]_7\ : out STD_LOGIC;
    \channel_status_reg[1][0]\ : out STD_LOGIC;
    \G0.mem_reg[64]\ : out STD_LOGIC_VECTOR ( 58 downto 0 );
    S_AXI_3_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_ACLK : in STD_LOGIC;
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Heartbeat : in STD_LOGIC;
    \mem_reg[64]\ : in STD_LOGIC;
    \mem_reg[64]_0\ : in STD_LOGIC;
    slave_irq0 : in STD_LOGIC;
    S_AXI_3_ARESETN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_R : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_ARVALID : in STD_LOGIC;
    \mem_reg[64]_1\ : in STD_LOGIC;
    \mem_reg[64]_2\ : in STD_LOGIC;
    \recv_state_reg[0]\ : in STD_LOGIC;
    write_R_reg : in STD_LOGIC;
    \mem_reg[55]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ : in STD_LOGIC;
    \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ : in STD_LOGIC;
    \mem_reg[55]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ : in STD_LOGIC;
    S_AXI_3_BREADY : in STD_LOGIC;
    S_AXI_3_RREADY : in STD_LOGIC;
    \mem_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5\ : entity is "kth_axi_Nostrum_rni";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5\ is
  signal \^s_axi_3_arready\ : STD_LOGIC;
  signal \^s_axi_3_awready\ : STD_LOGIC;
  signal \^s_axi_3_bvalid\ : STD_LOGIC;
  signal \^s_axi_3_rvalid\ : STD_LOGIC;
  signal \^s_axi_3_wready\ : STD_LOGIC;
  signal \axi_arready_i_2__2_n_0\ : STD_LOGIC;
  signal \axi_awready_i_1__2_n_0\ : STD_LOGIC;
  signal \axi_bvalid_i_1__2_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__2_n_0\ : STD_LOGIC;
  signal \axi_wready_i_1__2_n_0\ : STD_LOGIC;
  signal slave_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_arready_i_2__2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \axi_awready_i_1__2\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \axi_rvalid_i_1__2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \axi_wready_i_1__2\ : label is "soft_lutpair629";
begin
  S_AXI_3_ARREADY <= \^s_axi_3_arready\;
  S_AXI_3_AWREADY <= \^s_axi_3_awready\;
  S_AXI_3_BVALID <= \^s_axi_3_bvalid\;
  S_AXI_3_RVALID <= \^s_axi_3_rvalid\;
  S_AXI_3_WREADY <= \^s_axi_3_wready\;
USER_LOGIC: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_Nostrum_rni__parameterized5\
     port map (
      D(7 downto 0) => D(7 downto 0),
      \G0.mem_reg[64]\(58 downto 0) => \G0.mem_reg[64]\(58 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ => \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ => \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ => \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\,
      Heartbeat => Heartbeat,
      NoC_Irq_3 => NoC_Irq_3,
      Q(3 downto 0) => Q(3 downto 0),
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(11 downto 0) => S_AXI_3_ARADDR(11 downto 0),
      S_AXI_3_ARESETN => S_AXI_3_ARESETN,
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(11 downto 0) => S_AXI_3_AWADDR(11 downto 0),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_RDATA(31 downto 0) => S_AXI_3_RDATA(31 downto 0),
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      axi_arready_reg => \^s_axi_3_arready\,
      axi_awready_reg => \^s_axi_3_awready\,
      axi_rvalid_reg => \^s_axi_3_rvalid\,
      axi_wready_reg => \^s_axi_3_wready\,
      \channel_status_reg[1][0]\ => \channel_status_reg[1][0]\,
      \channel_status_reg[1][1]\ => recv_state(0),
      \mem_reg[31]\(23 downto 0) => \mem_reg[31]\(23 downto 0),
      \mem_reg[55]\ => \mem_reg[55]\,
      \mem_reg[55]_0\(30 downto 0) => \mem_reg[55]_0\(30 downto 0),
      \mem_reg[64]\ => \mem_reg[64]\,
      \mem_reg[64]_0\ => \mem_reg[64]_0\,
      \mem_reg[64]_1\ => \mem_reg[64]_1\,
      \mem_reg[64]_2\ => \mem_reg[64]_2\,
      read_R(0) => read_R(0),
      \recv_address_reg[7]\ => \recv_address_reg[7]\,
      \recv_address_reg[7]_0\ => \recv_address_reg[7]_0\,
      \recv_address_reg[7]_1\ => \recv_address_reg[7]_1\,
      \recv_address_reg[7]_2\(3 downto 0) => \recv_address_reg[7]_2\(3 downto 0),
      \recv_address_reg[7]_3\(1 downto 0) => \recv_address_reg[7]_3\(1 downto 0),
      \recv_address_reg[7]_4\(1 downto 0) => \recv_address_reg[7]_4\(1 downto 0),
      \recv_address_reg[8]\ => \recv_address_reg[8]\,
      \recv_address_reg[8]_0\(3 downto 0) => \recv_address_reg[8]_1\(3 downto 0),
      \recv_address_reg[8]_1\(1 downto 0) => \recv_address_reg[8]_0\(1 downto 0),
      \recv_address_reg[8]_2\ => \recv_address_reg[8]_2\,
      \recv_address_reg[8]_3\ => \recv_address_reg[8]_3\,
      \recv_address_reg[8]_4\(3 downto 0) => \recv_address_reg[8]_4\(3 downto 0),
      \recv_address_reg[8]_5\(3 downto 0) => \recv_address_reg[8]_5\(3 downto 0),
      \recv_address_reg[8]_6\ => \recv_address_reg[8]_6\,
      \recv_address_reg[8]_7\ => \recv_address_reg[8]_7\,
      recv_buffer_write_reg => recv_state(1),
      \recv_state_reg[0]\ => \recv_state_reg[0]\,
      slave_irq0 => slave_irq0,
      slave_reset => slave_reset,
      \toggle_bits_cpu_side_reg[1]\ => old_heartbeat,
      write_R(0) => write_R(0),
      write_R_reg => write_R_reg
    );
\axi_arready_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_3_ARVALID,
      I1 => \^s_axi_3_arready\,
      O => \axi_arready_i_2__2_n_0\
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \axi_arready_i_2__2_n_0\,
      Q => \^s_axi_3_arready\,
      R => slave_reset
    );
\axi_awready_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_3_WVALID,
      I1 => S_AXI_3_AWVALID,
      I2 => \^s_axi_3_awready\,
      O => \axi_awready_i_1__2_n_0\
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \axi_awready_i_1__2_n_0\,
      Q => \^s_axi_3_awready\,
      R => slave_reset
    );
\axi_bvalid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_3_WVALID,
      I1 => S_AXI_3_AWVALID,
      I2 => \^s_axi_3_awready\,
      I3 => \^s_axi_3_wready\,
      I4 => S_AXI_3_BREADY,
      I5 => \^s_axi_3_bvalid\,
      O => \axi_bvalid_i_1__2_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \axi_bvalid_i_1__2_n_0\,
      Q => \^s_axi_3_bvalid\,
      R => slave_reset
    );
\axi_rvalid_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_3_arready\,
      I1 => S_AXI_3_ARVALID,
      I2 => \^s_axi_3_rvalid\,
      I3 => S_AXI_3_RREADY,
      O => \axi_rvalid_i_1__2_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \axi_rvalid_i_1__2_n_0\,
      Q => \^s_axi_3_rvalid\,
      R => slave_reset
    );
\axi_wready_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_3_WVALID,
      I1 => S_AXI_3_AWVALID,
      I2 => \^s_axi_3_wready\,
      O => \axi_wready_i_1__2_n_0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_3_ACLK,
      CE => '1',
      D => \axi_wready_i_1__2_n_0\,
      Q => \^s_axi_3_wready\,
      R => slave_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_noc is
  port (
    s_axi_awready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_RVALID : out STD_LOGIC;
    S_AXI_2_RVALID : out STD_LOGIC;
    S_AXI_1_RVALID : out STD_LOGIC;
    S_AXI_3_RVALID : out STD_LOGIC;
    NoC_Irq_0 : out STD_LOGIC;
    NoC_Irq_2 : out STD_LOGIC;
    NoC_Irq_1 : out STD_LOGIC;
    NoC_Irq_3 : out STD_LOGIC;
    S_AXI_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_BVALID : out STD_LOGIC;
    S_AXI_1_BVALID : out STD_LOGIC;
    S_AXI_2_BVALID : out STD_LOGIC;
    S_AXI_3_BVALID : out STD_LOGIC;
    S_AXI_0_ARESETN : in STD_LOGIC;
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_ARESETN : in STD_LOGIC;
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_ARESETN : in STD_LOGIC;
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_ARESETN : in STD_LOGIC;
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_ARVALID : in STD_LOGIC;
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_ARVALID : in STD_LOGIC;
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_ARVALID : in STD_LOGIC;
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_ARVALID : in STD_LOGIC;
    S_AXI_0_ACLK : in STD_LOGIC;
    S_AXI_2_ACLK : in STD_LOGIC;
    S_AXI_1_ACLK : in STD_LOGIC;
    S_AXI_3_ACLK : in STD_LOGIC;
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_BREADY : in STD_LOGIC;
    S_AXI_1_BREADY : in STD_LOGIC;
    S_AXI_2_BREADY : in STD_LOGIC;
    S_AXI_3_BREADY : in STD_LOGIC;
    S_AXI_0_RREADY : in STD_LOGIC;
    S_AXI_1_RREADY : in STD_LOGIC;
    S_AXI_2_RREADY : in STD_LOGIC;
    S_AXI_3_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_noc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_noc is
  signal Heartbeat : STD_LOGIC;
  signal \To_NoC[0]_31\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \To_NoC[1]_33\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \To_NoC[2]_32\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \To_NoC[3]_34\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \To_Res[0]_10\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \To_Res[1]_2\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \To_Res[2]_18\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal \To_Res[3]_26\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal UNoC_n_0 : STD_LOGIC;
  signal UNoC_n_1 : STD_LOGIC;
  signal UNoC_n_10 : STD_LOGIC;
  signal UNoC_n_11 : STD_LOGIC;
  signal UNoC_n_12 : STD_LOGIC;
  signal UNoC_n_136 : STD_LOGIC;
  signal UNoC_n_137 : STD_LOGIC;
  signal UNoC_n_138 : STD_LOGIC;
  signal UNoC_n_139 : STD_LOGIC;
  signal UNoC_n_140 : STD_LOGIC;
  signal UNoC_n_141 : STD_LOGIC;
  signal UNoC_n_142 : STD_LOGIC;
  signal UNoC_n_143 : STD_LOGIC;
  signal UNoC_n_144 : STD_LOGIC;
  signal UNoC_n_145 : STD_LOGIC;
  signal UNoC_n_146 : STD_LOGIC;
  signal UNoC_n_147 : STD_LOGIC;
  signal UNoC_n_148 : STD_LOGIC;
  signal UNoC_n_149 : STD_LOGIC;
  signal UNoC_n_15 : STD_LOGIC;
  signal UNoC_n_150 : STD_LOGIC;
  signal UNoC_n_151 : STD_LOGIC;
  signal UNoC_n_152 : STD_LOGIC;
  signal UNoC_n_153 : STD_LOGIC;
  signal UNoC_n_154 : STD_LOGIC;
  signal UNoC_n_155 : STD_LOGIC;
  signal UNoC_n_156 : STD_LOGIC;
  signal UNoC_n_157 : STD_LOGIC;
  signal UNoC_n_158 : STD_LOGIC;
  signal UNoC_n_159 : STD_LOGIC;
  signal UNoC_n_16 : STD_LOGIC;
  signal UNoC_n_160 : STD_LOGIC;
  signal UNoC_n_161 : STD_LOGIC;
  signal UNoC_n_162 : STD_LOGIC;
  signal UNoC_n_163 : STD_LOGIC;
  signal UNoC_n_164 : STD_LOGIC;
  signal UNoC_n_165 : STD_LOGIC;
  signal UNoC_n_166 : STD_LOGIC;
  signal UNoC_n_167 : STD_LOGIC;
  signal UNoC_n_17 : STD_LOGIC;
  signal UNoC_n_18 : STD_LOGIC;
  signal UNoC_n_19 : STD_LOGIC;
  signal UNoC_n_20 : STD_LOGIC;
  signal UNoC_n_208 : STD_LOGIC;
  signal UNoC_n_209 : STD_LOGIC;
  signal UNoC_n_21 : STD_LOGIC;
  signal UNoC_n_210 : STD_LOGIC;
  signal UNoC_n_211 : STD_LOGIC;
  signal UNoC_n_212 : STD_LOGIC;
  signal UNoC_n_213 : STD_LOGIC;
  signal UNoC_n_214 : STD_LOGIC;
  signal UNoC_n_215 : STD_LOGIC;
  signal UNoC_n_216 : STD_LOGIC;
  signal UNoC_n_217 : STD_LOGIC;
  signal UNoC_n_218 : STD_LOGIC;
  signal UNoC_n_219 : STD_LOGIC;
  signal UNoC_n_22 : STD_LOGIC;
  signal UNoC_n_220 : STD_LOGIC;
  signal UNoC_n_221 : STD_LOGIC;
  signal UNoC_n_222 : STD_LOGIC;
  signal UNoC_n_223 : STD_LOGIC;
  signal UNoC_n_224 : STD_LOGIC;
  signal UNoC_n_225 : STD_LOGIC;
  signal UNoC_n_226 : STD_LOGIC;
  signal UNoC_n_227 : STD_LOGIC;
  signal UNoC_n_228 : STD_LOGIC;
  signal UNoC_n_229 : STD_LOGIC;
  signal UNoC_n_23 : STD_LOGIC;
  signal UNoC_n_230 : STD_LOGIC;
  signal UNoC_n_231 : STD_LOGIC;
  signal UNoC_n_232 : STD_LOGIC;
  signal UNoC_n_233 : STD_LOGIC;
  signal UNoC_n_234 : STD_LOGIC;
  signal UNoC_n_235 : STD_LOGIC;
  signal UNoC_n_236 : STD_LOGIC;
  signal UNoC_n_237 : STD_LOGIC;
  signal UNoC_n_238 : STD_LOGIC;
  signal UNoC_n_239 : STD_LOGIC;
  signal UNoC_n_24 : STD_LOGIC;
  signal UNoC_n_240 : STD_LOGIC;
  signal UNoC_n_241 : STD_LOGIC;
  signal UNoC_n_242 : STD_LOGIC;
  signal UNoC_n_243 : STD_LOGIC;
  signal UNoC_n_25 : STD_LOGIC;
  signal UNoC_n_282 : STD_LOGIC;
  signal UNoC_n_283 : STD_LOGIC;
  signal UNoC_n_285 : STD_LOGIC;
  signal UNoC_n_286 : STD_LOGIC;
  signal UNoC_n_287 : STD_LOGIC;
  signal UNoC_n_288 : STD_LOGIC;
  signal UNoC_n_289 : STD_LOGIC;
  signal UNoC_n_290 : STD_LOGIC;
  signal UNoC_n_291 : STD_LOGIC;
  signal UNoC_n_292 : STD_LOGIC;
  signal UNoC_n_293 : STD_LOGIC;
  signal UNoC_n_294 : STD_LOGIC;
  signal UNoC_n_295 : STD_LOGIC;
  signal UNoC_n_296 : STD_LOGIC;
  signal UNoC_n_297 : STD_LOGIC;
  signal UNoC_n_298 : STD_LOGIC;
  signal UNoC_n_299 : STD_LOGIC;
  signal UNoC_n_300 : STD_LOGIC;
  signal UNoC_n_301 : STD_LOGIC;
  signal UNoC_n_302 : STD_LOGIC;
  signal UNoC_n_303 : STD_LOGIC;
  signal UNoC_n_304 : STD_LOGIC;
  signal UNoC_n_305 : STD_LOGIC;
  signal UNoC_n_306 : STD_LOGIC;
  signal UNoC_n_307 : STD_LOGIC;
  signal UNoC_n_308 : STD_LOGIC;
  signal UNoC_n_309 : STD_LOGIC;
  signal UNoC_n_310 : STD_LOGIC;
  signal UNoC_n_311 : STD_LOGIC;
  signal UNoC_n_312 : STD_LOGIC;
  signal UNoC_n_313 : STD_LOGIC;
  signal UNoC_n_314 : STD_LOGIC;
  signal UNoC_n_6 : STD_LOGIC;
  signal UNoC_n_64 : STD_LOGIC;
  signal UNoC_n_65 : STD_LOGIC;
  signal UNoC_n_66 : STD_LOGIC;
  signal UNoC_n_67 : STD_LOGIC;
  signal UNoC_n_68 : STD_LOGIC;
  signal UNoC_n_69 : STD_LOGIC;
  signal UNoC_n_7 : STD_LOGIC;
  signal UNoC_n_70 : STD_LOGIC;
  signal UNoC_n_71 : STD_LOGIC;
  signal UNoC_n_72 : STD_LOGIC;
  signal UNoC_n_73 : STD_LOGIC;
  signal UNoC_n_74 : STD_LOGIC;
  signal UNoC_n_75 : STD_LOGIC;
  signal UNoC_n_76 : STD_LOGIC;
  signal UNoC_n_77 : STD_LOGIC;
  signal UNoC_n_78 : STD_LOGIC;
  signal UNoC_n_79 : STD_LOGIC;
  signal UNoC_n_8 : STD_LOGIC;
  signal UNoC_n_80 : STD_LOGIC;
  signal UNoC_n_81 : STD_LOGIC;
  signal UNoC_n_82 : STD_LOGIC;
  signal UNoC_n_83 : STD_LOGIC;
  signal UNoC_n_84 : STD_LOGIC;
  signal UNoC_n_85 : STD_LOGIC;
  signal UNoC_n_86 : STD_LOGIC;
  signal UNoC_n_87 : STD_LOGIC;
  signal UNoC_n_88 : STD_LOGIC;
  signal UNoC_n_89 : STD_LOGIC;
  signal UNoC_n_9 : STD_LOGIC;
  signal UNoC_n_90 : STD_LOGIC;
  signal UNoC_n_91 : STD_LOGIC;
  signal UNoC_n_92 : STD_LOGIC;
  signal UNoC_n_93 : STD_LOGIC;
  signal UNoC_n_94 : STD_LOGIC;
  signal UNoC_n_95 : STD_LOGIC;
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_26\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ : STD_LOGIC;
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_30\ : STD_LOGIC;
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_18\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_5\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_11\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \USER_LOGIC/interface/channel_nr\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \USER_LOGIC/interface/channel_nr_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \USER_LOGIC/interface/channel_nr_19\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \USER_LOGIC/interface/channel_nr_9\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \USER_LOGIC/interface/old_heartbeat\ : STD_LOGIC;
  signal \USER_LOGIC/interface/old_heartbeat_21\ : STD_LOGIC;
  signal \USER_LOGIC/interface/old_heartbeat_32\ : STD_LOGIC;
  signal \USER_LOGIC/interface/recv_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USER_LOGIC/interface/recv_state_10\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USER_LOGIC/interface/recv_state_20\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USER_LOGIC/interface/recv_state_31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USER_LOGIC/interface/slave_irq0\ : STD_LOGIC;
  signal \USER_LOGIC/interface/slave_irq0_1\ : STD_LOGIC;
  signal \USER_LOGIC/interface/slave_irq0_2\ : STD_LOGIC;
  signal \USER_LOGIC/toggle_address_noc_side\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \UX[0].UY[0].UZ[0].URNI_n_11\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_17\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_26\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_27\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_35\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_39\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_46\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_47\ : STD_LOGIC;
  signal \UX[0].UY[0].UZ[0].URNI_n_48\ : STD_LOGIC;
  signal \UX[0].UY[1].UZ[0].URNI_n_11\ : STD_LOGIC;
  signal \UX[0].UY[1].UZ[0].URNI_n_24\ : STD_LOGIC;
  signal \UX[0].UY[1].UZ[0].URNI_n_25\ : STD_LOGIC;
  signal \UX[0].UY[1].UZ[0].URNI_n_34\ : STD_LOGIC;
  signal \UX[0].UY[1].UZ[0].URNI_n_35\ : STD_LOGIC;
  signal \UX[0].UY[1].UZ[0].URNI_n_36\ : STD_LOGIC;
  signal \UX[1].UY[0].UZ[0].URNI_n_15\ : STD_LOGIC;
  signal \UX[1].UY[0].UZ[0].URNI_n_25\ : STD_LOGIC;
  signal \UX[1].UY[0].UZ[0].URNI_n_37\ : STD_LOGIC;
  signal \UX[1].UY[0].UZ[0].URNI_n_45\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_10\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_11\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_12\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_25\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_32\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_33\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_42\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_43\ : STD_LOGIC;
  signal \UX[1].UY[1].UZ[0].URNI_n_44\ : STD_LOGIC;
  signal read_R : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset : STD_LOGIC;
  signal write_R : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
UNoC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NoC_Mesh_2D_Nostrum
     port map (
      D(23) => UNoC_n_71,
      D(22) => UNoC_n_72,
      D(21) => UNoC_n_73,
      D(20) => UNoC_n_74,
      D(19) => UNoC_n_75,
      D(18) => UNoC_n_76,
      D(17) => UNoC_n_77,
      D(16) => UNoC_n_78,
      D(15) => UNoC_n_79,
      D(14) => UNoC_n_80,
      D(13) => UNoC_n_81,
      D(12) => UNoC_n_82,
      D(11) => UNoC_n_83,
      D(10) => UNoC_n_84,
      D(9) => UNoC_n_85,
      D(8) => UNoC_n_86,
      D(7) => UNoC_n_87,
      D(6) => UNoC_n_88,
      D(5) => UNoC_n_89,
      D(4) => UNoC_n_90,
      D(3) => UNoC_n_91,
      D(2) => UNoC_n_92,
      D(1) => UNoC_n_93,
      D(0) => UNoC_n_94,
      E(0) => UNoC_n_12,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][2]\ => \UX[0].UY[0].UZ[0].URNI_n_17\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][2]_0\ => \UX[1].UY[0].UZ[0].URNI_n_15\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27\(5),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27\(0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][6]\ => \UX[1].UY[0].UZ[0].URNI_n_25\,
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(7),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(3),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16\(7 downto 6),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_0\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16\(4 downto 3),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][7]_1\ => \UX[1].UY[1].UZ[0].URNI_n_10\,
      \G_recv_channels_1.recv_channel_info_reg[0][Target][1]\ => \UX[0].UY[0].UZ[0].URNI_n_26\,
      \G_recv_channels_1.recv_channel_info_reg[0][Target][1]_0\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_26\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(4 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\(6 downto 4),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\(2),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][6]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\(0),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(7),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(5 downto 4),
      \G_recv_channels_1.recv_channel_info_reg[0][Target][7]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(0),
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_6\ => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_30\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][3]\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(3 downto 2),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][3]_0\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_18\(3 downto 2),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][5]\ => \UX[0].UY[1].UZ[0].URNI_n_11\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][5]_0\ => \UX[1].UY[1].UZ[0].URNI_n_12\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\(6),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\(4 downto 3),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\(0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\(6),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\(4 downto 3),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][6]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\(0),
      \G_recv_channels_1.recv_channel_info_reg[1][Source][7]\ => \UX[0].UY[0].UZ[0].URNI_n_11\,
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\(5),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\(3 downto 2),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\(0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\(5),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\(3 downto 2),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][5]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\(0),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17\(6 downto 5),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17\(2),
      \G_recv_channels_1.recv_channel_info_reg[1][Target][6]_0\ => \UX[1].UY[1].UZ[0].URNI_n_11\,
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(4),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13\(4),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][4]_0\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13\(2 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][5]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_5\(5),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(7),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(4),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(2),
      \G_recv_channels_1.recv_channel_info_reg[2][Source][7]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][0]\ => \UX[1].UY[1].UZ[0].URNI_n_32\,
      \G_recv_channels_1.recv_channel_info_reg[2][Target][2]\ => \UX[0].UY[0].UZ[0].URNI_n_27\,
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(3),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14\(3),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][3]_0\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6\(5 downto 4),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][5]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6\(2),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25\(6),
      \G_recv_channels_1.recv_channel_info_reg[2][Target][6]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25\(1),
      \G_recv_channels_1.recv_channel_info_reg[3][Enable]\ => \UX[0].UY[1].UZ[0].URNI_n_34\,
      \G_recv_channels_1.recv_channel_info_reg[3][Enable]_0\ => \UX[1].UY[1].UZ[0].URNI_n_42\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][2]\ => \UX[0].UY[0].UZ[0].URNI_n_46\,
      \G_recv_channels_1.recv_channel_info_reg[3][Source][6]\(6 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_11\(6 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(5 downto 4) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(7 downto 6),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(4 downto 3),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(1 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\(7 downto 6),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\(4),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\(0),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\(7 downto 6),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\(4),
      \G_recv_channels_1.recv_channel_info_reg[3][Source][7]_1\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\(0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][0]\ => \UX[0].UY[1].UZ[0].URNI_n_35\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][0]_0\ => \UX[1].UY[1].UZ[0].URNI_n_43\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]\ => \UX[0].UY[0].UZ[0].URNI_n_39\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_0\ => \UX[0].UY[1].UZ[0].URNI_n_25\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][2]_1\ => \UX[1].UY[1].UZ[0].URNI_n_33\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][3]\ => \UX[1].UY[0].UZ[0].URNI_n_37\,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(6),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(4),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(6),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(4),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(2),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][6]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(0),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4\(7),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4\(3 downto 1),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23\(7),
      \G_recv_channels_1.recv_channel_info_reg[3][Target][7]_0\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23\(3 downto 1),
      \Outport[6]\(37 downto 15) => \To_Res[0]_10\(62 downto 40),
      \Outport[6]\(14 downto 0) => \To_Res[0]_10\(14 downto 0),
      Q(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(6 downto 5),
      Q(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(2),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      channel_nr(1 downto 0) => \USER_LOGIC/interface/channel_nr_0\(1 downto 0),
      channel_nr_0(0) => \USER_LOGIC/interface/channel_nr\(1),
      channel_nr_4(0) => \USER_LOGIC/interface/channel_nr_9\(1),
      channel_nr_5(0) => \USER_LOGIC/interface/channel_nr_19\(1),
      \channel_status_reg[1][1]\ => UNoC_n_1,
      \channel_status_reg[1][1]_0\ => UNoC_n_7,
      \channel_status_reg[1][1]_1\ => UNoC_n_9,
      \channel_status_reg[1][1]_2\ => UNoC_n_11,
      \channel_status_reg[3][0]\ => UNoC_n_0,
      \channel_status_reg[3][0]_0\ => UNoC_n_6,
      \channel_status_reg[3][0]_1\ => UNoC_n_8,
      \channel_status_reg[3][0]_2\ => UNoC_n_10,
      \data_reg_reg[31]\(23) => UNoC_n_143,
      \data_reg_reg[31]\(22) => UNoC_n_144,
      \data_reg_reg[31]\(21) => UNoC_n_145,
      \data_reg_reg[31]\(20) => UNoC_n_146,
      \data_reg_reg[31]\(19) => UNoC_n_147,
      \data_reg_reg[31]\(18) => UNoC_n_148,
      \data_reg_reg[31]\(17) => UNoC_n_149,
      \data_reg_reg[31]\(16) => UNoC_n_150,
      \data_reg_reg[31]\(15) => UNoC_n_151,
      \data_reg_reg[31]\(14) => UNoC_n_152,
      \data_reg_reg[31]\(13) => UNoC_n_153,
      \data_reg_reg[31]\(12) => UNoC_n_154,
      \data_reg_reg[31]\(11) => UNoC_n_155,
      \data_reg_reg[31]\(10) => UNoC_n_156,
      \data_reg_reg[31]\(9) => UNoC_n_157,
      \data_reg_reg[31]\(8) => UNoC_n_158,
      \data_reg_reg[31]\(7) => UNoC_n_159,
      \data_reg_reg[31]\(6) => UNoC_n_160,
      \data_reg_reg[31]\(5) => UNoC_n_161,
      \data_reg_reg[31]\(4) => UNoC_n_162,
      \data_reg_reg[31]\(3) => UNoC_n_163,
      \data_reg_reg[31]\(2) => UNoC_n_164,
      \data_reg_reg[31]\(1) => UNoC_n_165,
      \data_reg_reg[31]\(0) => UNoC_n_166,
      \data_reg_reg[31]_0\(23) => UNoC_n_219,
      \data_reg_reg[31]_0\(22) => UNoC_n_220,
      \data_reg_reg[31]_0\(21) => UNoC_n_221,
      \data_reg_reg[31]_0\(20) => UNoC_n_222,
      \data_reg_reg[31]_0\(19) => UNoC_n_223,
      \data_reg_reg[31]_0\(18) => UNoC_n_224,
      \data_reg_reg[31]_0\(17) => UNoC_n_225,
      \data_reg_reg[31]_0\(16) => UNoC_n_226,
      \data_reg_reg[31]_0\(15) => UNoC_n_227,
      \data_reg_reg[31]_0\(14) => UNoC_n_228,
      \data_reg_reg[31]_0\(13) => UNoC_n_229,
      \data_reg_reg[31]_0\(12) => UNoC_n_230,
      \data_reg_reg[31]_0\(11) => UNoC_n_231,
      \data_reg_reg[31]_0\(10) => UNoC_n_232,
      \data_reg_reg[31]_0\(9) => UNoC_n_233,
      \data_reg_reg[31]_0\(8) => UNoC_n_234,
      \data_reg_reg[31]_0\(7) => UNoC_n_235,
      \data_reg_reg[31]_0\(6) => UNoC_n_236,
      \data_reg_reg[31]_0\(5) => UNoC_n_237,
      \data_reg_reg[31]_0\(4) => UNoC_n_238,
      \data_reg_reg[31]_0\(3) => UNoC_n_239,
      \data_reg_reg[31]_0\(2) => UNoC_n_240,
      \data_reg_reg[31]_0\(1) => UNoC_n_241,
      \data_reg_reg[31]_0\(0) => UNoC_n_242,
      \data_reg_reg[31]_1\(23) => UNoC_n_291,
      \data_reg_reg[31]_1\(22) => UNoC_n_292,
      \data_reg_reg[31]_1\(21) => UNoC_n_293,
      \data_reg_reg[31]_1\(20) => UNoC_n_294,
      \data_reg_reg[31]_1\(19) => UNoC_n_295,
      \data_reg_reg[31]_1\(18) => UNoC_n_296,
      \data_reg_reg[31]_1\(17) => UNoC_n_297,
      \data_reg_reg[31]_1\(16) => UNoC_n_298,
      \data_reg_reg[31]_1\(15) => UNoC_n_299,
      \data_reg_reg[31]_1\(14) => UNoC_n_300,
      \data_reg_reg[31]_1\(13) => UNoC_n_301,
      \data_reg_reg[31]_1\(12) => UNoC_n_302,
      \data_reg_reg[31]_1\(11) => UNoC_n_303,
      \data_reg_reg[31]_1\(10) => UNoC_n_304,
      \data_reg_reg[31]_1\(9) => UNoC_n_305,
      \data_reg_reg[31]_1\(8) => UNoC_n_306,
      \data_reg_reg[31]_1\(7) => UNoC_n_307,
      \data_reg_reg[31]_1\(6) => UNoC_n_308,
      \data_reg_reg[31]_1\(5) => UNoC_n_309,
      \data_reg_reg[31]_1\(4) => UNoC_n_310,
      \data_reg_reg[31]_1\(3) => UNoC_n_311,
      \data_reg_reg[31]_1\(2) => UNoC_n_312,
      \data_reg_reg[31]_1\(1) => UNoC_n_313,
      \data_reg_reg[31]_1\(0) => UNoC_n_314,
      \mem_address_reg[8]\ => \UX[0].UY[0].UZ[0].URNI_n_47\,
      \mem_address_reg[8]_0\ => \UX[0].UY[1].UZ[0].URNI_n_36\,
      \mem_address_reg[8]_1\ => \UX[1].UY[0].UZ[0].URNI_n_45\,
      \mem_address_reg[8]_2\ => \UX[1].UY[1].UZ[0].URNI_n_44\,
      \mem_reg[41]\ => \UX[0].UY[1].UZ[0].URNI_n_24\,
      \mem_reg[45]\ => \UX[0].UY[0].UZ[0].URNI_n_35\,
      \mem_reg[47]\ => \UX[1].UY[1].UZ[0].URNI_n_25\,
      \msg_length_reg_reg[0][6]\(0) => UNoC_n_16,
      \msg_length_reg_reg[1][6]\(0) => UNoC_n_18,
      \msg_length_reg_reg[2][6]\(0) => UNoC_n_21,
      \msg_length_reg_reg[3][6]\(0) => UNoC_n_23,
      \msg_length_reg_reg[4][6]\ => UNoC_n_15,
      \msg_length_reg_reg[5][6]\(0) => UNoC_n_17,
      \msg_length_reg_reg[6][6]\(0) => UNoC_n_24,
      \msg_length_reg_reg[7][6]\(0) => UNoC_n_22,
      \outport_reg[64]\(58 downto 34) => \To_NoC[1]_33\(64 downto 40),
      \outport_reg[64]\(33 downto 0) => \To_NoC[1]_33\(33 downto 0),
      \outport_reg[64]_0\(58 downto 34) => \To_NoC[0]_31\(64 downto 40),
      \outport_reg[64]_0\(33 downto 0) => \To_NoC[0]_31\(33 downto 0),
      \outport_reg[64]_1\(58 downto 34) => \To_NoC[2]_32\(64 downto 40),
      \outport_reg[64]_1\(33 downto 0) => \To_NoC[2]_32\(33 downto 0),
      \outport_reg[64]_2\(58 downto 34) => \To_NoC[3]_34\(64 downto 40),
      \outport_reg[64]_2\(33 downto 0) => \To_NoC[3]_34\(33 downto 0),
      read_R(3 downto 0) => read_R(3 downto 0),
      \recv_address_reg[6]\(37 downto 15) => \To_Res[3]_26\(62 downto 40),
      \recv_address_reg[6]\(14 downto 0) => \To_Res[3]_26\(14 downto 0),
      \recv_address_reg[7]\ => UNoC_n_67,
      \recv_address_reg[7]_0\ => UNoC_n_142,
      \recv_address_reg[7]_1\ => UNoC_n_212,
      \recv_address_reg[7]_2\ => UNoC_n_213,
      \recv_address_reg[7]_3\ => UNoC_n_288,
      \recv_address_reg[7]_4\ => UNoC_n_289,
      \recv_address_reg[7]_5\ => UNoC_n_290,
      \recv_address_reg[8]\ => UNoC_n_65,
      \recv_address_reg[8]_0\ => UNoC_n_66,
      \recv_address_reg[8]_1\ => UNoC_n_68,
      \recv_address_reg[8]_10\ => UNoC_n_214,
      \recv_address_reg[8]_11\ => UNoC_n_215,
      \recv_address_reg[8]_12\ => UNoC_n_216,
      \recv_address_reg[8]_13\ => UNoC_n_217,
      \recv_address_reg[8]_14\ => UNoC_n_218,
      \recv_address_reg[8]_15\ => UNoC_n_286,
      \recv_address_reg[8]_16\ => UNoC_n_287,
      \recv_address_reg[8]_2\ => UNoC_n_69,
      \recv_address_reg[8]_3\ => UNoC_n_70,
      \recv_address_reg[8]_4\ => UNoC_n_138,
      \recv_address_reg[8]_5\ => UNoC_n_139,
      \recv_address_reg[8]_6\ => UNoC_n_140,
      \recv_address_reg[8]_7\ => UNoC_n_141,
      \recv_address_reg[8]_8\ => UNoC_n_210,
      \recv_address_reg[8]_9\ => UNoC_n_211,
      \recv_counter_reg[0][0]\ => UNoC_n_283,
      \recv_counter_reg[2][0]\ => UNoC_n_137,
      \recv_counter_reg[2][0]_0\ => UNoC_n_209,
      \recv_counter_reg[2][0]_1\ => UNoC_n_285,
      \recv_counter_reg[2][6]\(0) => UNoC_n_19,
      \recv_counter_reg[2][6]_0\ => UNoC_n_20,
      recv_state(1 downto 0) => \USER_LOGIC/interface/recv_state\(1 downto 0),
      recv_state_1(1 downto 0) => \USER_LOGIC/interface/recv_state_10\(1 downto 0),
      recv_state_2(1 downto 0) => \USER_LOGIC/interface/recv_state_20\(1 downto 0),
      recv_state_3(1 downto 0) => \USER_LOGIC/interface/recv_state_31\(1 downto 0),
      \recv_state_reg[0]\ => UNoC_n_64,
      \recv_state_reg[0]_0\ => UNoC_n_136,
      \recv_state_reg[0]_1\ => UNoC_n_208,
      \recv_state_reg[0]_2\ => UNoC_n_282,
      \recv_state_reg[1]\ => UNoC_n_25,
      \recv_state_reg[1]_0\ => UNoC_n_95,
      \recv_state_reg[1]_1\ => UNoC_n_167,
      \recv_state_reg[1]_2\(39 downto 15) => \To_Res[1]_2\(64 downto 40),
      \recv_state_reg[1]_2\(14 downto 0) => \To_Res[1]_2\(14 downto 0),
      \recv_state_reg[1]_3\ => UNoC_n_243,
      reset => reset,
      toggle_address_noc_side(0) => \USER_LOGIC/toggle_address_noc_side\(2),
      \toggle_bits_noc_side_reg[2]\(0) => \USER_LOGIC/interface/channel_nr_0\(2),
      write_R(3 downto 0) => write_R(3 downto 0),
      write_R_reg(39 downto 15) => \To_Res[2]_18\(64 downto 40),
      write_R_reg(14 downto 0) => \To_Res[2]_18\(14 downto 0),
      write_R_reg_0 => \UX[0].UY[0].UZ[0].URNI_n_48\
    );
\UX[0].UY[0].UZ[0].URNI\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni
     port map (
      D(23) => UNoC_n_71,
      D(22) => UNoC_n_72,
      D(21) => UNoC_n_73,
      D(20) => UNoC_n_74,
      D(19) => UNoC_n_75,
      D(18) => UNoC_n_76,
      D(17) => UNoC_n_77,
      D(16) => UNoC_n_78,
      D(15) => UNoC_n_79,
      D(14) => UNoC_n_80,
      D(13) => UNoC_n_81,
      D(12) => UNoC_n_82,
      D(11) => UNoC_n_83,
      D(10) => UNoC_n_84,
      D(9) => UNoC_n_85,
      D(8) => UNoC_n_86,
      D(7) => UNoC_n_87,
      D(6) => UNoC_n_88,
      D(5) => UNoC_n_89,
      D(4) => UNoC_n_90,
      D(3) => UNoC_n_91,
      D(2) => UNoC_n_92,
      D(1) => UNoC_n_93,
      D(0) => UNoC_n_94,
      E(0) => UNoC_n_19,
      \G0.mem_reg[64]\(58 downto 34) => \To_NoC[0]_31\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \To_NoC[0]_31\(33 downto 0),
      Heartbeat => Heartbeat,
      NoC_Irq_0 => NoC_Irq_0,
      \Outport[6]\(37 downto 15) => \To_Res[0]_10\(62 downto 40),
      \Outport[6]\(14 downto 0) => \To_Res[0]_10\(14 downto 0),
      Q(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0\(3 downto 2),
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(11 downto 0) => S_AXI_0_ARADDR(11 downto 0),
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      S_AXI_0_ARREADY => s_axi_arready(0),
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(11 downto 0) => S_AXI_0_AWADDR(11 downto 0),
      S_AXI_0_AWREADY => s_axi_awready(0),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_BREADY => S_AXI_0_BREADY,
      S_AXI_0_BVALID => S_AXI_0_BVALID,
      S_AXI_0_RDATA(31 downto 0) => S_AXI_0_RDATA(31 downto 0),
      S_AXI_0_RREADY => S_AXI_0_RREADY,
      S_AXI_0_RVALID => S_AXI_0_RVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WREADY => s_axi_wready(0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      channel_nr(1 downto 0) => \USER_LOGIC/interface/channel_nr_0\(1 downto 0),
      \channel_nr_reg[2]\(0) => \USER_LOGIC/interface/channel_nr_0\(2),
      \channel_status_reg[1][0]\ => \UX[0].UY[0].UZ[0].URNI_n_47\,
      \channel_status_reg[2][0]\ => \UX[0].UY[0].UZ[0].URNI_n_48\,
      \mem_reg[42]\ => UNoC_n_66,
      \mem_reg[46]\ => UNoC_n_65,
      \mem_reg[47]\ => UNoC_n_67,
      \mem_reg[48]\ => UNoC_n_70,
      \mem_reg[49]\ => UNoC_n_69,
      \mem_reg[52]\ => UNoC_n_68,
      \mem_reg[64]\ => UNoC_n_25,
      \mem_reg[64]_0\ => UNoC_n_64,
      \mem_reg[64]_1\ => UNoC_n_15,
      \mem_reg[64]_2\ => UNoC_n_20,
      \mem_reg[64]_3\(0) => UNoC_n_22,
      \mem_reg[64]_4\(0) => UNoC_n_17,
      \mem_reg[64]_5\(0) => UNoC_n_12,
      \mem_reg[64]_6\(0) => UNoC_n_23,
      \mem_reg[64]_7\(0) => UNoC_n_21,
      \mem_reg[64]_8\(0) => UNoC_n_18,
      \mem_reg[64]_9\(0) => UNoC_n_16,
      old_heartbeat => \USER_LOGIC/interface/old_heartbeat\,
      old_heartbeat_2 => \USER_LOGIC/interface/old_heartbeat_21\,
      old_heartbeat_3 => \USER_LOGIC/interface/old_heartbeat_32\,
      read_R(0) => read_R(0),
      \recv_address_reg[7]\ => \UX[0].UY[0].UZ[0].URNI_n_17\,
      \recv_address_reg[7]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(7),
      \recv_address_reg[7]_0\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(3),
      \recv_address_reg[7]_0\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0\(1 downto 0),
      \recv_address_reg[7]_1\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(7),
      \recv_address_reg[7]_1\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(5 downto 4),
      \recv_address_reg[7]_1\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0\(0),
      \recv_address_reg[7]_2\ => \UX[0].UY[0].UZ[0].URNI_n_26\,
      \recv_address_reg[7]_3\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(6),
      \recv_address_reg[7]_3\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(4),
      \recv_address_reg[7]_3\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0\(0),
      \recv_address_reg[7]_4\(5 downto 4) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(7 downto 6),
      \recv_address_reg[7]_4\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(4 downto 3),
      \recv_address_reg[7]_4\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0\(1 downto 0),
      \recv_address_reg[7]_5\ => \UX[0].UY[0].UZ[0].URNI_n_46\,
      \recv_address_reg[8]\ => \UX[0].UY[0].UZ[0].URNI_n_11\,
      \recv_address_reg[8]_0\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(6 downto 5),
      \recv_address_reg[8]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0\(2),
      \recv_address_reg[8]_1\ => \UX[0].UY[0].UZ[0].URNI_n_27\,
      \recv_address_reg[8]_2\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(3),
      \recv_address_reg[8]_2\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0\(1 downto 0),
      \recv_address_reg[8]_3\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(4),
      \recv_address_reg[8]_3\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0\(2 downto 0),
      \recv_address_reg[8]_4\ => \UX[0].UY[0].UZ[0].URNI_n_35\,
      \recv_address_reg[8]_5\ => \UX[0].UY[0].UZ[0].URNI_n_39\,
      recv_state(1 downto 0) => \USER_LOGIC/interface/recv_state\(1 downto 0),
      \recv_state_reg[0]\ => UNoC_n_0,
      reset => reset,
      slave_irq0 => \USER_LOGIC/interface/slave_irq0_2\,
      slave_irq0_0 => \USER_LOGIC/interface/slave_irq0_1\,
      slave_irq0_1 => \USER_LOGIC/interface/slave_irq0\,
      \toggle_bits_noc_side_reg[2]\(0) => \USER_LOGIC/toggle_address_noc_side\(2),
      \toggle_bits_noc_side_reg[2]_0\(0) => UNoC_n_24,
      write_R(0) => write_R(0),
      write_R_reg => UNoC_n_1
    );
\UX[0].UY[1].UZ[0].URNI\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized1\
     port map (
      D(23) => UNoC_n_143,
      D(22) => UNoC_n_144,
      D(21) => UNoC_n_145,
      D(20) => UNoC_n_146,
      D(19) => UNoC_n_147,
      D(18) => UNoC_n_148,
      D(17) => UNoC_n_149,
      D(16) => UNoC_n_150,
      D(15) => UNoC_n_151,
      D(14) => UNoC_n_152,
      D(13) => UNoC_n_153,
      D(12) => UNoC_n_154,
      D(11) => UNoC_n_155,
      D(10) => UNoC_n_156,
      D(9) => UNoC_n_157,
      D(8) => UNoC_n_158,
      D(7) => UNoC_n_159,
      D(6) => UNoC_n_160,
      D(5) => UNoC_n_161,
      D(4) => UNoC_n_162,
      D(3) => UNoC_n_163,
      D(2) => UNoC_n_164,
      D(1) => UNoC_n_165,
      D(0) => UNoC_n_166,
      \G0.mem_reg[64]\(58 downto 34) => \To_NoC[2]_32\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \To_NoC[2]_32\(33 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ => UNoC_n_139,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ => UNoC_n_138,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ => UNoC_n_142,
      Heartbeat => Heartbeat,
      NoC_Irq_2 => NoC_Irq_2,
      Q(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\(6),
      Q(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\(4 downto 3),
      Q(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_8\(0),
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(11 downto 0) => S_AXI_2_ARADDR(11 downto 0),
      S_AXI_2_ARESETN => S_AXI_2_ARESETN,
      S_AXI_2_ARREADY => s_axi_arready(2),
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(11 downto 0) => S_AXI_2_AWADDR(11 downto 0),
      S_AXI_2_AWREADY => s_axi_awready(2),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_BREADY => S_AXI_2_BREADY,
      S_AXI_2_BVALID => S_AXI_2_BVALID,
      S_AXI_2_RDATA(31 downto 0) => S_AXI_2_RDATA(31 downto 0),
      S_AXI_2_RREADY => S_AXI_2_RREADY,
      S_AXI_2_RVALID => S_AXI_2_RVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WREADY => s_axi_wready(2),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      \channel_status_reg[1][0]\ => \UX[0].UY[1].UZ[0].URNI_n_36\,
      \mem_reg[42]\ => UNoC_n_140,
      \mem_reg[53]\ => UNoC_n_141,
      \mem_reg[64]\ => UNoC_n_95,
      \mem_reg[64]_0\ => UNoC_n_136,
      \mem_reg[64]_1\ => UNoC_n_137,
      \mem_reg[64]_2\(39 downto 15) => \To_Res[2]_18\(64 downto 40),
      \mem_reg[64]_2\(14 downto 0) => \To_Res[2]_18\(14 downto 0),
      old_heartbeat => \USER_LOGIC/interface/old_heartbeat\,
      read_R(0) => read_R(2),
      \recv_address_reg[7]\ => \UX[0].UY[1].UZ[0].URNI_n_25\,
      \recv_address_reg[7]_0\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4\(7),
      \recv_address_reg[7]_0\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_4\(3 downto 1),
      \recv_address_reg[7]_1\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\(7 downto 6),
      \recv_address_reg[7]_1\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\(4),
      \recv_address_reg[7]_1\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_3\(0),
      \recv_address_reg[7]_2\ => \UX[0].UY[1].UZ[0].URNI_n_34\,
      \recv_address_reg[7]_3\ => \UX[0].UY[1].UZ[0].URNI_n_35\,
      \recv_address_reg[8]\(0) => \USER_LOGIC/interface/channel_nr_9\(1),
      \recv_address_reg[8]_0\ => \UX[0].UY[1].UZ[0].URNI_n_11\,
      \recv_address_reg[8]_1\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\(5),
      \recv_address_reg[8]_1\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\(3 downto 2),
      \recv_address_reg[8]_1\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_7\(0),
      \recv_address_reg[8]_2\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6\(5 downto 4),
      \recv_address_reg[8]_2\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_6\(2),
      \recv_address_reg[8]_3\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_5\(5),
      \recv_address_reg[8]_4\ => \UX[0].UY[1].UZ[0].URNI_n_24\,
      recv_state(1 downto 0) => \USER_LOGIC/interface/recv_state_10\(1 downto 0),
      \recv_state_reg[0]\ => UNoC_n_6,
      slave_irq0 => \USER_LOGIC/interface/slave_irq0_2\,
      write_R(0) => write_R(2),
      write_R_reg => UNoC_n_7
    );
\UX[1].UY[0].UZ[0].URNI\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized3\
     port map (
      D(23) => UNoC_n_219,
      D(22) => UNoC_n_220,
      D(21) => UNoC_n_221,
      D(20) => UNoC_n_222,
      D(19) => UNoC_n_223,
      D(18) => UNoC_n_224,
      D(17) => UNoC_n_225,
      D(16) => UNoC_n_226,
      D(15) => UNoC_n_227,
      D(14) => UNoC_n_228,
      D(13) => UNoC_n_229,
      D(12) => UNoC_n_230,
      D(11) => UNoC_n_231,
      D(10) => UNoC_n_232,
      D(9) => UNoC_n_233,
      D(8) => UNoC_n_234,
      D(7) => UNoC_n_235,
      D(6) => UNoC_n_236,
      D(5) => UNoC_n_237,
      D(4) => UNoC_n_238,
      D(3) => UNoC_n_239,
      D(2) => UNoC_n_240,
      D(1) => UNoC_n_241,
      D(0) => UNoC_n_242,
      \G0.mem_reg[64]\(58 downto 34) => \To_NoC[1]_33\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \To_NoC[1]_33\(33 downto 0),
      Heartbeat => Heartbeat,
      NoC_Irq_1 => NoC_Irq_1,
      Q(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_18\(3 downto 2),
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(11 downto 0) => S_AXI_1_ARADDR(11 downto 0),
      S_AXI_1_ARESETN => S_AXI_1_ARESETN,
      S_AXI_1_ARREADY => s_axi_arready(1),
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(11 downto 0) => S_AXI_1_AWADDR(11 downto 0),
      S_AXI_1_AWREADY => s_axi_awready(1),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_BREADY => S_AXI_1_BREADY,
      S_AXI_1_BVALID => S_AXI_1_BVALID,
      S_AXI_1_RDATA(31 downto 0) => S_AXI_1_RDATA(31 downto 0),
      S_AXI_1_RREADY => S_AXI_1_RREADY,
      S_AXI_1_RVALID => S_AXI_1_RVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WREADY => s_axi_wready(1),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      \channel_status_reg[1][0]\ => \UX[1].UY[0].UZ[0].URNI_n_45\,
      \mem_reg[42]\ => UNoC_n_211,
      \mem_reg[44]\ => UNoC_n_212,
      \mem_reg[46]\ => UNoC_n_210,
      \mem_reg[48]\ => UNoC_n_217,
      \mem_reg[49]\ => UNoC_n_215,
      \mem_reg[49]_0\ => UNoC_n_216,
      \mem_reg[51]\ => UNoC_n_213,
      \mem_reg[52]\ => UNoC_n_214,
      \mem_reg[54]\ => UNoC_n_218,
      \mem_reg[64]\ => UNoC_n_167,
      \mem_reg[64]_0\ => UNoC_n_208,
      \mem_reg[64]_1\ => UNoC_n_209,
      \mem_reg[64]_2\(39 downto 15) => \To_Res[1]_2\(64 downto 40),
      \mem_reg[64]_2\(14 downto 0) => \To_Res[1]_2\(14 downto 0),
      old_heartbeat => \USER_LOGIC/interface/old_heartbeat_21\,
      read_R(0) => read_R(1),
      \recv_address_reg[7]\ => \UX[1].UY[0].UZ[0].URNI_n_15\,
      \recv_address_reg[7]_0\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16\(7 downto 6),
      \recv_address_reg[7]_0\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_16\(4 downto 3),
      \recv_address_reg[7]_1\(4 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\(6 downto 4),
      \recv_address_reg[7]_1\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\(2),
      \recv_address_reg[7]_1\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_15\(0),
      \recv_address_reg[7]_2\ => \UX[1].UY[0].UZ[0].URNI_n_25\,
      \recv_address_reg[8]\(0) => \USER_LOGIC/interface/channel_nr_19\(1),
      \recv_address_reg[8]_0\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17\(6 downto 5),
      \recv_address_reg[8]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_17\(2),
      \recv_address_reg[8]_1\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14\(3),
      \recv_address_reg[8]_1\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_14\(1 downto 0),
      \recv_address_reg[8]_2\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13\(4),
      \recv_address_reg[8]_2\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_13\(2 downto 0),
      \recv_address_reg[8]_3\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(6),
      \recv_address_reg[8]_3\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(4),
      \recv_address_reg[8]_3\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(2),
      \recv_address_reg[8]_3\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_12\(0),
      \recv_address_reg[8]_4\ => \UX[1].UY[0].UZ[0].URNI_n_37\,
      \recv_address_reg[8]_5\(6 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_11\(6 downto 0),
      recv_state(1 downto 0) => \USER_LOGIC/interface/recv_state_20\(1 downto 0),
      \recv_state_reg[0]\ => UNoC_n_8,
      slave_irq0 => \USER_LOGIC/interface/slave_irq0_1\,
      write_R(0) => write_R(1),
      write_R_reg => UNoC_n_9
    );
\UX[1].UY[1].UZ[0].URNI\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Nostrum_rni__parameterized5\
     port map (
      D(7) => \USER_LOGIC/interface/channel_nr\(1),
      D(6 downto 0) => \To_Res[3]_26\(62 downto 56),
      \G0.mem_reg[64]\(58 downto 34) => \To_NoC[3]_34\(64 downto 40),
      \G0.mem_reg[64]\(33 downto 0) => \To_NoC[3]_34\(33 downto 0),
      \G_recv_channels_1.recv_channel_info_reg[0][Source][5]\ => UNoC_n_290,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]\ => UNoC_n_289,
      \G_recv_channels_1.recv_channel_info_reg[1][Enable]__0\ => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Enable]__0_30\,
      \G_recv_channels_1.recv_channel_info_reg[1][Source][4]\ => UNoC_n_288,
      \G_recv_channels_1.recv_channel_info_reg[3][Target][1]\ => UNoC_n_287,
      Heartbeat => Heartbeat,
      NoC_Irq_3 => NoC_Irq_3,
      Q(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\(6),
      Q(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\(4 downto 3),
      Q(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Source]__0_29\(0),
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(11 downto 0) => S_AXI_3_ARADDR(11 downto 0),
      S_AXI_3_ARESETN => S_AXI_3_ARESETN,
      S_AXI_3_ARREADY => s_axi_arready(3),
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(11 downto 0) => S_AXI_3_AWADDR(11 downto 0),
      S_AXI_3_AWREADY => s_axi_awready(3),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_BREADY => S_AXI_3_BREADY,
      S_AXI_3_BVALID => S_AXI_3_BVALID,
      S_AXI_3_RDATA(31 downto 0) => S_AXI_3_RDATA(31 downto 0),
      S_AXI_3_RREADY => S_AXI_3_RREADY,
      S_AXI_3_RVALID => S_AXI_3_RVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WREADY => s_axi_wready(3),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      \channel_status_reg[1][0]\ => \UX[1].UY[1].UZ[0].URNI_n_44\,
      \mem_reg[31]\(23) => UNoC_n_291,
      \mem_reg[31]\(22) => UNoC_n_292,
      \mem_reg[31]\(21) => UNoC_n_293,
      \mem_reg[31]\(20) => UNoC_n_294,
      \mem_reg[31]\(19) => UNoC_n_295,
      \mem_reg[31]\(18) => UNoC_n_296,
      \mem_reg[31]\(17) => UNoC_n_297,
      \mem_reg[31]\(16) => UNoC_n_298,
      \mem_reg[31]\(15) => UNoC_n_299,
      \mem_reg[31]\(14) => UNoC_n_300,
      \mem_reg[31]\(13) => UNoC_n_301,
      \mem_reg[31]\(12) => UNoC_n_302,
      \mem_reg[31]\(11) => UNoC_n_303,
      \mem_reg[31]\(10) => UNoC_n_304,
      \mem_reg[31]\(9) => UNoC_n_305,
      \mem_reg[31]\(8) => UNoC_n_306,
      \mem_reg[31]\(7) => UNoC_n_307,
      \mem_reg[31]\(6) => UNoC_n_308,
      \mem_reg[31]\(5) => UNoC_n_309,
      \mem_reg[31]\(4) => UNoC_n_310,
      \mem_reg[31]\(3) => UNoC_n_311,
      \mem_reg[31]\(2) => UNoC_n_312,
      \mem_reg[31]\(1) => UNoC_n_313,
      \mem_reg[31]\(0) => UNoC_n_314,
      \mem_reg[55]\ => UNoC_n_286,
      \mem_reg[55]_0\(30 downto 15) => \To_Res[3]_26\(55 downto 40),
      \mem_reg[55]_0\(14 downto 0) => \To_Res[3]_26\(14 downto 0),
      \mem_reg[64]\ => UNoC_n_243,
      \mem_reg[64]_0\ => UNoC_n_282,
      \mem_reg[64]_1\ => UNoC_n_283,
      \mem_reg[64]_2\ => UNoC_n_285,
      old_heartbeat => \USER_LOGIC/interface/old_heartbeat_32\,
      read_R(0) => read_R(3),
      \recv_address_reg[7]\ => \UX[1].UY[1].UZ[0].URNI_n_10\,
      \recv_address_reg[7]_0\ => \UX[1].UY[1].UZ[0].URNI_n_11\,
      \recv_address_reg[7]_1\ => \UX[1].UY[1].UZ[0].URNI_n_12\,
      \recv_address_reg[7]_2\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\(5),
      \recv_address_reg[7]_2\(2 downto 1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\(3 downto 2),
      \recv_address_reg[7]_2\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[1][Target]__0_28\(0),
      \recv_address_reg[7]_3\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27\(5),
      \recv_address_reg[7]_3\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Source]__0_27\(0),
      \recv_address_reg[7]_4\(1 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[0][Target]__0_26\(1 downto 0),
      \recv_address_reg[8]\ => \UX[1].UY[1].UZ[0].URNI_n_25\,
      \recv_address_reg[8]_0\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25\(6),
      \recv_address_reg[8]_0\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Target]__0_25\(1),
      \recv_address_reg[8]_1\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(7),
      \recv_address_reg[8]_1\(2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(4),
      \recv_address_reg[8]_1\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(2),
      \recv_address_reg[8]_1\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[2][Source]__0_24\(0),
      \recv_address_reg[8]_2\ => \UX[1].UY[1].UZ[0].URNI_n_32\,
      \recv_address_reg[8]_3\ => \UX[1].UY[1].UZ[0].URNI_n_33\,
      \recv_address_reg[8]_4\(3) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23\(7),
      \recv_address_reg[8]_4\(2 downto 0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Target]__0_23\(3 downto 1),
      \recv_address_reg[8]_5\(3 downto 2) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\(7 downto 6),
      \recv_address_reg[8]_5\(1) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\(4),
      \recv_address_reg[8]_5\(0) => \USER_LOGIC/interface/G_recv_channels_1.recv_channel_info_reg[3][Source]__0_22\(0),
      \recv_address_reg[8]_6\ => \UX[1].UY[1].UZ[0].URNI_n_42\,
      \recv_address_reg[8]_7\ => \UX[1].UY[1].UZ[0].URNI_n_43\,
      recv_state(1 downto 0) => \USER_LOGIC/interface/recv_state_31\(1 downto 0),
      \recv_state_reg[0]\ => UNoC_n_10,
      slave_irq0 => \USER_LOGIC/interface/slave_irq0\,
      write_R(0) => write_R(3),
      write_R_reg => UNoC_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_2x2x1 is
  port (
    s_axi_awready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_RVALID : out STD_LOGIC;
    S_AXI_2_RVALID : out STD_LOGIC;
    S_AXI_1_RVALID : out STD_LOGIC;
    S_AXI_3_RVALID : out STD_LOGIC;
    NoC_Irq_0 : out STD_LOGIC;
    NoC_Irq_2 : out STD_LOGIC;
    NoC_Irq_1 : out STD_LOGIC;
    NoC_Irq_3 : out STD_LOGIC;
    S_AXI_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_BVALID : out STD_LOGIC;
    S_AXI_1_BVALID : out STD_LOGIC;
    S_AXI_2_BVALID : out STD_LOGIC;
    S_AXI_3_BVALID : out STD_LOGIC;
    S_AXI_0_ARESETN : in STD_LOGIC;
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_ARESETN : in STD_LOGIC;
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_ARESETN : in STD_LOGIC;
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_ARESETN : in STD_LOGIC;
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_ARVALID : in STD_LOGIC;
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_ARVALID : in STD_LOGIC;
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_ARVALID : in STD_LOGIC;
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_ARVALID : in STD_LOGIC;
    S_AXI_0_ACLK : in STD_LOGIC;
    S_AXI_2_ACLK : in STD_LOGIC;
    S_AXI_1_ACLK : in STD_LOGIC;
    S_AXI_3_ACLK : in STD_LOGIC;
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_BREADY : in STD_LOGIC;
    S_AXI_1_BREADY : in STD_LOGIC;
    S_AXI_2_BREADY : in STD_LOGIC;
    S_AXI_3_BREADY : in STD_LOGIC;
    S_AXI_0_RREADY : in STD_LOGIC;
    S_AXI_1_RREADY : in STD_LOGIC;
    S_AXI_2_RREADY : in STD_LOGIC;
    S_AXI_3_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_2x2x1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_2x2x1 is
begin
NOC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_noc
     port map (
      NoC_Irq_0 => NoC_Irq_0,
      NoC_Irq_1 => NoC_Irq_1,
      NoC_Irq_2 => NoC_Irq_2,
      NoC_Irq_3 => NoC_Irq_3,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(11 downto 0) => S_AXI_0_ARADDR(11 downto 0),
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(11 downto 0) => S_AXI_0_AWADDR(11 downto 0),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_BREADY => S_AXI_0_BREADY,
      S_AXI_0_BVALID => S_AXI_0_BVALID,
      S_AXI_0_RDATA(31 downto 0) => S_AXI_0_RDATA(31 downto 0),
      S_AXI_0_RREADY => S_AXI_0_RREADY,
      S_AXI_0_RVALID => S_AXI_0_RVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(11 downto 0) => S_AXI_1_ARADDR(11 downto 0),
      S_AXI_1_ARESETN => S_AXI_1_ARESETN,
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(11 downto 0) => S_AXI_1_AWADDR(11 downto 0),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_BREADY => S_AXI_1_BREADY,
      S_AXI_1_BVALID => S_AXI_1_BVALID,
      S_AXI_1_RDATA(31 downto 0) => S_AXI_1_RDATA(31 downto 0),
      S_AXI_1_RREADY => S_AXI_1_RREADY,
      S_AXI_1_RVALID => S_AXI_1_RVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(11 downto 0) => S_AXI_2_ARADDR(11 downto 0),
      S_AXI_2_ARESETN => S_AXI_2_ARESETN,
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(11 downto 0) => S_AXI_2_AWADDR(11 downto 0),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_BREADY => S_AXI_2_BREADY,
      S_AXI_2_BVALID => S_AXI_2_BVALID,
      S_AXI_2_RDATA(31 downto 0) => S_AXI_2_RDATA(31 downto 0),
      S_AXI_2_RREADY => S_AXI_2_RREADY,
      S_AXI_2_RVALID => S_AXI_2_RVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(11 downto 0) => S_AXI_3_ARADDR(11 downto 0),
      S_AXI_3_ARESETN => S_AXI_3_ARESETN,
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(11 downto 0) => S_AXI_3_AWADDR(11 downto 0),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_BREADY => S_AXI_3_BREADY,
      S_AXI_3_BVALID => S_AXI_3_BVALID,
      S_AXI_3_RDATA(31 downto 0) => S_AXI_3_RDATA(31 downto 0),
      S_AXI_3_RREADY => S_AXI_3_RREADY,
      S_AXI_3_RVALID => S_AXI_3_RVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      s_axi_arready(3 downto 0) => s_axi_arready(3 downto 0),
      s_axi_awready(3 downto 0) => s_axi_awready(3 downto 0),
      s_axi_wready(3 downto 0) => s_axi_wready(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    NoC_Irq_0 : out STD_LOGIC;
    S_AXI_0_ACLK : in STD_LOGIC;
    S_AXI_0_ARESETN : in STD_LOGIC;
    S_AXI_0_AWADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_0_AWVALID : in STD_LOGIC;
    S_AXI_0_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_0_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_0_WVALID : in STD_LOGIC;
    S_AXI_0_BREADY : in STD_LOGIC;
    S_AXI_0_ARADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_0_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_0_ARVALID : in STD_LOGIC;
    S_AXI_0_RREADY : in STD_LOGIC;
    S_AXI_0_ARREADY : out STD_LOGIC;
    S_AXI_0_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_0_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_0_RVALID : out STD_LOGIC;
    S_AXI_0_WREADY : out STD_LOGIC;
    S_AXI_0_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_0_BVALID : out STD_LOGIC;
    S_AXI_0_AWREADY : out STD_LOGIC;
    NoC_Irq_1 : out STD_LOGIC;
    S_AXI_1_ACLK : in STD_LOGIC;
    S_AXI_1_ARESETN : in STD_LOGIC;
    S_AXI_1_AWADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_1_AWVALID : in STD_LOGIC;
    S_AXI_1_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_1_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_1_WVALID : in STD_LOGIC;
    S_AXI_1_BREADY : in STD_LOGIC;
    S_AXI_1_ARADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_1_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_1_ARVALID : in STD_LOGIC;
    S_AXI_1_RREADY : in STD_LOGIC;
    S_AXI_1_ARREADY : out STD_LOGIC;
    S_AXI_1_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_1_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_1_RVALID : out STD_LOGIC;
    S_AXI_1_WREADY : out STD_LOGIC;
    S_AXI_1_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_1_BVALID : out STD_LOGIC;
    S_AXI_1_AWREADY : out STD_LOGIC;
    NoC_Irq_2 : out STD_LOGIC;
    S_AXI_2_ACLK : in STD_LOGIC;
    S_AXI_2_ARESETN : in STD_LOGIC;
    S_AXI_2_AWADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_2_AWVALID : in STD_LOGIC;
    S_AXI_2_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_2_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_2_WVALID : in STD_LOGIC;
    S_AXI_2_BREADY : in STD_LOGIC;
    S_AXI_2_ARADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_2_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_2_ARVALID : in STD_LOGIC;
    S_AXI_2_RREADY : in STD_LOGIC;
    S_AXI_2_ARREADY : out STD_LOGIC;
    S_AXI_2_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_2_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2_RVALID : out STD_LOGIC;
    S_AXI_2_WREADY : out STD_LOGIC;
    S_AXI_2_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_2_BVALID : out STD_LOGIC;
    S_AXI_2_AWREADY : out STD_LOGIC;
    NoC_Irq_3 : out STD_LOGIC;
    S_AXI_3_ACLK : in STD_LOGIC;
    S_AXI_3_ARESETN : in STD_LOGIC;
    S_AXI_3_AWADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_3_AWVALID : in STD_LOGIC;
    S_AXI_3_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_3_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_3_WVALID : in STD_LOGIC;
    S_AXI_3_BREADY : in STD_LOGIC;
    S_AXI_3_ARADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_3_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_3_ARVALID : in STD_LOGIC;
    S_AXI_3_RREADY : in STD_LOGIC;
    S_AXI_3_ARREADY : out STD_LOGIC;
    S_AXI_3_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_3_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_3_RVALID : out STD_LOGIC;
    S_AXI_3_WREADY : out STD_LOGIC;
    S_AXI_3_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_3_BVALID : out STD_LOGIC;
    S_AXI_3_AWREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0,kth_axi_Mesh_2D_Nostrum_2x2x1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "kth_axi_Mesh_2D_Nostrum_2x2x1,Vivado 2016.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
begin
  S_AXI_0_BRESP(1) <= \<const0>\;
  S_AXI_0_BRESP(0) <= \<const0>\;
  S_AXI_0_RRESP(1) <= \<const0>\;
  S_AXI_0_RRESP(0) <= \<const0>\;
  S_AXI_1_BRESP(1) <= \<const0>\;
  S_AXI_1_BRESP(0) <= \<const0>\;
  S_AXI_1_RRESP(1) <= \<const0>\;
  S_AXI_1_RRESP(0) <= \<const0>\;
  S_AXI_2_BRESP(1) <= \<const0>\;
  S_AXI_2_BRESP(0) <= \<const0>\;
  S_AXI_2_RRESP(1) <= \<const0>\;
  S_AXI_2_RRESP(0) <= \<const0>\;
  S_AXI_3_BRESP(1) <= \<const0>\;
  S_AXI_3_BRESP(0) <= \<const0>\;
  S_AXI_3_RRESP(1) <= \<const0>\;
  S_AXI_3_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kth_axi_Mesh_2D_Nostrum_2x2x1
     port map (
      NoC_Irq_0 => NoC_Irq_0,
      NoC_Irq_1 => NoC_Irq_1,
      NoC_Irq_2 => NoC_Irq_2,
      NoC_Irq_3 => NoC_Irq_3,
      S_AXI_0_ACLK => S_AXI_0_ACLK,
      S_AXI_0_ARADDR(11 downto 10) => S_AXI_0_ARADDR(16 downto 15),
      S_AXI_0_ARADDR(9 downto 0) => S_AXI_0_ARADDR(11 downto 2),
      S_AXI_0_ARESETN => S_AXI_0_ARESETN,
      S_AXI_0_ARVALID => S_AXI_0_ARVALID,
      S_AXI_0_AWADDR(11 downto 10) => S_AXI_0_AWADDR(16 downto 15),
      S_AXI_0_AWADDR(9 downto 0) => S_AXI_0_AWADDR(11 downto 2),
      S_AXI_0_AWVALID => S_AXI_0_AWVALID,
      S_AXI_0_BREADY => S_AXI_0_BREADY,
      S_AXI_0_BVALID => S_AXI_0_BVALID,
      S_AXI_0_RDATA(31 downto 0) => S_AXI_0_RDATA(31 downto 0),
      S_AXI_0_RREADY => S_AXI_0_RREADY,
      S_AXI_0_RVALID => S_AXI_0_RVALID,
      S_AXI_0_WDATA(31 downto 0) => S_AXI_0_WDATA(31 downto 0),
      S_AXI_0_WSTRB(3 downto 0) => S_AXI_0_WSTRB(3 downto 0),
      S_AXI_0_WVALID => S_AXI_0_WVALID,
      S_AXI_1_ACLK => S_AXI_1_ACLK,
      S_AXI_1_ARADDR(11 downto 10) => S_AXI_1_ARADDR(16 downto 15),
      S_AXI_1_ARADDR(9 downto 0) => S_AXI_1_ARADDR(11 downto 2),
      S_AXI_1_ARESETN => S_AXI_1_ARESETN,
      S_AXI_1_ARVALID => S_AXI_1_ARVALID,
      S_AXI_1_AWADDR(11 downto 10) => S_AXI_1_AWADDR(16 downto 15),
      S_AXI_1_AWADDR(9 downto 0) => S_AXI_1_AWADDR(11 downto 2),
      S_AXI_1_AWVALID => S_AXI_1_AWVALID,
      S_AXI_1_BREADY => S_AXI_1_BREADY,
      S_AXI_1_BVALID => S_AXI_1_BVALID,
      S_AXI_1_RDATA(31 downto 0) => S_AXI_1_RDATA(31 downto 0),
      S_AXI_1_RREADY => S_AXI_1_RREADY,
      S_AXI_1_RVALID => S_AXI_1_RVALID,
      S_AXI_1_WDATA(31 downto 0) => S_AXI_1_WDATA(31 downto 0),
      S_AXI_1_WSTRB(3 downto 0) => S_AXI_1_WSTRB(3 downto 0),
      S_AXI_1_WVALID => S_AXI_1_WVALID,
      S_AXI_2_ACLK => S_AXI_2_ACLK,
      S_AXI_2_ARADDR(11 downto 10) => S_AXI_2_ARADDR(16 downto 15),
      S_AXI_2_ARADDR(9 downto 0) => S_AXI_2_ARADDR(11 downto 2),
      S_AXI_2_ARESETN => S_AXI_2_ARESETN,
      S_AXI_2_ARVALID => S_AXI_2_ARVALID,
      S_AXI_2_AWADDR(11 downto 10) => S_AXI_2_AWADDR(16 downto 15),
      S_AXI_2_AWADDR(9 downto 0) => S_AXI_2_AWADDR(11 downto 2),
      S_AXI_2_AWVALID => S_AXI_2_AWVALID,
      S_AXI_2_BREADY => S_AXI_2_BREADY,
      S_AXI_2_BVALID => S_AXI_2_BVALID,
      S_AXI_2_RDATA(31 downto 0) => S_AXI_2_RDATA(31 downto 0),
      S_AXI_2_RREADY => S_AXI_2_RREADY,
      S_AXI_2_RVALID => S_AXI_2_RVALID,
      S_AXI_2_WDATA(31 downto 0) => S_AXI_2_WDATA(31 downto 0),
      S_AXI_2_WSTRB(3 downto 0) => S_AXI_2_WSTRB(3 downto 0),
      S_AXI_2_WVALID => S_AXI_2_WVALID,
      S_AXI_3_ACLK => S_AXI_3_ACLK,
      S_AXI_3_ARADDR(11 downto 10) => S_AXI_3_ARADDR(16 downto 15),
      S_AXI_3_ARADDR(9 downto 0) => S_AXI_3_ARADDR(11 downto 2),
      S_AXI_3_ARESETN => S_AXI_3_ARESETN,
      S_AXI_3_ARVALID => S_AXI_3_ARVALID,
      S_AXI_3_AWADDR(11 downto 10) => S_AXI_3_AWADDR(16 downto 15),
      S_AXI_3_AWADDR(9 downto 0) => S_AXI_3_AWADDR(11 downto 2),
      S_AXI_3_AWVALID => S_AXI_3_AWVALID,
      S_AXI_3_BREADY => S_AXI_3_BREADY,
      S_AXI_3_BVALID => S_AXI_3_BVALID,
      S_AXI_3_RDATA(31 downto 0) => S_AXI_3_RDATA(31 downto 0),
      S_AXI_3_RREADY => S_AXI_3_RREADY,
      S_AXI_3_RVALID => S_AXI_3_RVALID,
      S_AXI_3_WDATA(31 downto 0) => S_AXI_3_WDATA(31 downto 0),
      S_AXI_3_WSTRB(3 downto 0) => S_AXI_3_WSTRB(3 downto 0),
      S_AXI_3_WVALID => S_AXI_3_WVALID,
      s_axi_arready(3) => S_AXI_3_ARREADY,
      s_axi_arready(2) => S_AXI_2_ARREADY,
      s_axi_arready(1) => S_AXI_1_ARREADY,
      s_axi_arready(0) => S_AXI_0_ARREADY,
      s_axi_awready(3) => S_AXI_3_AWREADY,
      s_axi_awready(2) => S_AXI_2_AWREADY,
      s_axi_awready(1) => S_AXI_1_AWREADY,
      s_axi_awready(0) => S_AXI_0_AWREADY,
      s_axi_wready(3) => S_AXI_3_WREADY,
      s_axi_wready(2) => S_AXI_2_WREADY,
      s_axi_wready(1) => S_AXI_1_WREADY,
      s_axi_wready(0) => S_AXI_0_WREADY
    );
end STRUCTURE;
