{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458656360599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458656360606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 14:19:20 2016 " "Processing started: Tue Mar 22 14:19:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458656360606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656360606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off standard_deviation -c standard_deviation_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off standard_deviation -c standard_deviation_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656360606 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1458656361141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_deviation_top.sv(101) " "Verilog HDL information at standard_deviation_top.sv(101): always construct contains both blocking and non-blocking assignments" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458656374551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_deviation_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file standard_deviation_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 standard_deviation_top " "Found entity 1: standard_deviation_top" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374553 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_collector " "Found entity 2: data_collector" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374553 ""} { "Info" "ISGN_ENTITY_NAME" "3 standard_deviation " "Found entity 3: standard_deviation" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374553 ""} { "Info" "ISGN_ENTITY_NAME" "4 output_data " "Found entity 4: output_data" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656374553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/fifo.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656374556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbasetrxd.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbasetrxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tenbasetrxd " "Found entity 1: tenbasetrxd" {  } { { "tenbasetrxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetrxd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656374559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 4 4 " "Found 4 design units, including 4 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374563 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374563 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374563 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "async.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656374563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbasetxd.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbasetxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TENBASET_TxD " "Found entity 1: TENBASET_TxD" {  } { { "tenbasetxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetxd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656374567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 3 3 " "Found 3 design units, including 3 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_alt_sqrt_block_rcb " "Found entity 1: sqrt_alt_sqrt_block_rcb" {  } { { "sqrt.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/sqrt.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374629 ""} { "Info" "ISGN_ENTITY_NAME" "2 sqrt_altfp_sqrt_4jc " "Found entity 2: sqrt_altfp_sqrt_4jc" {  } { { "sqrt.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/sqrt.v" 1266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374629 ""} { "Info" "ISGN_ENTITY_NAME" "3 sqrt " "Found entity 3: sqrt" {  } { { "sqrt.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/sqrt.v" 2469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458656374629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656374629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdreq tenbasetrxd.v(62) " "Verilog HDL Implicit Net warning at tenbasetrxd.v(62): created implicit net for \"rdreq\"" {  } { { "tenbasetrxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetrxd.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458656374630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdempty tenbasetrxd.v(62) " "Verilog HDL Implicit Net warning at tenbasetrxd.v(62): created implicit net for \"rdempty\"" {  } { { "tenbasetrxd.v" "" { Text "D:/tiberius-robot/verilog/standard_deviation/tenbasetrxd.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458656374630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "standard_deviation_top " "Elaborating entity \"standard_deviation_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458656374753 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out standard_deviation_top.sv(9) " "Output port \"data_out\" at standard_deviation_top.sv(9) has no driver" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458656374754 "|standard_deviation_top"}
{ "Warning" "WSGN_EMPTY_SHELL" "standard_deviation_top " "Entity \"standard_deviation_top\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1458656374755 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out GND " "Pin \"data_out\" is stuck at GND" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458656375361 "|standard_deviation_top|data_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458656375361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tiberius-robot/verilog/standard_deviation/output_files/standard_deviation_top.map.smsg " "Generated suppressed messages file D:/tiberius-robot/verilog/standard_deviation/output_files/standard_deviation_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656375494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458656375676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458656375676 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458656376156 "|standard_deviation_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstn " "No output dependent on input pin \"rstn\"" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458656376156 "|standard_deviation_top|rstn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in " "No output dependent on input pin \"data_in\"" {  } { { "standard_deviation_top.sv" "" { Text "D:/tiberius-robot/verilog/standard_deviation/standard_deviation_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458656376156 "|standard_deviation_top|data_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458656376156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458656376156 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458656376156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458656376156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458656376174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 14:19:36 2016 " "Processing ended: Tue Mar 22 14:19:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458656376174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458656376174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458656376174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458656376174 ""}
