$date
	Mon May 03 23:26:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_test $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 1 ( w0 $end
$var wire 1 ! Sum $end
$scope module U0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ' C $end
$var wire 1 ( Sum $end
$upscope $end
$scope module U1 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1(
1!
1$
0%
#300
1"
1&
0!
1%
#400
0"
0&
1!
1#
0$
0%
#500
1"
1&
0!
1%
#600
1'
0(
0&
0!
1$
0%
#700
1!
1%
#800
