// Seed: 613695195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd16,
    parameter id_4 = 32'd24
) (
    output supply0 _id_0
);
  logic id_2;
  logic id_3, _id_4[id_0 : 1 'b0], id_5, id_6;
  id_7[1'b0 :-1-id_4] (
      id_2, -1
  );
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_8,
      id_2
  );
  assign id_6 = 1'b0;
  always_latch id_6 = -1;
endmodule
