
*** Running vivado
    with args -log design_1_image_filter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_filter_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_image_filter_0_0.tcl -notrace
Command: synth_design -top design_1_image_filter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16173 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1404.719 ; gain = 93.996 ; free physical = 67583 ; free virtual = 74562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_0_0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_HOSTMEM_1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_HOSTMEM_2_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_CONTROL_BUS_s_axi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IN_V_CTRL bound to: 6'b010100 
	Parameter ADDR_OUT_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_OUT_V_CTRL bound to: 6'b011100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b100100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b101000 
	Parameter ADDR_COLS_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:217]
INFO: [Synth 8-256] done synthesizing module 'image_filter_CONTROL_BUS_s_axi' (1#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_throttl' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_throttl' (2#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_write' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_fifo' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_fifo' (3#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_reg_slice' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_reg_slice' (4#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_fifo__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_fifo__parameterized0' (4#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_buffer' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_buffer' (5#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_fifo__parameterized1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_fifo__parameterized1' (5#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_fifo__parameterized2' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_fifo__parameterized2' (5#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_write' (6#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_read' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_buffer__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_buffer__parameterized0' (6#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_1_m_axi_reg_slice__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_reg_slice__parameterized0' (6#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi_read' (7#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_1_m_axi' (8#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_throttl' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_throttl' (9#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_write' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_fifo' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_fifo' (10#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_reg_slice' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:295]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_reg_slice' (11#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_fifo__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_fifo__parameterized0' (11#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_buffer' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_buffer' (12#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_fifo__parameterized1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_fifo__parameterized1' (12#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_fifo__parameterized2' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_fifo__parameterized2' (12#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_write' (13#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_read' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_buffer__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_buffer__parameterized0' (13#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'image_filter_hostmem_2_m_axi_reg_slice__parameterized0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_reg_slice__parameterized0' (13#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi_read' (14#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'image_filter_hostmem_2_m_axi' (15#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'Mem2Stream_Batch9' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_Batch9.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_Batch9.v:167]
INFO: [Synth 8-638] synthesizing module 'Mem2Stream' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream.v:144]
INFO: [Synth 8-256] done synthesizing module 'Mem2Stream' (16#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream.v:10]
INFO: [Synth 8-638] synthesizing module 'Mem2Stream_1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_1.v:144]
INFO: [Synth 8-256] done synthesizing module 'Mem2Stream_1' (17#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mem2Stream_Batch9' (18#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_Batch9.v:10]
INFO: [Synth 8-638] synthesizing module 'bgr2gray' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/bgr2gray.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state29 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/bgr2gray.v:59]
INFO: [Synth 8-638] synthesizing module 'image_filter_fptrbkb' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_fptrbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fptrunc_0_no_dsp_64' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_fptrunc_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fptrunc_0_no_dsp_64' (32#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fptrbkb' (33#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_fptrbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_daddcud' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_daddcud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_dadd_3_full_dsp_64' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_dadd_3_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_dadd_3_full_dsp_64' (50#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_daddcud' (51#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_daddcud.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_dmuldEe' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_dmul_4_max_dsp_64' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_dmul_4_max_dsp_64' (58#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_dmuldEe' (59#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_sitoeOg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_sitodp_4_no_dsp_32' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_sitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_sitodp_4_no_dsp_32' (62#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/ip/image_filter_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'image_filter_sitoeOg' (63#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/bgr2gray.v:1074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/bgr2gray.v:1076]
INFO: [Synth 8-256] done synthesizing module 'bgr2gray' (64#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/bgr2gray.v:10]
INFO: [Synth 8-638] synthesizing module 'gaussianBlur' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state10 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state11 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:72]
INFO: [Synth 8-638] synthesizing module 'gaussianBlur_linefYi' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur_linefYi.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gaussianBlur_linefYi_ram' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur_linefYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur_linefYi.v:25]
INFO: [Synth 8-256] done synthesizing module 'gaussianBlur_linefYi_ram' (65#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur_linefYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'gaussianBlur_linefYi' (66#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur_linefYi.v:58]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_ibs' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_mac_ibs.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_ibs_DSP48_0' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_mac_ibs.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_ibs_DSP48_0' (67#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_mac_ibs.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_ibs' (68#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_mac_ibs.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1095]
INFO: [Synth 8-256] done synthesizing module 'gaussianBlur' (69#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_x' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_state8 bound to: 6'b010000 
	Parameter ap_ST_fsm_state9 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:870]
INFO: [Synth 8-256] done synthesizing module 'sobel_x' (70#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:10]
INFO: [Synth 8-638] synthesizing module 'sobel_y' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_state9 bound to: 6'b010000 
	Parameter ap_ST_fsm_state10 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:55]
INFO: [Synth 8-638] synthesizing module 'sobel_y_lineBuff_ncg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y_lineBuff_ncg.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sobel_y_lineBuff_ncg_ram' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y_lineBuff_ncg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y_lineBuff_ncg.v:22]
INFO: [Synth 8-256] done synthesizing module 'sobel_y_lineBuff_ncg_ram' (71#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y_lineBuff_ncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'sobel_y_lineBuff_ncg' (72#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y_lineBuff_ncg.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:851]
INFO: [Synth 8-256] done synthesizing module 'sobel_y' (73#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:10]
INFO: [Synth 8-638] synthesizing module 'addWeighted' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/addWeighted.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state23 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/addWeighted.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/addWeighted.v:869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/addWeighted.v:873]
INFO: [Synth 8-256] done synthesizing module 'addWeighted' (74#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/addWeighted.v:10]
INFO: [Synth 8-638] synthesizing module 'gray2bgr' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gray2bgr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gray2bgr.v:51]
INFO: [Synth 8-256] done synthesizing module 'gray2bgr' (75#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gray2bgr.v:10]
INFO: [Synth 8-638] synthesizing module 'Stream2Mem_Batch' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_Batch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_Batch.v:160]
INFO: [Synth 8-638] synthesizing module 'Stream2Mem' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem.v:143]
INFO: [Synth 8-256] done synthesizing module 'Stream2Mem' (76#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem.v:10]
INFO: [Synth 8-638] synthesizing module 'Stream2Mem_1' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_1.v:143]
INFO: [Synth 8-256] done synthesizing module 'Stream2Mem_1' (77#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Stream2Mem_Batch' (78#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_Batch.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d128_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d128_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d128_A' (79#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d128_A.v:11]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d6_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d6_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d6_A_shiftReg' (80#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d6_A' (81#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d128_A' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w8_d128_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 129 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d128_A_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w8_d128_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d128_A_shiftReg' (82#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w8_d128_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d128_A' (83#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w8_d128_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_bgr2grapcA' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_bgr2grapcA.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_bgr2grapcA_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_bgr2grapcA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_bgr2grapcA_shiftReg' (84#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_bgr2grapcA.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_bgr2grapcA' (85#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_bgr2grapcA.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Stream2qcK' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_Stream2qcK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Stream2qcK_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_Stream2qcK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Stream2qcK_shiftReg' (86#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_Stream2qcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Stream2qcK' (87#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_Stream2qcK.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_gaussiarcU' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gaussiarcU.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_gaussiarcU_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gaussiarcU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_gaussiarcU_shiftReg' (88#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gaussiarcU.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_gaussiarcU' (89#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gaussiarcU.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_sobel_xsc4' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_xsc4.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_sobel_xsc4_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_xsc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_sobel_xsc4_shiftReg' (90#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_xsc4.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_sobel_xsc4' (91#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_xsc4.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_sobel_ytde' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_ytde.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_sobel_ytde_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_ytde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_sobel_ytde_shiftReg' (92#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_ytde.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_sobel_ytde' (93#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_sobel_ytde.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_addWeigudo' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_addWeigudo.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_addWeigudo_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_addWeigudo.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_addWeigudo_shiftReg' (94#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_addWeigudo.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_addWeigudo' (95#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_addWeigudo.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_gray2bgvdy' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gray2bgvdy.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_gray2bgvdy_shiftReg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gray2bgvdy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_gray2bgvdy_shiftReg' (96#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gray2bgvdy.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_gray2bgvdy' (97#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_gray2bgvdy.v:45]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (98#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_0_0' (99#1) [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:59]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[31]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[30]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[29]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[28]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[27]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[26]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[25]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[24]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[23]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[22]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[21]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[20]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[19]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[18]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[17]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[16]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[15]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[14]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[13]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[12]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[11]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[10]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[9]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[8]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[7]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[6]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[5]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[4]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[3]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[2]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[1]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RLAST
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RID[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RUSER[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RRESP[1]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RRESP[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_BRESP[1]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_BRESP[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_BID[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_BUSER[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[31]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[30]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[29]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[28]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[27]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[26]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[25]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[24]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[23]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[22]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[21]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[20]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[19]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[18]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[17]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[16]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[15]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[14]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[13]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[12]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[11]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[10]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[9]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[8]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[7]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[6]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[5]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[4]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[3]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[2]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[1]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RDATA[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RLAST
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RID[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RUSER[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RRESP[1]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_RRESP[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_BRESP[1]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_BRESP[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_BID[0]
WARNING: [Synth 8-3331] design Stream2Mem has unconnected port m_axi_out_V_BUSER[0]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[31]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[30]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[29]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[28]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[27]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[26]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[25]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[24]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[23]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[22]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[21]
WARNING: [Synth 8-3331] design Stream2Mem_Batch has unconnected port m_axi_out_V_RDATA[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1562.262 ; gain = 251.539 ; free physical = 67037 ; free virtual = 74006
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1562.262 ; gain = 251.539 ; free physical = 67046 ; free virtual = 74015
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  FDE => FDRE: 95 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1997.379 ; gain = 7.000 ; free physical = 67136 ; free virtual = 74106
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:02:21 . Memory (MB): peak = 1997.379 ; gain = 686.656 ; free physical = 67318 ; free virtual = 74289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:02:21 . Memory (MB): peak = 1997.379 ; gain = 686.656 ; free physical = 67320 ; free virtual = 74291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:02:21 . Memory (MB): peak = 1997.379 ; gain = 686.656 ; free physical = 67317 ; free virtual = 74288
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'image_filter_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_1_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_hostmem_2_m_axi.v:1161]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_138_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_103_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream.v:252]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_138_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_103_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_1.v:252]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_134_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_i_i_92_fu_144_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rep_fu_72_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Mem2Stream_Batch9.v:450]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_159_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_113_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/bgr2gray.v:688]
INFO: [Synth 8-4471] merging register 'lineBuff_val_2_V_ad_reg_856_reg[8:0]' into 'lineBuff_val_1_V_ad_reg_851_reg[8:0]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:470]
INFO: [Synth 8-4471] merging register 'tmp_118_0_1_reg_892_reg[63:32]' into 'tmp_s_reg_846_reg[63:32]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1121]
INFO: [Synth 8-4471] merging register 'tmp_118_0_2_reg_897_reg[63:32]' into 'tmp_s_reg_846_reg[63:32]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1122]
INFO: [Synth 8-4471] merging register 'tmp3_reg_998_reg[0:0]' into 'tmp2_reg_993_reg[0:0]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1035]
INFO: [Synth 8-4471] merging register 'tmp7_reg_1008_reg[0:0]' into 'tmp2_reg_993_reg[0:0]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1047]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_val_2_V_ad_reg_856_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:470]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1045]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1045]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_0_2_reg_897_reg' and it is trimmed from '32' to '9' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:518]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_0_1_reg_892_reg' and it is trimmed from '32' to '9' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:517]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_846_reg' and it is trimmed from '32' to '9' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:474]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:1045]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_813_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_342_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_354_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element countWait_1_reg_331_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:411]
WARNING: [Synth 8-6014] Unused sequential element i_reg_274_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:427]
WARNING: [Synth 8-6014] Unused sequential element idxRow_1_reg_878_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:480]
INFO: [Synth 8-4471] merging register 'lineBuff_val_2_V_ad_reg_561_reg[8:0]' into 'lineBuff_val_1_V_ad_reg_556_reg[8:0]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:391]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_val_2_V_ad_reg_561_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:391]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_551_reg' and it is trimmed from '32' to '9' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:395]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_535_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_268_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element countWait_1_reg_257_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:326]
WARNING: [Synth 8-6014] Unused sequential element idxRow_1_reg_583_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_x.v:401]
INFO: [Synth 8-4471] merging register 'lineBuff_val_2_V_ad_reg_565_reg[8:0]' into 'lineBuff_val_1_V_ad_reg_560_reg[8:0]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:388]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_val_2_V_ad_reg_565_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:388]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_assign_1_0_2_reg_606_reg' and it is trimmed from '32' to '9' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:372]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_555_reg' and it is trimmed from '32' to '9' bits. [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:391]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_267_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element countWait_1_reg_256_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:317]
WARNING: [Synth 8-6014] Unused sequential element idxRow_1_reg_587_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/sobel_y.v:398]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_158_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_127_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/addWeighted.v:540]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_92_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_81_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gray2bgr.v:131]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_145_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_110_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem.v:269]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_145_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg_110_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_1.v:269]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_114_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_i_89_fu_124_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rep_fu_66_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/Stream2Mem_Batch.v:427]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d128_A.v:93]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d128_A.v:92]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:36]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w32_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/fifo_w8_d128_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/start_for_Stream2qcK.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'image_filter_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:02:29 . Memory (MB): peak = 1997.379 ; gain = 686.656 ; free physical = 67248 ; free virtual = 74219
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'inst/bgr2gray_U0/image_filter_fptrbkb_U14/image_filter_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized3) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized3) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'image_filter_daddcud:/image_filter_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized3) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized4) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'image_filter_dmuldEe:/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized4) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized54) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized54) to 'image_filter_sitoeOg:/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "grp_Mem2Stream_fu_96/tmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Mem2Stream_1_fu_106/tmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_134_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'image_filter_daddcud_U16/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_daddcud.v:53]
INFO: [Synth 8-4471] merging register 'image_filter_dmuldEe_U17/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:53]
INFO: [Synth 8-4471] merging register 'image_filter_dmuldEe_U18/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:53]
INFO: [Synth 8-4471] merging register 'image_filter_dmuldEe_U19/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:53]
INFO: [Synth 8-4471] merging register 'image_filter_sitoeOg_U20/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:46]
INFO: [Synth 8-4471] merging register 'image_filter_sitoeOg_U21/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:46]
INFO: [Synth 8-4471] merging register 'image_filter_sitoeOg_U22/ce_r_reg' into 'image_filter_daddcud_U15/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:46]
INFO: [Synth 8-5546] ROM "exitcond_fu_159_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/gaussianBlur.v:871]
INFO: [Synth 8-5546] ROM "exitcond3_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_813_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_535_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_267_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'image_filter_dmuldEe_U41/ce_r_reg' into 'image_filter_daddcud_U40/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:53]
INFO: [Synth 8-4471] merging register 'image_filter_dmuldEe_U42/ce_r_reg' into 'image_filter_daddcud_U40/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:53]
INFO: [Synth 8-4471] merging register 'image_filter_dmuldEe_U42/din1_buf1_reg[63:0]' into 'image_filter_dmuldEe_U41/din1_buf1_reg[63:0]' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_dmuldEe.v:57]
INFO: [Synth 8-4471] merging register 'image_filter_sitoeOg_U43/ce_r_reg' into 'image_filter_daddcud_U40/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:46]
INFO: [Synth 8-4471] merging register 'image_filter_sitoeOg_U44/ce_r_reg' into 'image_filter_daddcud_U40/ce_r_reg' [/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ipshared/4886/hdl/verilog/image_filter_sitoeOg.v:46]
INFO: [Synth 8-5546] ROM "exitcond_fu_158_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_92_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Stream2Mem_fu_76/tmp_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Stream2Mem_1_fu_86/tmp_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_fu_114_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bgr2gray_U0/\image_filter_sitoeOg_U20/image_filter_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bgr2gray_U0/\image_filter_sitoeOg_U21/image_filter_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_sitoeOg_U20/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/bgr2gray_U0/image_filter_sitoeOg_U20/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_sitoeOg_U21/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/bgr2gray_U0/image_filter_sitoeOg_U21/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bgr2gray_U0/\image_filter_sitoeOg_U22/image_filter_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[63]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[63]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/addWeighted_U0/\image_filter_sitoeOg_U43/image_filter_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/addWeighted_U0/\image_filter_sitoeOg_U44/image_filter_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_sitoeOg_U22/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/bgr2gray_U0/image_filter_sitoeOg_U22/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[0]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[1]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[2]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[3]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[4]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[5]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[6]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[7]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[8]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[9]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[10]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[11]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[12]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[13]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[14]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[15]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[16]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[0]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[1]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[2]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[3]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[4]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[5]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[6]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[7]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[8]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[9]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[10]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[11]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[12]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[13]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[14]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[15]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[16]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/addWeighted_U0/image_filter_sitoeOg_U43/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/addWeighted_U0/image_filter_sitoeOg_U43/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/addWeighted_U0/image_filter_sitoeOg_U44/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/addWeighted_U0/image_filter_sitoeOg_U44/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[52]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[53]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[54]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[55]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[56]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[57]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[58]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[59]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[60]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[61]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[62]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[17]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[18]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[19]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[20]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[21]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[22]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[23]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[24]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[25]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[26]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[27]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[28]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[29]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[30]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[31]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[32]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[33]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[52]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[53]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[54]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[55]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[56]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[57]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[58]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[59]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[60]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[61]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[62]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[17]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[18]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[19]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[20]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[21]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[22]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[23]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[24]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[25]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[26]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[27]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[28]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[29]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[30]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[31]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[32]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U17/din1_buf1_reg[33]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[34]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[35]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bgr2gray_U0/image_filter_dmuldEe_U18/din1_buf1_reg[36]' (FDE) to 'inst/bgr2gray_U0/image_filter_dmuldEe_U19/din1_buf1_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/addWeighted_U0/\image_filter_dmuldEe_U41/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/bgr2gray_U0/\image_filter_dmuldEe_U19/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/bgr2gray_U0/\image_filter_dmuldEe_U19/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/addWeighted_U0/\image_filter_dmuldEe_U41/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Stream2Mem_Batch_U0/\tmp_48_reg_181_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mem2Stream_Batch9_U0/\tmp_49_reg_201_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/image_filter_hostmem_1_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[1]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[0]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[61]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[60]) is unused and will be removed from module image_filter_hostmem_1_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:03:08 . Memory (MB): peak = 1997.379 ; gain = 686.656 ; free physical = 68551 ; free virtual = 75539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:03:29 . Memory (MB): peak = 1997.379 ; gain = 686.656 ; free physical = 68291 ; free virtual = 75279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:03:36 . Memory (MB): peak = 2012.359 ; gain = 701.637 ; free physical = 68258 ; free virtual = 75246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/image_filter_hostmem_1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gaussianBlur_U0/lineBuff_val_0_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gaussianBlur_U0/lineBuff_val_1_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gaussianBlur_U0/lineBuff_val_1_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gaussianBlur_U0/lineBuff_val_2_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/gaussianBlur_U0/lineBuff_val_2_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_x_U0/lineBuff_val_0_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_x_U0/lineBuff_val_0_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_x_U0/lineBuff_val_1_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_x_U0/lineBuff_val_2_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_y_U0/lineBuff_val_0_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_y_U0/lineBuff_val_1_V_U/sobel_y_lineBuff_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_y_U0/lineBuff_val_2_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/sobel_y_U0/lineBuff_val_2_V_U/gaussianBlur_linefYi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/in_stream_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out_stream_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:47 . Memory (MB): peak = 2065.086 ; gain = 754.363 ; free physical = 68252 ; free virtual = 75240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:03:49 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68252 ; free virtual = 75240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:03:49 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68252 ; free virtual = 75240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:30 ; elapsed = 00:03:53 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68247 ; free virtual = 75234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:30 ; elapsed = 00:03:53 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68247 ; free virtual = 75234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:30 ; elapsed = 00:03:53 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68246 ; free virtual = 75234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:03:54 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68246 ; free virtual = 75234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   352|
|2     |DSP48E1    |    11|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_10 |     5|
|5     |DSP48E1_11 |     5|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_2  |     5|
|8     |DSP48E1_3  |     5|
|9     |DSP48E1_4  |     5|
|10    |DSP48E1_5  |     5|
|11    |DSP48E1_6  |     5|
|12    |DSP48E1_7  |     5|
|13    |DSP48E1_8  |     5|
|14    |DSP48E1_9  |     5|
|15    |LUT1       |   176|
|16    |LUT2       |   855|
|17    |LUT3       |  2237|
|18    |LUT4       |  1026|
|19    |LUT5       |  1220|
|20    |LUT6       |  2135|
|21    |MUXCY      |  1244|
|22    |MUXF7      |   224|
|23    |MUXF8      |    99|
|24    |RAMB18E1   |     4|
|25    |RAMB18E1_1 |     4|
|26    |RAMB18E1_2 |     1|
|27    |RAMB18E1_3 |     4|
|28    |SRL16E     |   177|
|29    |SRLC32E    |   384|
|30    |XORCY      |   813|
|31    |FDE        |    95|
|32    |FDRE       |  7692|
|33    |FDSE       |   150|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:03:54 . Memory (MB): peak = 2065.090 ; gain = 754.367 ; free physical = 68246 ; free virtual = 75234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3310 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:45 . Memory (MB): peak = 2065.090 ; gain = 319.250 ; free physical = 68316 ; free virtual = 75304
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:03:54 . Memory (MB): peak = 2065.094 ; gain = 754.367 ; free physical = 68324 ; free virtual = 75311
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 506 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 411 instances
  FDE => FDRE: 95 instances

INFO: [Common 17-83] Releasing license: Synthesis
663 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:04:03 . Memory (MB): peak = 2115.113 ; gain = 829.215 ; free physical = 68402 ; free virtual = 75390
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/design_1_image_filter_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.129 ; gain = 30.016 ; free physical = 68405 ; free virtual = 75396
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/design_1_image_filter_0_0.xci
INFO: [Coretcl 2-1174] Renamed 814 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/rli3/Vivado/projects/final_project_1/final_project_1.runs/design_1_image_filter_0_0_synth_1/design_1_image_filter_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.129 ; gain = 0.000 ; free physical = 68372 ; free virtual = 75386
INFO: [runtcl-4] Executing : report_utilization -file design_1_image_filter_0_0_utilization_synth.rpt -pb design_1_image_filter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2145.129 ; gain = 0.000 ; free physical = 68377 ; free virtual = 75391
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 12:13:09 2019...
