Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: fpga2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga2"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : fpga2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\time_counter.vhd" into library work
Parsing entity <time_counter>.
Parsing architecture <Behavioral> of entity <time_counter>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\edetect.vhf" into library work
Parsing entity <edetect>.
Parsing architecture <BEHAVIORAL> of entity <edetect>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\fpga2.vhf" into library work
Parsing entity <M2_1_HXILINX_fpga2>.
Parsing architecture <M2_1_HXILINX_fpga2_V> of entity <m2_1_hxilinx_fpga2>.
Parsing entity <edetect_MUSER_fpga2>.
Parsing architecture <BEHAVIORAL> of entity <edetect_muser_fpga2>.
Parsing entity <fpga2>.
Parsing architecture <BEHAVIORAL> of entity <fpga2>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\bcdto7seg.vhf" into library work
Parsing entity <OR6_HXILINX_bcdto7seg>.
Parsing architecture <OR6_HXILINX_bcdto7seg_V> of entity <or6_hxilinx_bcdto7seg>.
Parsing entity <bcdto7seg>.
Parsing architecture <BEHAVIORAL> of entity <bcdto7seg>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\btw4.vhf" into library work
Parsing entity <btw4>.
Parsing architecture <BEHAVIORAL> of entity <btw4>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\clkdiv32ki.vhf" into library work
Parsing entity <clkdiv32ki>.
Parsing architecture <BEHAVIORAL> of entity <clkdiv32ki>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\counter4.vhf" into library work
Parsing entity <FJKC_HXILINX_counter4>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_counter4>.
Parsing entity <counter4>.
Parsing architecture <BEHAVIORAL> of entity <counter4>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\display.vhf" into library work
Parsing entity <OR6_HXILINX_display>.
Parsing architecture <OR6_HXILINX_display_V> of entity <or6_hxilinx_display>.
Parsing entity <M4_1E_HXILINX_display>.
Parsing architecture <M4_1E_HXILINX_display_V> of entity <m4_1e_hxilinx_display>.
Parsing entity <FJKC_HXILINX_display>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_display>.
Parsing entity <D2_4E_HXILINX_display>.
Parsing architecture <D2_4E_HXILINX_display_V> of entity <d2_4e_hxilinx_display>.
Parsing entity <btw4_MUSER_display>.
Parsing architecture <BEHAVIORAL> of entity <btw4_muser_display>.
Parsing entity <counter4_MUSER_display>.
Parsing architecture <BEHAVIORAL> of entity <counter4_muser_display>.
Parsing entity <bcdto7seg_MUSER_display>.
Parsing architecture <BEHAVIORAL> of entity <bcdto7seg_muser_display>.
Parsing entity <mux4x1x4_MUSER_display>.
Parsing architecture <BEHAVIORAL> of entity <mux4x1x4_muser_display>.
Parsing entity <display>.
Parsing architecture <BEHAVIORAL> of entity <display>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\mux4x1x4.vhf" into library work
Parsing entity <M4_1E_HXILINX_mux4x1x4>.
Parsing architecture <M4_1E_HXILINX_mux4x1x4_V> of entity <m4_1e_hxilinx_mux4x1x4>.
Parsing entity <mux4x1x4>.
Parsing architecture <BEHAVIORAL> of entity <mux4x1x4>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\split8x4x4.vhf" into library work
Parsing entity <split8x4x4>.
Parsing architecture <BEHAVIORAL> of entity <split8x4x4>.
Parsing VHDL file "D:\project\merge\add_special_btn\fpga2\wtb4.vhf" into library work
Parsing entity <wtb4>.
Parsing architecture <BEHAVIORAL> of entity <wtb4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fpga2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_fpga2> (architecture <M2_1_HXILINX_fpga2_V>) from library <work>.
INFO:HDLCompiler:679 - "D:\project\merge\add_special_btn\fpga2\fpga2.vhf" Line 44. Case statement is complete. others clause is never selected

Elaborating entity <edetect_MUSER_fpga2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <time_counter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga2>.
    Related source file is "D:\project\merge\add_special_btn\fpga2\fpga2.vhf".
    Set property "HU_SET = XLXI_30_0" for instance <XLXI_30>.
    Summary:
	no macro.
Unit <fpga2> synthesized.

Synthesizing Unit <M2_1_HXILINX_fpga2>.
    Related source file is "D:\project\merge\add_special_btn\fpga2\fpga2.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_fpga2> synthesized.

Synthesizing Unit <edetect_MUSER_fpga2>.
    Related source file is "D:\project\merge\add_special_btn\fpga2\fpga2.vhf".
    Summary:
	no macro.
Unit <edetect_MUSER_fpga2> synthesized.

Synthesizing Unit <time_counter>.
    Related source file is "D:\project\merge\add_special_btn\fpga2\time_counter.vhd".
    Found 6-bit register for signal <time_select>.
    Found 6-bit register for signal <time_counter>.
    Found 1-bit register for signal <mode>.
    Found 32-bit register for signal <counter1>.
    Found 32-bit register for signal <counter0>.
    Found 6-bit adder for signal <time_select[5]_GND_8_o_add_3_OUT> created at line 56.
    Found 6-bit adder for signal <time_counter[5]_GND_8_o_add_4_OUT> created at line 57.
    Found 32-bit adder for signal <counter0[31]_GND_8_o_add_7_OUT> created at line 60.
    Found 32-bit adder for signal <counter1[31]_GND_8_o_add_19_OUT> created at line 88.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_18_OUT<5:0>> created at line 83.
    Found 6-bit comparator greater for signal <GND_8_o_time_counter[5]_LessThan_17_o> created at line 82
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <time_counter> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_9_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_10_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_10_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 2
 32-bit adder                                          : 2
 6-bit adder                                           : 6
 6-bit addsub                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 5
 1-bit register                                        : 1
 32-bit register                                       : 2
 6-bit register                                        : 2
# Comparators                                          : 15
 10-bit comparator lessequal                           : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 56
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 15

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 6-bit adder                                           : 13
 6-bit addsub                                          : 1
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 15
 10-bit comparator lessequal                           : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 55
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga2> ...

Optimizing unit <time_counter> ...

Optimizing unit <M2_1_HXILINX_fpga2> ...
WARNING:Xst:1293 - FF/Latch <XLXI_68/counter1_25> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter1_26> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter1_27> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter1_28> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter1_29> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter1_30> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter1_31> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_22> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_23> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_24> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_25> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_26> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_27> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_28> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_29> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_30> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_68/counter0_31> has a constant value of 0 in block <fpga2>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga2, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpga2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 256
#      AND2B1                      : 1
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 45
#      LUT2                        : 2
#      LUT3                        : 8
#      LUT4                        : 57
#      LUT5                        : 13
#      LUT6                        : 32
#      MUXCY                       : 45
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 62
#      FD                          : 2
#      FDE                         : 60
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  11440     0%  
 Number of Slice LUTs:                  160  out of   5720     2%  
    Number used as Logic:               160  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    161
   Number with an unused Flip Flop:      99  out of    161    61%  
   Number with an unused LUT:             1  out of    161     0%  
   Number of fully used LUT-FF pairs:    61  out of    161    37%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.880ns (Maximum Frequency: 204.937MHz)
   Minimum input arrival time before clock: 6.700ns
   Maximum output required time after clock: 5.053ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.880ns (frequency: 204.937MHz)
  Total number of paths / destination ports: 2601 / 99
-------------------------------------------------------------------------
Delay:               4.880ns (Levels of Logic = 4)
  Source:            XLXI_60/XLXI_1 (FF)
  Destination:       XLXI_68/time_counter_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_60/XLXI_1 to XLXI_68/time_counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  XLXI_60/XLXI_1 (XLXI_60/XLXN_6)
     AND2B1:I1->O          1   0.223   0.580  XLXI_60/XLXI_5 (XLXN_187)
     begin scope: 'XLXI_30:D1'
     LUT3:I2->O           25   0.205   1.193  Mmux_O11 (O)
     end scope: 'XLXI_30:O'
     LUT6:I5->O            6   0.205   0.744  XLXI_68/_n0148_inv (XLXI_68/_n0148_inv)
     FDE:CE                    0.322          XLXI_68/time_counter_0
    ----------------------------------------
    Total                      4.880ns (1.402ns logic, 3.478ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 458 / 121
-------------------------------------------------------------------------
Offset:              6.700ns (Levels of Logic = 5)
  Source:            game_state<0> (PAD)
  Destination:       XLXI_68/time_counter_5 (FF)
  Destination Clock: clk rising

  Data Path: game_state<0> to XLXI_68/time_counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.222   1.560  game_state_0_IBUF (game_state_0_IBUF)
     INV:I->O              1   0.568   0.684  XLXI_63 (XLXN_189)
     begin scope: 'XLXI_30:S0'
     LUT3:I1->O           25   0.203   1.193  Mmux_O11 (O)
     end scope: 'XLXI_30:O'
     LUT6:I5->O            6   0.205   0.744  XLXI_68/_n0148_inv (XLXI_68/_n0148_inv)
     FDE:CE                    0.322          XLXI_68/time_counter_0
    ----------------------------------------
    Total                      6.700ns (2.520ns logic, 4.180ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 29 / 8
-------------------------------------------------------------------------
Offset:              5.053ns (Levels of Logic = 2)
  Source:            XLXI_68/time_counter_3 (FF)
  Destination:       time_remaining_output<4> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_68/time_counter_3 to time_remaining_output<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.253  XLXI_68/time_counter_3 (XLXI_68/time_counter_3)
     LUT5:I0->O            1   0.203   0.579  XLXI_68/n0052<0>1 (time_remaining_output_4_OBUF)
     OBUF:I->O                 2.571          time_remaining_output_4_OBUF (time_remaining_output<4>)
    ----------------------------------------
    Total                      5.053ns (3.221ns logic, 1.832ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.880|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 

Total memory usage is 4534368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    1 (   0 filtered)

