# Fractional-NPLL
# ğŸ§  Binary Sequence Generator for Fractional-N PLLs

## ğŸ“Œ Overview

This project explores different techniques to generate 1-bit binary sequences with a desired average value (Î±), useful in **fractional-N Phase-Locked Loops (PLLs)**. The goal is to design a method that achieves the correct average while maintaining good spectral performance â€” ideally minimizing spurs and shaping quantization noise.

## ğŸš€ Project Journey

The work began with a deep dive into traditional **Digital Delta-Sigma Modulators (DDSMs)**:

- âœ… **First-order and Second-order DDSMs**
- ğŸ”¬ Implemented and tested in MATLAB
- ğŸ“‰ Power Spectral Density (PSD) analysis for noise shaping

Next, I proposed a **custom deterministic method** using a **jittered pattern**:

- ğŸ§® Simple, average-accurate binary sequence generator
- â— Limitation: Introduced **spectral spurs** due to quasi-periodic behavior

After feedback from **Himanshu Vyas**, I explored more advanced architectures:

### â¤ MASH Architectures
- Implemented **HK-MASH-111** and **SP-MASH** in Verilog
- Designed testbenches to extract 1-bit output streams
- Performed **MATLAB-based PSD analysis**
- Compared results against jittered and DDSM methods

## ğŸ” Key Learnings

- Deterministic methods can generate correct averages but may lead to spectral issues.
- MASH architectures provide **better noise shaping** and suppress unwanted frequency components.
- MATLAB + Verilog workflow helped validate sequence accuracy and spectral performance.

## ğŸ“Š Tools Used

- ğŸ§° **MATLAB** â€“ Sequence analysis, PSD computation
- ğŸ”§ **Verilog** â€“ RTL design of MASH and jittered methods
- ğŸ–¥ï¸ **GTKWave** â€“ Waveform simulation
- ğŸ“š **Vivado** / **ModelSim** (optional) â€“ Simulation & synthesis (for hardware readiness)

## ğŸ“ Directory Structure

