Analysis & Synthesis report for experiment1b
Tue Jan 26 17:30:18 2016
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 26 17:30:18 2016          ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; experiment1b                                   ;
; Top-level Entity Name              ; custom_counter_component                       ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 104                                            ;
;     Total combinational functions  ; 99                                             ;
;     Dedicated logic registers      ; 61                                             ;
; Total registers                    ; 61                                             ;
; Total pins                         ; 72                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------------+--------------------+
; Option                                                                     ; Setting                  ; Default Value      ;
+----------------------------------------------------------------------------+--------------------------+--------------------+
; Device                                                                     ; EP2C35F672C6             ;                    ;
; Top-level entity name                                                      ; custom_counter_component ; experiment1b       ;
; Family name                                                                ; Cyclone II               ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                      ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                       ; On                 ;
; Enable compact report table                                                ; Off                      ; Off                ;
; Restructure Multiplexers                                                   ; Auto                     ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                      ; Off                ;
; Preserve fewer node names                                                  ; On                       ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                      ; Off                ;
; Verilog Version                                                            ; Verilog_2001             ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993                ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                     ; Auto               ;
; Safe State Machine                                                         ; Off                      ; Off                ;
; Extract Verilog State Machines                                             ; On                       ; On                 ;
; Extract VHDL State Machines                                                ; On                       ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                      ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                     ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                      ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                       ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                       ; On                 ;
; Parallel Synthesis                                                         ; On                       ; On                 ;
; DSP Block Balancing                                                        ; Auto                     ; Auto               ;
; NOT Gate Push-Back                                                         ; On                       ; On                 ;
; Power-Up Don't Care                                                        ; On                       ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                      ; Off                ;
; Remove Duplicate Registers                                                 ; On                       ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                      ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                      ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                      ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                      ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                      ; Off                ;
; Ignore SOFT Buffers                                                        ; On                       ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                      ; Off                ;
; Optimization Technique                                                     ; Balanced                 ; Balanced           ;
; Carry Chain Length                                                         ; 70                       ; 70                 ;
; Auto Carry Chains                                                          ; On                       ; On                 ;
; Auto Open-Drain Pins                                                       ; On                       ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                      ; Off                ;
; Auto ROM Replacement                                                       ; On                       ; On                 ;
; Auto RAM Replacement                                                       ; On                       ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                     ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                     ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                       ; On                 ;
; Strict RAM Replacement                                                     ; Off                      ; Off                ;
; Allow Synchronous Control Signals                                          ; On                       ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                      ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                      ; Off                ;
; Auto Resource Sharing                                                      ; Off                      ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                      ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                      ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                      ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                       ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                      ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                      ; Off                ;
; Report Parameter Settings                                                  ; On                       ; On                 ;
; Report Source Assignments                                                  ; On                       ; On                 ;
; Report Connectivity Checks                                                 ; On                       ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                      ; Off                ;
; Synchronization Register Chain Length                                      ; 2                        ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation       ; Normal compilation ;
; HDL message level                                                          ; Level2                   ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                      ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                     ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                     ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                      ; 100                ;
; Clock MUX Protection                                                       ; On                       ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                      ; Off                ;
; Block Design Naming                                                        ; Auto                     ; Auto               ;
; SDC constraint protection                                                  ; Off                      ; Off                ;
; Synthesis Effort                                                           ; Auto                     ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                       ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium                   ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                     ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                       ; On                 ;
; Synthesis Seed                                                             ; 1                        ; 1                  ;
+----------------------------------------------------------------------------+--------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+---------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                            ; Library          ;
+---------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; experiment1b/synthesis/submodules/custom_counter_component.sv ; yes             ; User SystemVerilog HDL File  ; /home/ECE/aiellocs/Desktop/coe4ds4_lab3_2016/experiment1b/experiment1b/synthesis/submodules/custom_counter_component.sv ; lib_experiment1b ;
; experiment1b/synthesis/submodules/custom_counter_unit.sv      ; yes             ; User SystemVerilog HDL File  ; /home/ECE/aiellocs/Desktop/coe4ds4_lab3_2016/experiment1b/experiment1b/synthesis/submodules/custom_counter_unit.sv      ; lib_experiment1b ;
+---------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 104   ;
;                                             ;       ;
; Total combinational functions               ; 99    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 40    ;
;     -- 3 input functions                    ; 31    ;
;     -- <=2 input functions                  ; 28    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 74    ;
;     -- arithmetic mode                      ; 25    ;
;                                             ;       ;
; Total registers                             ; 61    ;
;     -- Dedicated logic registers            ; 61    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 72    ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 61    ;
; Total fan-out                               ; 579   ;
; Average fan-out                             ; 2.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                   ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
; |custom_counter_component                         ; 99 (33)           ; 61 (32)      ; 0           ; 0            ; 0       ; 0         ; 72   ; 0            ; |custom_counter_component                                              ;              ;
;    |custom_counter_unit:custom_counter_unit_inst| ; 66 (66)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |custom_counter_component|custom_counter_unit:custom_counter_unit_inst ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; readdata[31]~reg0                     ; Stuck at GND due to stuck port data_in ;
; readdata[30]~reg0                     ; Stuck at GND due to stuck port data_in ;
; readdata[29]~reg0                     ; Stuck at GND due to stuck port data_in ;
; readdata[28]~reg0                     ; Stuck at GND due to stuck port data_in ;
; readdata[27]~reg0                     ; Stuck at GND due to stuck port data_in ;
; readdata[26]~reg0                     ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 61    ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 57    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; custom_counter_unit:custom_counter_unit_inst|counter_value[0]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[1]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[2]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[3]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[4]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[5]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[6]  ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[12] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[13] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[14] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[15] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[17] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[19] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[20] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[21] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[22] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[23] ; 3       ;
; custom_counter_unit:custom_counter_unit_inst|counter_value[25] ; 3       ;
; Total number of inverted registers = 18                        ;         ;
+----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |custom_counter_component|custom_counter_unit:custom_counter_unit_inst|counter_value[7]  ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |custom_counter_component|custom_counter_unit:custom_counter_unit_inst|counter_value[10] ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |custom_counter_component|custom_counter_unit:custom_counter_unit_inst|counter_value[0]  ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |custom_counter_component|custom_counter_unit:custom_counter_unit_inst|counter_value[6]  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jan 26 17:30:16 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment1b -c experiment1b
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/experiment1b.v
    Info (12023): Found entity 1: experiment1b
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_irq_mapper.sv
    Info (12023): Found entity 1: experiment1b_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file experiment1b/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: experiment1b_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_rsp_xbar_mux.sv
    Info (12023): Found entity 1: experiment1b_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: experiment1b_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cmd_xbar_mux.sv
    Info (12023): Found entity 1: experiment1b_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: experiment1b_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cmd_xbar_demux.sv
    Info (12023): Found entity 1: experiment1b_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file experiment1b/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file experiment1b/synthesis/submodules/experiment1b_id_router_002.sv
    Info (12023): Found entity 1: experiment1b_id_router_002_default_decode
    Info (12023): Found entity 2: experiment1b_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file experiment1b/synthesis/submodules/experiment1b_id_router_001.sv
    Info (12023): Found entity 1: experiment1b_id_router_001_default_decode
    Info (12023): Found entity 2: experiment1b_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment1b/synthesis/submodules/experiment1b_id_router.sv
    Info (12023): Found entity 1: experiment1b_id_router_default_decode
    Info (12023): Found entity 2: experiment1b_id_router
Info (12021): Found 2 design units, including 2 entities, in source file experiment1b/synthesis/submodules/experiment1b_addr_router_001.sv
    Info (12023): Found entity 1: experiment1b_addr_router_001_default_decode
    Info (12023): Found entity 2: experiment1b_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment1b/synthesis/submodules/experiment1b_addr_router.sv
    Info (12023): Found entity 1: experiment1b_addr_router_default_decode
    Info (12023): Found entity 2: experiment1b_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/custom_counter_component.sv
    Info (12023): Found entity 1: custom_counter_component
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/custom_counter_unit.sv
    Info (12023): Found entity 1: custom_counter_unit
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_LED_GREEN_0.v
    Info (12023): Found entity 1: experiment1b_LED_GREEN_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_LED_RED_0.v
    Info (12023): Found entity 1: experiment1b_LED_RED_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_PUSH_BUTTON_I.v
    Info (12023): Found entity 1: experiment1b_PUSH_BUTTON_I
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_SWITCH_I.v
    Info (12023): Found entity 1: experiment1b_SWITCH_I
Info (12021): Found 7 design units, including 7 entities, in source file experiment1b/synthesis/submodules/experiment1b_jtag_uart_0.v
    Info (12023): Found entity 1: experiment1b_jtag_uart_0_log_module
    Info (12023): Found entity 2: experiment1b_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: experiment1b_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: experiment1b_jtag_uart_0_drom_module
    Info (12023): Found entity 5: experiment1b_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: experiment1b_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: experiment1b_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: experiment1b_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cpu_0_test_bench.v
    Info (12023): Found entity 1: experiment1b_cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: experiment1b_cpu_0_oci_test_bench
Info (12021): Found 22 design units, including 22 entities, in source file experiment1b/synthesis/submodules/experiment1b_cpu_0.v
    Info (12023): Found entity 1: experiment1b_cpu_0_register_bank_a_module
    Info (12023): Found entity 2: experiment1b_cpu_0_register_bank_b_module
    Info (12023): Found entity 3: experiment1b_cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: experiment1b_cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: experiment1b_cpu_0_nios2_ocimem
    Info (12023): Found entity 6: experiment1b_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: experiment1b_cpu_0_nios2_oci_break
    Info (12023): Found entity 8: experiment1b_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: experiment1b_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: experiment1b_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: experiment1b_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: experiment1b_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: experiment1b_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: experiment1b_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: experiment1b_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: experiment1b_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: experiment1b_cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: experiment1b_cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: experiment1b_cpu_0_nios2_oci_im
    Info (12023): Found entity 20: experiment1b_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: experiment1b_cpu_0_nios2_oci
    Info (12023): Found entity 22: experiment1b_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: experiment1b_cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: experiment1b_cpu_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file experiment1b/synthesis/submodules/experiment1b_sram_0.v
    Info (12023): Found entity 1: experiment1b_sram_0
Warning (10037): Verilog HDL or VHDL warning at experiment1b_cpu_0.v(1501): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at experiment1b_cpu_0.v(1503): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at experiment1b_cpu_0.v(1659): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at experiment1b_cpu_0.v(2578): conditional expression evaluates to a constant
Info (12127): Elaborating entity "custom_counter_component" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at custom_counter_component.sv(58): truncated value with size 33 to match size of target (32)
Info (12128): Elaborating entity "custom_counter_unit" for hierarchy "custom_counter_unit:custom_counter_unit_inst"
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(40): truncated value with size 32 to match size of target (26)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "readdata[26]" is stuck at GND
    Warning (13410): Pin "readdata[27]" is stuck at GND
    Warning (13410): Pin "readdata[28]" is stuck at GND
    Warning (13410): Pin "readdata[29]" is stuck at GND
    Warning (13410): Pin "readdata[30]" is stuck at GND
    Warning (13410): Pin "readdata[31]" is stuck at GND
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_avalon_sc_fifo -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_avalon_sc_fifo -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_merlin_burst_adapter -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_burst_adapter -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_merlin_master_agent -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_master_agent -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_merlin_master_translator -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_master_translator -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_merlin_slave_agent -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_slave_agent -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_merlin_slave_translator -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_slave_translator -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_merlin_width_adapter -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_merlin_width_adapter -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity altera_reset_controller -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity altera_reset_controller -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME qsys -entity experiment1b -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0sp2 -entity experiment1b -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME experiment1b HAS_SOPCINFO 1 GENERATION_ID 1453847371" -entity experiment1b -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_LED_GREEN_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity experiment1b_LED_GREEN_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_LED_GREEN_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_LED_GREEN_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_LED_RED_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity experiment1b_LED_RED_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_LED_RED_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_LED_RED_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_PUSH_BUTTON_I" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity experiment1b_PUSH_BUTTON_I -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_PUSH_BUTTON_I -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_PUSH_BUTTON_I -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_SWITCH_I" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity experiment1b_SWITCH_I -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_SWITCH_I -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_SWITCH_I -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity experiment1b_addr_router -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_addr_router -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_addr_router -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_addr_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity experiment1b_addr_router_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_addr_router_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_addr_router_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity experiment1b_cmd_xbar_demux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_cmd_xbar_demux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_cmd_xbar_demux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_cmd_xbar_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity experiment1b_cmd_xbar_demux_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_cmd_xbar_demux_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_cmd_xbar_demux_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity experiment1b_cmd_xbar_mux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_cmd_xbar_mux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_cmd_xbar_mux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_cpu_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity experiment1b_cpu_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_cpu_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_cpu_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity experiment1b_id_router -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_id_router -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_id_router -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_id_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity experiment1b_id_router_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_id_router_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_id_router_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_id_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity experiment1b_id_router_002 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_id_router_002 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_id_router_002 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity experiment1b_irq_mapper -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_irq_mapper -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_irq_mapper -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity experiment1b_jtag_uart_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_jtag_uart_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_jtag_uart_0 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_rsp_xbar_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity experiment1b_rsp_xbar_demux_002 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_rsp_xbar_demux_002 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_rsp_xbar_demux_002 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity experiment1b_rsp_xbar_mux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_rsp_xbar_mux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_rsp_xbar_mux -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Warning (20013): Ignored assignments for entity "experiment1b_rsp_xbar_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity experiment1b_rsp_xbar_mux_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.0 -entity experiment1b_rsp_xbar_mux_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV qsys -entity experiment1b_rsp_xbar_mux_001 -qip experiment1b/synthesis/experiment1b.qip -library lib_experiment1b was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "writedata[2]"
    Warning (15610): No output dependent on input pin "writedata[3]"
    Warning (15610): No output dependent on input pin "writedata[4]"
    Warning (15610): No output dependent on input pin "writedata[5]"
    Warning (15610): No output dependent on input pin "writedata[6]"
    Warning (15610): No output dependent on input pin "writedata[7]"
    Warning (15610): No output dependent on input pin "writedata[8]"
    Warning (15610): No output dependent on input pin "writedata[9]"
    Warning (15610): No output dependent on input pin "writedata[10]"
    Warning (15610): No output dependent on input pin "writedata[11]"
    Warning (15610): No output dependent on input pin "writedata[12]"
    Warning (15610): No output dependent on input pin "writedata[13]"
    Warning (15610): No output dependent on input pin "writedata[14]"
    Warning (15610): No output dependent on input pin "writedata[15]"
    Warning (15610): No output dependent on input pin "writedata[16]"
    Warning (15610): No output dependent on input pin "writedata[17]"
    Warning (15610): No output dependent on input pin "writedata[18]"
    Warning (15610): No output dependent on input pin "writedata[19]"
    Warning (15610): No output dependent on input pin "writedata[20]"
    Warning (15610): No output dependent on input pin "writedata[21]"
    Warning (15610): No output dependent on input pin "writedata[22]"
    Warning (15610): No output dependent on input pin "writedata[23]"
    Warning (15610): No output dependent on input pin "writedata[24]"
    Warning (15610): No output dependent on input pin "writedata[25]"
    Warning (15610): No output dependent on input pin "writedata[26]"
    Warning (15610): No output dependent on input pin "writedata[27]"
    Warning (15610): No output dependent on input pin "writedata[28]"
    Warning (15610): No output dependent on input pin "writedata[29]"
    Warning (15610): No output dependent on input pin "writedata[30]"
    Warning (15610): No output dependent on input pin "writedata[31]"
Info (21057): Implemented 177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 105 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Tue Jan 26 17:30:18 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


