Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 19 13:02:21 2023
| Host         : osm-hzb running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Mayo_sign_with_zynq_wrapper_timing_summary_postroute_physopted.rpt -pb Mayo_sign_with_zynq_wrapper_timing_summary_postroute_physopted.pb -rpx Mayo_sign_with_zynq_wrapper_timing_summary_postroute_physopted.rpx
| Design       : Mayo_sign_with_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.013        0.000                      0                78074        0.021        0.000                      0                78074        3.750        0.000                       0                 25284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.013        0.000                      0                74901        0.021        0.000                      0                74901        3.750        0.000                       0                 25284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.977        0.000                      0                 3173        0.685        0.000                      0                 3173  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 4.475ns (46.996%)  route 5.047ns (53.004%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.845     3.386    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.840 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.845     7.686    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_2_3[0]
    SLICE_X73Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.810 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.810    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_5_n_0
    SLICE_X73Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     8.022 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.022    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_2_n_0
    SLICE_X73Y18         MUXF8 (Prop_muxf8_I1_O)      0.094     8.116 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0/O
                         net (fo=4, routed)           1.392     9.508    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_dout[24]
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.316     9.824 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_sign_dout[24]_INST_0/O
                         net (fo=7, routed)           0.807    10.631    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_mem2b_dout[24]
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.755 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][27]_i_7/O
                         net (fo=1, routed)           0.000    10.755    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][27]_i_7_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.268 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.268    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][27]_i_5_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.487 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][31]_i_8/O[0]
                         net (fo=1, routed)           0.598    12.084    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din]0[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.295    12.379 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_2/O
                         net (fo=1, routed)           0.405    12.785    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_2_n_0
    SLICE_X47Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.909 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_1/O
                         net (fo=1, routed)           0.000    12.909    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][28]_i_1_n_0
    SLICE_X47Y36         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.489    12.892    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X47Y36         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]/C
                         clock pessimism              0.152    13.044    
                         clock uncertainty           -0.154    12.890    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)        0.031    12.921    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][28]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 4.834ns (50.855%)  route 4.671ns (49.145%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 13.086 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       2.056     3.597    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X108Y101       FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518     4.115 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/Q
                         net (fo=27, routed)          0.743     4.858    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg_n_0_[4]
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_21/O
                         net (fo=5, routed)           0.461     5.443    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_21_n_0
    SLICE_X111Y100       LUT5 (Prop_lut5_I4_O)        0.124     5.567 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26/O
                         net (fo=2, routed)           0.331     5.898    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26_n_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30/O
                         net (fo=1, routed)           0.000     6.022    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.665 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]_i_18/O[3]
                         net (fo=1, routed)           0.447     7.113    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_143
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.307     7.420 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19/O
                         net (fo=1, routed)           0.000     7.420    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.821 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_13/CO[3]
                         net (fo=1, routed)           0.001     7.822    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.044 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_22/O[0]
                         net (fo=2, routed)           0.744     8.787    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_22_n_7
    SLICE_X106Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_16/O
                         net (fo=1, routed)           0.000     9.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_16_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.666 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_12/O[2]
                         net (fo=1, routed)           0.559    10.225    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9_0[2]
    SLICE_X109Y98        LUT2 (Prop_lut2_I1_O)        0.302    10.527 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_12/O
                         net (fo=1, routed)           0.000    10.527    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_12_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.754 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9/O[1]
                         net (fo=5, routed)           0.764    11.518    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9_n_6
    SLICE_X110Y95        LUT6 (Prop_lut6_I5_O)        0.303    11.821 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_5/O
                         net (fo=1, routed)           0.161    11.982    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_5_n_0
    SLICE_X110Y95        LUT5 (Prop_lut5_I0_O)        0.124    12.106 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_3/O
                         net (fo=1, routed)           0.000    12.106    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_3_n_0
    SLICE_X110Y95        MUXF7 (Prop_muxf7_I0_O)      0.238    12.344 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]_i_2/O
                         net (fo=1, routed)           0.460    12.804    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]_i_2_n_0
    SLICE_X106Y94        LUT6 (Prop_lut6_I0_O)        0.298    13.102 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_1/O
                         net (fo=1, routed)           0.000    13.102    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][1]_i_1_n_0
    SLICE_X106Y94        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.683    13.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X106Y94        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]/C
                         clock pessimism              0.152    13.238    
                         clock uncertainty           -0.154    13.084    
    SLICE_X106Y94        FDRE (Setup_fdre_C_D)        0.032    13.116    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][1]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 4.736ns (48.587%)  route 5.011ns (51.413%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.759     3.300    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.754 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.879     7.633    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_4[5]
    SLICE_X81Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.757 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.757    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X81Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     7.974 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.974    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X81Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     8.068 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=3, routed)           0.900     8.968    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_dout[5]
    SLICE_X62Y42         LUT2 (Prop_lut2_I1_O)        0.316     9.284 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_sign_dout[5]_INST_0/O
                         net (fo=11, routed)          0.934    10.218    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/i_mem2b_dout[5]
    SLICE_X55Y41         LUT2 (Prop_lut2_I0_O)        0.124    10.342 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][7]_i_15/O
                         net (fo=1, routed)           0.000    10.342    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a[o][o_din][7]_i_15_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.892 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.892    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][7]_i_5_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.006    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][11]_i_5_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.319 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/bram2a_reg[o][o_din][15]_i_5/O[3]
                         net (fo=1, routed)           0.814    12.133    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][15]_1[3]
    SLICE_X52Y45         LUT6 (Prop_lut6_I4_O)        0.306    12.439 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][15]_i_2/O
                         net (fo=1, routed)           0.485    12.924    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][15]_i_2_n_0
    SLICE_X50Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.048 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][15]_i_1/O
                         net (fo=1, routed)           0.000    13.048    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a[o][o_din][15]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.482    12.885    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X50Y45         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][15]/C
                         clock pessimism              0.253    13.138    
                         clock uncertainty           -0.154    12.984    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.081    13.065    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][15]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 4.671ns (49.828%)  route 4.703ns (50.172%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 12.925 - 10.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       2.016     3.557    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.429 r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.495    Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/cascadelata_tmp
    RAMB36_X5Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.920 r  Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           2.225     9.144    Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/BRAM_dout[10]
    SLICE_X93Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.268 r  Mayo_sign_with_zynq_i/BigBRAM1/mayo_bram_arbiter2_a/BRAM_add_vec_dout[10]_INST_0_replica/O
                         net (fo=1, routed)           1.307    10.576    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_arb_0/BRAM_add_vec_dout[10]_repN_alias
    SLICE_X57Y76         LUT4 (Prop_lut4_I1_O)        0.124    10.700 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_arb_0/o_memc_dout[10]_INST_0/O
                         net (fo=4, routed)           0.520    11.220    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_memc_dout[10]
    SLICE_X54Y74         LUT2 (Prop_lut2_I1_O)        0.124    11.344 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    11.344    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i__carry_i_2__3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.724 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009    11.733    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_inferred__4/i__carry_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.048 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.577    12.625    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0011_out[7]
    SLICE_X55Y77         LUT5 (Prop_lut5_I2_O)        0.307    12.932 r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0[15]_i_1/O
                         net (fo=1, routed)           0.000    12.932    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp00_in[15]
    SLICE_X55Y77         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.522    12.925    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/i_clk
    SLICE_X55Y77         FDRE                                         r  Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[15]/C
                         clock pessimism              0.152    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    12.954    Mayo_sign_with_zynq_i/add_vectors/mayo_add_vectors_0/U0/tmp0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.725ns  (logic 5.943ns (61.108%)  route 3.782ns (38.892%))
  Logic Levels:           14  (CARRY4=10 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.682     3.223    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X27Y70         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.456     3.679 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg[2]/Q
                         net (fo=6, routed)           0.369     4.048    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg_n_0_[2]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.722 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.722    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg[4]_i_3_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.056 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/j_reg[8]_i_3/O[1]
                         net (fo=7, routed)           0.604     5.660    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0_n_90
    SLICE_X26Y68         LUT2 (Prop_lut2_I1_O)        0.303     5.963 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1p1t_inv_adr[16]_i_17/O
                         net (fo=1, routed)           0.000     5.963    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[16]_i_14[2]
    SLICE_X26Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.343 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.343    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[16]_i_15_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.666 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[20]_i_15/O[1]
                         net (fo=1, routed)           0.582     7.248    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0_n_259
    SLICE_X28Y69         LUT2 (Prop_lut2_I1_O)        0.306     7.554 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1p1t_inv_adr[20]_i_13/O
                         net (fo=1, routed)           0.000     7.554    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1p1t_inv_adr[20]_i_13_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.194 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1p1t_inv_adr_reg[20]_i_6/O[3]
                         net (fo=3, routed)           0.692     8.886    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1p1t_inv_adr2[14]
    SLICE_X29Y69         LUT2 (Prop_lut2_I1_O)        0.306     9.192 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/s_p1p1t_inv_adr[20]_i_9/O
                         net (fo=1, routed)           0.000     9.192    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[16]_i_2_0[1]
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.742 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.742    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[20]_i_4_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.856 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.856    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.190 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]_i_4/O[1]
                         net (fo=1, routed)           0.670    10.860    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr1[23]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.543 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.543    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[24]_i_2_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.782 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.865    12.647    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[28]_i_2_n_5
    SLICE_X35Y77         LUT6 (Prop_lut6_I2_O)        0.301    12.948 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[27]_i_1/O
                         net (fo=1, routed)           0.000    12.948    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[27]_i_1_n_0
    SLICE_X35Y77         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.466    12.869    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X35Y77         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]/C
                         clock pessimism              0.252    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.029    12.996    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[27]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 4.484ns (47.683%)  route 4.920ns (52.317%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 13.012 - 10.000 ) 
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.978     3.519    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X99Y101        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y101        FDRE (Prop_fdre_C_Q)         0.456     3.975 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[25]/Q
                         net (fo=15, routed)          0.825     4.800    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/p_1_in0_in[1]
    SLICE_X100Y100       LUT3 (Prop_lut3_I1_O)        0.153     4.953 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_27__0/O
                         net (fo=2, routed)           0.514     5.466    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_27__0_n_0
    SLICE_X100Y100       LUT4 (Prop_lut4_I0_O)        0.331     5.797 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_31__0/O
                         net (fo=1, routed)           0.000     5.797    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_31__0_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.173 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     6.173    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_20__0_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.392 f  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_25__0/O[0]
                         net (fo=5, routed)           0.599     6.991    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_30
    SLICE_X99Y101        LUT1 (Prop_lut1_I0_O)        0.295     7.286 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_23__0/O
                         net (fo=1, routed)           0.000     7.286    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_13__0_0[0]
    SLICE_X99Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.926 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_15__0/O[3]
                         net (fo=3, routed)           0.580     8.506    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_24
    SLICE_X97Y103        LUT2 (Prop_lut2_I1_O)        0.306     8.812 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/g0_b0_i_19__0/O
                         net (fo=1, routed)           0.000     8.812    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_0[0]
    SLICE_X97Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.059 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0/O[0]
                         net (fo=1, routed)           0.488     9.547    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_14__0_n_7
    SLICE_X97Y101        LUT2 (Prop_lut2_I1_O)        0.299     9.846 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0/O
                         net (fo=1, routed)           0.000     9.846    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_10__0_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.247 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    10.247    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_7__0_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0/O[1]
                         net (fo=7, routed)           0.821    11.402    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_6__0_n_6
    SLICE_X98Y100        LUT6 (Prop_lut6_I0_O)        0.303    11.705 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/g0_b0_i_2/O
                         net (fo=7, routed)           0.514    12.219    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/sel[1]
    SLICE_X98Y100        LUT6 (Prop_lut6_I3_O)        0.124    12.343 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp[17]_i_1_replica/O
                         net (fo=1, routed)           0.580    12.923    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp[17]_i_1_n_0_repN
    SLICE_X96Y99         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.609    13.012    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X96Y99         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica/C
                         clock pessimism              0.152    13.164    
                         clock uncertainty           -0.154    13.010    
    SLICE_X96Y99         FDRE (Setup_fdre_C_D)       -0.034    12.976    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[17]_replica
  -------------------------------------------------------------------
                         required time                         12.976    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 5.491ns (56.057%)  route 4.304ns (43.943%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.640     3.181    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X40Y81         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.456     3.637 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[0]/Q
                         net (fo=85, routed)          0.883     4.520    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/R1[3]
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.176 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.176    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[10]_i_9_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.290 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.290    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[14]_i_9_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.624 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_9/O[1]
                         net (fo=7, routed)           0.711     6.335    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/R1[12]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.303     6.638 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_12/O
                         net (fo=1, routed)           0.000     6.638    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_12_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.188 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.197    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_4_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.419 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[22]_i_4/O[0]
                         net (fo=5, routed)           0.649     8.068    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/R0[15]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.299     8.367 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_19/O
                         net (fo=1, routed)           0.000     8.367    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_19_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.743 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.009     8.752    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_14_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.869    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[22]_i_14_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.192 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_14/O[1]
                         net (fo=1, routed)           0.490     9.682    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_14_n_6
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.306     9.988 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[26]_i_7/O
                         net (fo=1, routed)           0.000     9.988    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[26]_i_7_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.538 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.547    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_2_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.881 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[30]_i_2/O[1]
                         net (fo=2, routed)           0.606    11.487    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[30]_i_2_n_6
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.303    11.790 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[28]_i_3/O
                         net (fo=1, routed)           0.446    12.236    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[28]_i_3_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.360 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[28]_i_2/O
                         net (fo=1, routed)           0.493    12.852    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[28]_i_2_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.976 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[28]_i_1/O
                         net (fo=1, routed)           0.000    12.976    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[28]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.471    12.874    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X40Y82         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[28]/C
                         clock pessimism              0.285    13.159    
                         clock uncertainty           -0.154    13.005    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.029    13.034    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[28]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 4.869ns (50.530%)  route 4.767ns (49.470%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 12.950 - 10.000 ) 
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.793     3.334    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.788 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.599     7.388    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1_7[0]
    SLICE_X22Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.512 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.512    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_4_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     7.759 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.759    Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_1_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     7.857 r  Mayo_sign_with_zynq_i/BigBRAM2/BigBRAM_3_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0/O
                         net (fo=3, routed)           1.195     9.052    Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_dout[16]
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.319     9.371 r  Mayo_sign_with_zynq_i/BigBRAM2/mayo_bram_arbiter2_b/BRAM_sign_dout[16]_INST_0/O
                         net (fo=13, routed)          0.828    10.199    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_mem2b_dout[16]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.124    10.323 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][3]_i_8/O
                         net (fo=1, routed)           0.000    10.323    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][3]_i_8_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.855 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.855    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][3]_i_2_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.969 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.969    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][7]_i_2_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.083 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.083    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][11]_i_2_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.396 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][15]_i_2/O[3]
                         net (fo=2, routed)           0.625    12.021    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][15]_i_2_n_4
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.306    12.327 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][31]_i_4/O
                         net (fo=1, routed)           0.519    12.846    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][31]_i_4_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.970 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][31]_i_2/O
                         net (fo=1, routed)           0.000    12.970    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b[o][o_din][31]_i_2_n_0
    SLICE_X54Y34         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.547    12.951    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X54Y34         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][31]/C
                         clock pessimism              0.152    13.102    
                         clock uncertainty           -0.154    12.948    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)        0.081    13.029    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2b_reg[o][o_din][31]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 5.395ns (55.272%)  route 4.366ns (44.728%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.640     3.181    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X40Y81         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.456     3.637 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/i_reg[0]/Q
                         net (fo=85, routed)          0.883     4.520    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/R1[3]
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.176 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.176    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[10]_i_9_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.290 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.290    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[14]_i_9_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.624 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_9/O[1]
                         net (fo=7, routed)           0.711     6.335    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/R1[12]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.303     6.638 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_12/O
                         net (fo=1, routed)           0.000     6.638    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_12_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.188 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.197    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_4_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.419 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[22]_i_4/O[0]
                         net (fo=5, routed)           0.649     8.068    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/R0[15]
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.299     8.367 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_19/O
                         net (fo=1, routed)           0.000     8.367    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[18]_i_19_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.743 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.009     8.752    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[18]_i_14_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.869    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[22]_i_14_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.192 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_14/O[1]
                         net (fo=1, routed)           0.490     9.682    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_14_n_6
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.306     9.988 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[26]_i_7/O
                         net (fo=1, routed)           0.000     9.988    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr[26]_i_7_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.538 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.547    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[26]_i_2_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.786 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[30]_i_2/O[2]
                         net (fo=2, routed)           0.703    11.489    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_inv_adr_reg[30]_i_2_n_5
    SLICE_X43Y82         LUT6 (Prop_lut6_I5_O)        0.302    11.791 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[29]_i_4/O
                         net (fo=1, routed)           0.481    12.272    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[29]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.396 f  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[29]_i_2/O
                         net (fo=1, routed)           0.422    12.818    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[29]_i_2_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[29]_i_1/O
                         net (fo=1, routed)           0.000    12.942    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr[29]_i_1_n_0
    SLICE_X44Y83         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.471    12.874    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X44Y83         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]/C
                         clock pessimism              0.252    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.029    13.001    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[29]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 4.804ns (50.823%)  route 4.648ns (49.177%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 13.086 - 10.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       2.056     3.597    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X108Y101       FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518     4.115 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg[4]/Q
                         net (fo=27, routed)          0.743     4.858    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1_reg_n_0_[4]
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_21/O
                         net (fo=5, routed)           0.461     5.443    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp1[3]_i_21_n_0
    SLICE_X111Y100       LUT5 (Prop_lut5_I4_O)        0.124     5.567 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26/O
                         net (fo=2, routed)           0.331     5.898    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_26_n_0
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30/O
                         net (fo=1, routed)           0.000     6.022    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_30_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.665 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]_i_18/O[3]
                         net (fo=1, routed)           0.447     7.113    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0_n_143
    SLICE_X110Y99        LUT2 (Prop_lut2_I1_O)        0.307     7.420 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19/O
                         net (fo=1, routed)           0.000     7.420    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_19_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.821 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_13/CO[3]
                         net (fo=1, routed)           0.001     7.822    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_13_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.044 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_22/O[0]
                         net (fo=2, routed)           0.744     8.787    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_22_n_7
    SLICE_X106Y98        LUT4 (Prop_lut4_I2_O)        0.299     9.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_16/O
                         net (fo=1, routed)           0.000     9.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b[o][o_din][2]_i_16_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.666 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/bram0b_reg[o][o_din][2]_i_12/O[2]
                         net (fo=1, routed)           0.559    10.225    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9_0[2]
    SLICE_X109Y98        LUT2 (Prop_lut2_I1_O)        0.302    10.527 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_12/O
                         net (fo=1, routed)           0.000    10.527    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][4]_i_12_n_0
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.754 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9/O[1]
                         net (fo=5, routed)           0.598    11.352    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][4]_i_9_n_6
    SLICE_X109Y96        LUT6 (Prop_lut6_I0_O)        0.303    11.655 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_6/O
                         net (fo=1, routed)           0.306    11.962    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_6_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I1_O)        0.124    12.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_3/O
                         net (fo=1, routed)           0.000    12.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_3_n_0
    SLICE_X108Y94        MUXF7 (Prop_muxf7_I0_O)      0.209    12.295 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]_i_2/O
                         net (fo=1, routed)           0.458    12.752    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]_i_2_n_0
    SLICE_X107Y94        LUT6 (Prop_lut6_I0_O)        0.297    13.049 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_1/O
                         net (fo=1, routed)           0.000    13.049    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b[o][o_din][2]_i_1_n_0
    SLICE_X107Y94        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.683    13.086    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X107Y94        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]/C
                         clock pessimism              0.152    13.238    
                         clock uncertainty           -0.154    13.084    
    SLICE_X107Y94        FDRE (Setup_fdre_C_D)        0.029    13.113    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -13.049    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.899%)  route 0.258ns (58.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.609     0.945    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/FCLK_CLK0_repN_alias
    SLICE_X99Y98         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[16]/Q
                         net (fo=13, routed)          0.258     1.344    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/p_1_in3_in[0]
    SLICE_X99Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.389 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_din][16]_i_1/O
                         net (fo=1, routed)           0.000     1.389    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_din][16]_i_1_n_0
    SLICE_X99Y97         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.879     1.307    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X99Y97         FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][16]/C
                         clock pessimism             -0.030     1.277    
    SLICE_X99Y97         FDRE (Hold_fdre_C_D)         0.091     1.368    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][16]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.259ns (50.435%)  route 0.255ns (49.565%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.609     0.945    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/FCLK_CLK0_repN_alias
    SLICE_X101Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg[6]/Q
                         net (fo=17, routed)          0.255     1.340    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/tmp_reg_n_0_[6]
    SLICE_X102Y99        LUT6 (Prop_lut6_I0_O)        0.045     1.385 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_din][6]_i_2/O
                         net (fo=1, routed)           0.000     1.385    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a[o][o_din][6]_i_2_n_0
    SLICE_X102Y99        MUXF7 (Prop_muxf7_I0_O)      0.073     1.458 r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][6]_i_1/O
                         net (fo=1, routed)           0.000     1.458    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][6]_i_1_n_0
    SLICE_X102Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.879     1.307    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/clk
    SLICE_X102Y99        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][6]/C
                         clock pessimism             -0.030     1.277    
    SLICE_X102Y99        FDRE (Hold_fdre_C_D)         0.134     1.411    Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0a_reg[o][o_din][6]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/sample_reg[sreg][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.558     0.950    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/CLK_I
    SLICE_X35Y55         FDRE                                         r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/sample_reg[sreg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/NEOTRNG_INST/sample_reg[sreg][0]/Q
                         net (fo=17, routed)          0.068     1.159    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIA
    SLICE_X34Y55         RAMD64E                                      r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.825     1.253    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X34Y55         RAMD64E                                      r  Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.290     0.963    
    SLICE_X34Y55         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.110    Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.096%)  route 0.167ns (39.904%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.637     1.029    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y106        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     1.170 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6_reg[12]/Q
                         net (fo=1, routed)           0.167     1.337    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg6[12]
    SLICE_X52Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.382 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.000     1.382    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[12]_i_3_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I1_O)      0.065     1.447 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.447    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[12]
    SLICE_X52Y106        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.906     1.334    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y106        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.045     1.289    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.105     1.394    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.182%)  route 0.217ns (53.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.639     1.031    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X45Y102        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.172 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/Q
                         net (fo=2, routed)           0.217     1.389    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[13]
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.045     1.434 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.434    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[13]
    SLICE_X51Y102        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.907     1.335    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y102        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.045     1.290    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.091     1.381    Mayo_sign_with_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.257ns (60.649%)  route 0.167ns (39.351%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.637     1.029    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y104        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.170 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3_reg[22]/Q
                         net (fo=1, routed)           0.167     1.337    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg3[22]
    SLICE_X52Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.382 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           0.000     1.382    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[22]_i_2_n_0
    SLICE_X52Y103        MUXF7 (Prop_muxf7_I0_O)      0.071     1.453 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.453    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[22]
    SLICE_X52Y103        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.906     1.334    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y103        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.045     1.289    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.105     1.394    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.273ns (60.094%)  route 0.181ns (39.906%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.029ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.637     1.029    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y109        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     1.193 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4_reg[15]/Q
                         net (fo=1, routed)           0.181     1.374    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/slv_reg4[15]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.419 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.000     1.419    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata[15]_i_3_n_0
    SLICE_X50Y109        MUXF7 (Prop_muxf7_I1_O)      0.064     1.483 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.483    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/reg_data_out[15]
    SLICE_X50Y109        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.905     1.333    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y109        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.045     1.288    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.134     1.422    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.113%)  route 0.211ns (59.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.660     1.052    Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y101        FDRE                                         r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.141     1.193 r  Mayo_sign_with_zynq_i/mayo_axi_litev3_0/U0/mayo_axi_litev3_v3_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.211     1.404    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X54Y99         SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.846     1.274    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y99         SRLC32E                                      r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.041     1.233    
    SLICE_X54Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.342    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.347%)  route 0.253ns (57.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.550     0.942    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X44Y82         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg[31]/Q
                         net (fo=6, routed)           0.253     1.336    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1p1t_adr_reg_n_0_[31]
    SLICE_X50Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.381 r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[31]_i_2/O
                         net (fo=1, routed)           0.000     1.381    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr[31]_i_2_n_0
    SLICE_X50Y80         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.810     1.238    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/clk
    SLICE_X50Y80         FDRE                                         r  Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]/C
                         clock pessimism             -0.041     1.197    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.120     1.317    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/s_p1_adr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.631%)  route 0.310ns (65.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.557     0.949    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y98         FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.113 r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.310     1.422    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[30]
    SLICE_X42Y108        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.909     1.337    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X42Y108        FDRE                                         r  Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.041     1.296    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.059     1.355    Mayo_sign_with_zynq_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y22   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y22   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y23   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y23   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y27   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y27   Mayo_sign_with_zynq_i/BigBRAM1/BigBRAM_2_256K/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y56   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y53   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y53   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y53   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y53   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y55   Mayo_sign_with_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_19_19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y57  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y58  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y58  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y58  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y58  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y56  Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/orig_input_reg_0_1_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 0.704ns (9.420%)  route 6.769ns (90.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.483    10.738    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X105Y17        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.618    13.021    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X105Y17        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]/C
                         clock pessimism              0.253    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X105Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.715    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][0][51]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 0.704ns (9.420%)  route 6.769ns (90.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.483    10.738    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X105Y17        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.618    13.021    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X105Y17        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]/C
                         clock pessimism              0.253    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X105Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.715    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[2][4][62]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 0.704ns (9.420%)  route 6.769ns (90.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 13.021 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.483    10.738    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X105Y17        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.618    13.021    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X105Y17        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]/C
                         clock pessimism              0.253    13.274    
                         clock uncertainty           -0.154    13.120    
    SLICE_X105Y17        FDCE (Recov_fdce_C_CLR)     -0.405    12.715    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[3][1][2]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.479    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.560    12.964    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]/C
                         clock pessimism              0.253    13.216    
                         clock uncertainty           -0.154    13.062    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][11]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.479    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.560    12.964    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]/C
                         clock pessimism              0.253    13.216    
                         clock uncertainty           -0.154    13.062    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][2][11]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.479    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.560    12.964    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]/C
                         clock pessimism              0.253    13.216    
                         clock uncertainty           -0.154    13.062    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][4][11]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.704ns (9.759%)  route 6.510ns (90.241%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.224    10.479    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X84Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.560    12.964    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X84Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]/C
                         clock pessimism              0.253    13.216    
                         clock uncertainty           -0.154    13.062    
    SLICE_X84Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[1][0][11]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 0.704ns (9.765%)  route 6.505ns (90.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 12.964 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.220    10.474    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X85Y9          FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.560    12.964    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X85Y9          FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]/C
                         clock pessimism              0.253    13.216    
                         clock uncertainty           -0.154    13.062    
    SLICE_X85Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][3][11]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.704ns (9.743%)  route 6.522ns (90.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 13.026 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.236    10.491    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X104Y11        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.623    13.026    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X104Y11        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]/C
                         clock pessimism              0.253    13.279    
                         clock uncertainty           -0.154    13.125    
    SLICE_X104Y11        FDCE (Recov_fdce_C_CLR)     -0.319    12.806    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[1032]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.704ns (9.743%)  route 6.522ns (90.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 13.026 - 10.000 ) 
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.724     3.265    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.456     3.721 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.980     4.701    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[5]
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.825 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3/O
                         net (fo=1, routed)           0.306     5.131    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_3_n_0
    SLICE_X72Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.255 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        5.236    10.491    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X104Y11        FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    11.312    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.403 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       1.623    13.026    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X104Y11        FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]/C
                         clock pessimism              0.253    13.279    
                         clock uncertainty           -0.154    13.125    
    SLICE_X104Y11        FDCE (Recov_fdce_C_CLR)     -0.319    12.806    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_data_reg[704]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  2.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.563%)  route 0.443ns (70.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.209     1.602    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X73Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.850     1.278    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X73Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg/C
                         clock pessimism             -0.269     1.009    
    SLICE_X73Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/buffer_full_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.563%)  route 0.443ns (70.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.209     1.602    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X73Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.850     1.278    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X73Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg/C
                         clock pessimism             -0.269     1.009    
    SLICE_X73Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.359%)  route 0.448ns (70.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.213     1.606    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X72Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.850     1.278    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X72Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg/C
                         clock pessimism             -0.269     1.009    
    SLICE_X72Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.917    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.227%)  route 0.497ns (72.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.263     1.656    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X76Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.852     1.280    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X76Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]/C
                         clock pessimism             -0.269     1.010    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.918    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.227%)  route 0.497ns (72.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.263     1.656    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X76Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.852     1.280    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X76Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]/C
                         clock pessimism             -0.269     1.010    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.918    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.227%)  route 0.497ns (72.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.263     1.656    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X76Y35         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.852     1.280    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X76Y35         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]/C
                         clock pessimism             -0.269     1.010    
    SLICE_X76Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.918    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.179%)  route 0.498ns (72.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.264     1.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X75Y34         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.849     1.277    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X75Y34         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]/C
                         clock pessimism             -0.269     1.007    
    SLICE_X75Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.915    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.179%)  route 0.498ns (72.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.264     1.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X75Y34         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.849     1.277    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X75Y34         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]/C
                         clock pessimism             -0.269     1.007    
    SLICE_X75Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.915    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.179%)  route 0.498ns (72.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.264     1.657    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6]
    SLICE_X75Y34         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.849     1.277    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/clk
    SLICE_X75Y34         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]/C
                         clock pessimism             -0.269     1.007    
    SLICE_X75Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.915    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/count_in_words_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.139%)  route 0.585ns (75.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.581     0.973    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/clk
    SLICE_X71Y32         FDRE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/FSM_onehot_state_reg[11]/Q
                         net (fo=17, routed)          0.234     1.348    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/Q[10]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.393 f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=3167, routed)        0.350     1.743    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in_n_1895
    SLICE_X72Y22         FDCE                                         f  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    Mayo_sign_with_zynq_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  Mayo_sign_with_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25280, routed)       0.842     1.270    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/clk
    SLICE_X72Y22         FDCE                                         r  Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]/C
                         clock pessimism             -0.269     1.000    
    SLICE_X72Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.908    Mayo_sign_with_zynq_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/reg_data_reg[0][1][33]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.835    





