{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668422237007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668422237014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 11:37:16 2022 " "Processing started: Mon Nov 14 11:37:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668422237014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422237014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon -c avalon " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon -c avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422237014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668422238421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668422238421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/avalon_anemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_anemo/synthesis/avalon_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_anemo-rtl " "Found design unit 1: avalon_anemo-rtl" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252947 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo " "Found entity 1: avalon_anemo" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_anemo/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_anemo/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_irq_mapper " "Found entity 1: avalon_anemo_irq_mapper" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_irq_mapper.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0 " "Found entity 1: avalon_anemo_mm_interconnect_0" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_anemo_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422252998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422252998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_anemo_mm_interconnect_0_rsp_mux" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253011 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_anemo_mm_interconnect_0_rsp_demux" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_anemo_mm_interconnect_0_cmd_mux" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_anemo_mm_interconnect_0_cmd_demux" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_anemo_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_anemo_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668422253036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_anemo_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_anemo_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668422253037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_anemo_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253040 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_anemo_mm_interconnect_0_router_002 " "Found entity 2: avalon_anemo_mm_interconnect_0_router_002" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_anemo_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_anemo_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668422253045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_anemo_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_anemo_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668422253046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_anemo_mm_interconnect_0_router_default_decode" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253049 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_anemo_mm_interconnect_0_router " "Found entity 2: avalon_anemo_mm_interconnect_0_router" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_anemo/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_in_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_in_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_in_freq " "Found entity 1: avalon_anemo_in_freq" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_in_freq.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_in_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_cpu " "Found entity 1: avalon_anemo_cpu" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_anemo_cpu_cpu_register_bank_a_module" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_anemo_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_anemo_cpu_cpu_register_bank_b_module" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_anemo_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_anemo_cpu_cpu_nios2_oci_debug" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_anemo_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_anemo_cpu_cpu_nios2_oci_break" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_anemo_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_anemo_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_anemo_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_anemo_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_anemo_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_anemo_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_anemo_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_anemo_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_anemo_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_anemo_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_anemo_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_anemo_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_anemo_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_anemo_cpu_cpu_nios2_oci_pib" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_anemo_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_anemo_cpu_cpu_nios2_oci_im" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_anemo_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_anemo_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_anemo_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_anemo_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_anemo_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_anemo_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_anemo_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_anemo_cpu_cpu_nios2_ocimem" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_anemo_cpu_cpu_nios2_oci " "Found entity 20: avalon_anemo_cpu_cpu_nios2_oci" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_anemo_cpu_cpu " "Found entity 21: avalon_anemo_cpu_cpu" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_anemo_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_anemo_cpu_cpu_debug_slave_tck" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_anemo_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_cpu_cpu_test_bench " "Found entity 1: avalon_anemo_cpu_cpu_test_bench" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_test_bench.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_bp.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_bp.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_bp " "Found entity 1: avalon_anemo_bp" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_bp.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_bp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon-arch_avalon " "Found design unit 1: avalon-arch_avalon" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253213 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon " "Found entity 1: avalon" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_RAM " "Found entity 1: avalon_anemo_RAM" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_LEDS " "Found entity 1: avalon_anemo_LEDS" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_LEDS.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemo/synthesis/submodules/avalon_anemo_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_anemo/synthesis/submodules/avalon_anemo_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemo_Jtag_sim_scfifo_w " "Found entity 1: avalon_anemo_Jtag_sim_scfifo_w" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253252 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_anemo_Jtag_scfifo_w " "Found entity 2: avalon_anemo_Jtag_scfifo_w" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253252 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_anemo_Jtag_sim_scfifo_r " "Found entity 3: avalon_anemo_Jtag_sim_scfifo_r" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253252 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_anemo_Jtag_scfifo_r " "Found entity 4: avalon_anemo_Jtag_scfifo_r" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253252 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_anemo_Jtag " "Found entity 5: avalon_anemo_Jtag" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/desktop/fpga/be/anemometre/diviseur2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/desktop/fpga/be/anemometre/diviseur2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur2-arch_frq " "Found design unit 1: diviseur2-arch_frq" {  } { { "../anemometre/diviseur2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/diviseur2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253259 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur2 " "Found entity 1: diviseur2" {  } { { "../anemometre/diviseur2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/diviseur2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/desktop/fpga/be/anemometre/counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/desktop/fpga/be/anemometre/counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter2-arch_counter " "Found design unit 1: counter2-arch_counter" {  } { { "../anemometre/counter2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/counter2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253266 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "../anemometre/counter2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/counter2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/desktop/fpga/be/anemometre/anemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/desktop/fpga/be/anemometre/anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemo-arch_anemo " "Found design unit 1: anemo-arch_anemo" {  } { { "../anemometre/anemo.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/anemo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253272 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemo " "Found entity 1: anemo" {  } { { "../anemometre/anemo.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/anemo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon-arch_avalon " "Found design unit 1: avalon-arch_avalon" {  } { { "avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253279 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon " "Found entity 1: avalon" {  } { { "avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_anemometre.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_anemometre.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_anemometre " "Found entity 1: avalon_anemometre" {  } { { "avalon_anemometre.bdf" "" { Schematic "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemometre.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422253284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422253284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_anemometre " "Elaborating entity \"avalon_anemometre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668422253468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo avalon_anemo:inst1 " "Elaborating entity \"avalon_anemo\" for hierarchy \"avalon_anemo:inst1\"" {  } { { "avalon_anemometre.bdf" "inst1" { Schematic "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemometre.bdf" { { 96 416 656 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422253485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_Jtag avalon_anemo:inst1\|avalon_anemo_Jtag:jtag " "Elaborating entity \"avalon_anemo_Jtag\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "jtag" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422253530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_Jtag_scfifo_w avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w " "Elaborating entity \"avalon_anemo_Jtag_scfifo_w\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "the_avalon_anemo_Jtag_scfifo_w" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422253552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "wfifo" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422253894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422253907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422253908 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422253908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422254000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422254000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422254054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422254054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422254104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422254104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422254199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422254199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422254312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422254312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422254417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422254417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_w:the_avalon_anemo_Jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_Jtag_scfifo_r avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_r:the_avalon_anemo_Jtag_scfifo_r " "Elaborating entity \"avalon_anemo_Jtag_scfifo_r\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|avalon_anemo_Jtag_scfifo_r:the_avalon_anemo_Jtag_scfifo_r\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "the_avalon_anemo_Jtag_scfifo_r" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422254481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "avalon_anemo_Jtag_alt_jtag_atlantic" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255044 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422255044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_Jtag:jtag\|alt_jtag_atlantic:avalon_anemo_Jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_LEDS avalon_anemo:inst1\|avalon_anemo_LEDS:leds " "Elaborating entity \"avalon_anemo_LEDS\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_LEDS:leds\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "leds" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_RAM avalon_anemo:inst1\|avalon_anemo_RAM:ram " "Elaborating entity \"avalon_anemo_RAM\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_RAM:ram\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "ram" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file avalon_anemo_RAM.hex " "Parameter \"init_file\" = \"avalon_anemo_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422255732 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422255732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcg1 " "Found entity 1: altsyncram_rcg1" {  } { { "db/altsyncram_rcg1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/altsyncram_rcg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422255836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422255836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rcg1 avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_rcg1:auto_generated " "Elaborating entity \"altsyncram_rcg1\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_rcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422255841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon avalon_anemo:inst1\|avalon:avalon_anemometre_0 " "Elaborating entity \"avalon\" for hierarchy \"avalon_anemo:inst1\|avalon:avalon_anemometre_0\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "avalon_anemometre_0" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256381 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_50 avalon.vhd(17) " "VHDL Signal Declaration warning at avalon.vhd(17): used implicit default value for signal \"clk_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668422256383 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hz avalon.vhd(20) " "Verilog HDL or VHDL warning at avalon.vhd(20): object \"hz\" assigned a value but never read" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668422256383 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address avalon.vhd(159) " "VHDL Process Statement warning at avalon.vhd(159): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668422256385 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon.vhd(156) " "VHDL Process Statement warning at avalon.vhd(156): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668422256385 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] avalon.vhd(156) " "Inferred latch for \"readdata\[0\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] avalon.vhd(156) " "Inferred latch for \"readdata\[1\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] avalon.vhd(156) " "Inferred latch for \"readdata\[2\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon.vhd(156) " "Inferred latch for \"readdata\[3\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon.vhd(156) " "Inferred latch for \"readdata\[4\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon.vhd(156) " "Inferred latch for \"readdata\[5\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon.vhd(156) " "Inferred latch for \"readdata\[6\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon.vhd(156) " "Inferred latch for \"readdata\[7\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256387 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon.vhd(156) " "Inferred latch for \"readdata\[8\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon.vhd(156) " "Inferred latch for \"readdata\[9\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon.vhd(156) " "Inferred latch for \"readdata\[10\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon.vhd(156) " "Inferred latch for \"readdata\[11\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon.vhd(156) " "Inferred latch for \"readdata\[12\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon.vhd(156) " "Inferred latch for \"readdata\[13\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon.vhd(156) " "Inferred latch for \"readdata\[14\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon.vhd(156) " "Inferred latch for \"readdata\[15\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256388 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon.vhd(156) " "Inferred latch for \"readdata\[16\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon.vhd(156) " "Inferred latch for \"readdata\[17\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon.vhd(156) " "Inferred latch for \"readdata\[18\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon.vhd(156) " "Inferred latch for \"readdata\[19\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon.vhd(156) " "Inferred latch for \"readdata\[20\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon.vhd(156) " "Inferred latch for \"readdata\[21\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon.vhd(156) " "Inferred latch for \"readdata\[22\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon.vhd(156) " "Inferred latch for \"readdata\[23\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon.vhd(156) " "Inferred latch for \"readdata\[24\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256389 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon.vhd(156) " "Inferred latch for \"readdata\[25\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon.vhd(156) " "Inferred latch for \"readdata\[26\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon.vhd(156) " "Inferred latch for \"readdata\[27\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon.vhd(156) " "Inferred latch for \"readdata\[28\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon.vhd(156) " "Inferred latch for \"readdata\[29\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon.vhd(156) " "Inferred latch for \"readdata\[30\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon.vhd(156) " "Inferred latch for \"readdata\[31\]\" at avalon.vhd(156)" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256390 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 avalon_anemo:inst1\|avalon:avalon_anemometre_0\|counter2:b2v_inst " "Elaborating entity \"counter2\" for hierarchy \"avalon_anemo:inst1\|avalon:avalon_anemometre_0\|counter2:b2v_inst\"" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "b2v_inst" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_freq counter2.vhd(63) " "VHDL Process Statement warning at counter2.vhd(63): signal \"in_freq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../anemometre/counter2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/counter2.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668422256411 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0|counter2:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anemo avalon_anemo:inst1\|avalon:avalon_anemometre_0\|anemo:b2v_inst1 " "Elaborating entity \"anemo\" for hierarchy \"avalon_anemo:inst1\|avalon:avalon_anemometre_0\|anemo:b2v_inst1\"" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "b2v_inst1" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n anemo.vhd(26) " "VHDL Process Statement warning at anemo.vhd(26): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../anemometre/anemo.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/anemo.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668422256432 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0|anemo:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur2 avalon_anemo:inst1\|avalon:avalon_anemometre_0\|diviseur2:b2v_inst2 " "Elaborating entity \"diviseur2\" for hierarchy \"avalon_anemo:inst1\|avalon:avalon_anemometre_0\|diviseur2:b2v_inst2\"" {  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "b2v_inst2" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256446 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp diviseur2.vhd(33) " "VHDL Process Statement warning at diviseur2.vhd(33): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../anemometre/diviseur2.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre/diviseur2.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668422256447 "|avalon_anemometre|avalon_anemo:inst1|avalon:avalon_anemometre_0|diviseur2:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_bp avalon_anemo:inst1\|avalon_anemo_bp:bp " "Elaborating entity \"avalon_anemo_bp\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_bp:bp\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "bp" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu avalon_anemo:inst1\|avalon_anemo_cpu:cpu " "Elaborating entity \"avalon_anemo_cpu\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "cpu" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu " "Elaborating entity \"avalon_anemo_cpu_cpu\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu.v" "cpu" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_test_bench avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_test_bench:the_avalon_anemo_cpu_cpu_test_bench " "Elaborating entity \"avalon_anemo_cpu_cpu_test_bench\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_test_bench:the_avalon_anemo_cpu_cpu_test_bench\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_test_bench" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_register_bank_a_module avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a " "Elaborating entity \"avalon_anemo_cpu_cpu_register_bank_a_module\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "avalon_anemo_cpu_cpu_register_bank_a" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422256746 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422256746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422256858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422256858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_a_module:avalon_anemo_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_register_bank_b_module avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_b_module:avalon_anemo_cpu_cpu_register_bank_b " "Elaborating entity \"avalon_anemo_cpu_cpu_register_bank_b_module\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_register_bank_b_module:avalon_anemo_cpu_cpu_register_bank_b\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "avalon_anemo_cpu_cpu_register_bank_b" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422256981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_debug avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_debug\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_debug" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_debug:the_avalon_anemo_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257110 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422257110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_break avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_break:the_avalon_anemo_cpu_cpu_nios2_oci_break " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_break\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_break:the_avalon_anemo_cpu_cpu_nios2_oci_break\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_break" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_xbrk avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_xbrk:the_avalon_anemo_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_xbrk:the_avalon_anemo_cpu_cpu_nios2_oci_xbrk\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_dbrk avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_dbrk:the_avalon_anemo_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_dbrk:the_avalon_anemo_cpu_cpu_nios2_oci_dbrk\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_itrace avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_itrace:the_avalon_anemo_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_itrace\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_itrace:the_avalon_anemo_cpu_cpu_nios2_oci_itrace\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_dtrace avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_dtrace:the_avalon_anemo_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_dtrace:the_avalon_anemo_cpu_cpu_nios2_oci_dtrace\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_td_mode avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_dtrace:the_avalon_anemo_cpu_cpu_nios2_oci_dtrace\|avalon_anemo_cpu_cpu_nios2_oci_td_mode:avalon_anemo_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_dtrace:the_avalon_anemo_cpu_cpu_nios2_oci_dtrace\|avalon_anemo_cpu_cpu_nios2_oci_td_mode:avalon_anemo_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "avalon_anemo_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_fifo avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_fifo\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\|avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\|avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\|avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\|avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\|avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_fifo:the_avalon_anemo_cpu_cpu_nios2_oci_fifo\|avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_pib avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_pib:the_avalon_anemo_cpu_cpu_nios2_oci_pib " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_pib\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_pib:the_avalon_anemo_cpu_cpu_nios2_oci_pib\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_pib" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_oci_im avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_im:the_avalon_anemo_cpu_cpu_nios2_oci_im " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_oci_im\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_oci_im:the_avalon_anemo_cpu_cpu_nios2_oci_im\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_oci_im" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_avalon_reg avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_avalon_reg:the_avalon_anemo_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_avalon_reg\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_avalon_reg:the_avalon_anemo_cpu_cpu_nios2_avalon_reg\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_nios2_ocimem avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem " "Elaborating entity \"avalon_anemo_cpu_cpu_nios2_ocimem\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_nios2_ocimem" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_ociram_sp_ram_module avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram " "Elaborating entity \"avalon_anemo_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "avalon_anemo_cpu_cpu_ociram_sp_ram" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257606 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422257606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422257707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422257707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_nios2_ocimem:the_avalon_anemo_cpu_cpu_nios2_ocimem\|avalon_anemo_cpu_cpu_ociram_sp_ram_module:avalon_anemo_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_debug_slave_wrapper avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"avalon_anemo_cpu_cpu_debug_slave_wrapper\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "the_avalon_anemo_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_debug_slave_tck avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|avalon_anemo_cpu_cpu_debug_slave_tck:the_avalon_anemo_cpu_cpu_debug_slave_tck " "Elaborating entity \"avalon_anemo_cpu_cpu_debug_slave_tck\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|avalon_anemo_cpu_cpu_debug_slave_tck:the_avalon_anemo_cpu_cpu_debug_slave_tck\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "the_avalon_anemo_cpu_cpu_debug_slave_tck" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_cpu_cpu_debug_slave_sysclk avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|avalon_anemo_cpu_cpu_debug_slave_sysclk:the_avalon_anemo_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"avalon_anemo_cpu_cpu_debug_slave_sysclk\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|avalon_anemo_cpu_cpu_debug_slave_sysclk:the_avalon_anemo_cpu_cpu_debug_slave_sysclk\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "the_avalon_anemo_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "avalon_anemo_cpu_cpu_debug_slave_phy" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668422257980 ""}  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668422257980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422257996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_cpu:cpu\|avalon_anemo_cpu_cpu:cpu\|avalon_anemo_cpu_cpu_nios2_oci:the_avalon_anemo_cpu_cpu_nios2_oci\|avalon_anemo_cpu_cpu_debug_slave_wrapper:the_avalon_anemo_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_anemo_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_in_freq avalon_anemo:inst1\|avalon_anemo_in_freq:in_freq " "Elaborating entity \"avalon_anemo_in_freq\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_in_freq:in_freq\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "in_freq" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0 avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_anemo_mm_interconnect_0\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "mm_interconnect_0" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_anemometre_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_anemometre_0_avalon_slave_0_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "avalon_anemometre_0_avalon_slave_0_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_router avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router:router " "Elaborating entity \"avalon_anemo_mm_interconnect_0_router\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router:router\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "router" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_router_default_decode avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router:router\|avalon_anemo_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalon_anemo_mm_interconnect_0_router_default_decode\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router:router\|avalon_anemo_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422258984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_router_002 avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"avalon_anemo_mm_interconnect_0_router_002\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router_002:router_002\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "router_002" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_router_002_default_decode avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router_002:router_002\|avalon_anemo_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"avalon_anemo_mm_interconnect_0_router_002_default_decode\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_router_002:router_002\|avalon_anemo_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_cmd_demux avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalon_anemo_mm_interconnect_0_cmd_demux\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_cmd_mux avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalon_anemo_mm_interconnect_0_cmd_mux\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_rsp_demux avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalon_anemo_mm_interconnect_0_rsp_demux\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_rsp_mux avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalon_anemo_mm_interconnect_0_rsp_mux\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_avalon_st_adapter avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_anemo_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_anemo_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_anemo_irq_mapper avalon_anemo:inst1\|avalon_anemo_irq_mapper:irq_mapper " "Elaborating entity \"avalon_anemo_irq_mapper\" for hierarchy \"avalon_anemo:inst1\|avalon_anemo_irq_mapper:irq_mapper\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "irq_mapper" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_anemo:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_anemo:inst1\|altera_reset_controller:rst_controller\"" {  } { { "avalon_anemo/synthesis/avalon_anemo.vhd" "rst_controller" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/avalon_anemo.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_anemo:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_anemo:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_anemo/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_anemo:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_anemo:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_anemo/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422259581 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668422261034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.14.11:37:47 Progress: Loading slddd6a0cf3/alt_sld_fab_wrapper_hw.tcl " "2022.11.14.11:37:47 Progress: Loading slddd6a0cf3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422267141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422270536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422270762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422273597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422273745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422273900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422274071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422274078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422274080 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668422274822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddd6a0cf3/alt_sld_fab.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422275177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422275339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422275357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422275457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275583 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422275583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/db/ip/slddd6a0cf3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668422275692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422275692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668422280449 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avalon_anemo:inst1\|avalon:avalon_anemometre_0\|readdata\[0\] " "Latch avalon_anemo:inst1\|avalon:avalon_anemometre_0\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668422280612 ""}  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668422280612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avalon_anemo:inst1\|avalon:avalon_anemometre_0\|readdata\[1\] " "Latch avalon_anemo:inst1\|avalon:avalon_anemometre_0\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|saved_grant\[0\]" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668422280612 ""}  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668422280612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avalon_anemo:inst1\|avalon:avalon_anemometre_0\|readdata\[2\] " "Latch avalon_anemo:inst1\|avalon:avalon_anemometre_0\|readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[38\] " "Ports D and ENA on the latch are fed by the same signal avalon_anemo:inst1\|avalon_anemo_mm_interconnect_0:mm_interconnect_0\|avalon_anemo_mm_interconnect_0_cmd_mux:cmd_mux_001\|src_data\[38\]" {  } { { "avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668422280612 ""}  } { { "avalon_anemo/synthesis/submodules/avalon.vhd" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon.vhd" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668422280612 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2878 -1 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 3878 -1 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 352 -1 0 } } { "avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_Jtag.v" 398 -1 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/avalon_anemo_cpu_cpu.v" 2099 -1 0 } } { "avalon_anemo/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/avalon_anemo/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668422280623 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668422280623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422282210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668422284047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/output_files/avalon.map.smsg " "Generated suppressed messages file C:/Users/utilisateur/Desktop/FPGA/BE/anemometre_avalon/output_files/avalon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422284854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668422288393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668422288393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2131 " "Implemented 2131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668422288808 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668422288808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1970 " "Implemented 1970 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668422288808 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668422288808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668422288808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668422288891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 11:38:08 2022 " "Processing ended: Mon Nov 14 11:38:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668422288891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668422288891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668422288891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668422288891 ""}
