Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/15-odb-setpowerconnections/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    1      13.17
  Inverter                                 81     711.24
  Sequential cell                         154    9803.76
  Multi-Input combinational cell         1062   19451.67
  Total                                  1298   29979.85
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/17-openroad-cutrows/pll_top.odb'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/17-openroad-cutrows/pll_top.def'…
