// Seed: 3067114712
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    output id_10
);
  type_15(
      1, id_4 && -id_0
  );
  logic id_11;
  type_17(
      id_10, 1
  );
endmodule
