Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_seeg_top_axi_behav xil_defaultlib.tb_seeg_top_axi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/seeg.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CE' [C:/Repos/ug3-seeg/src/clock_divider.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/seeg.v:210]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sampling_rate_20k' [C:/Repos/ug3-seeg/src/seeg.v:461]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_A1' [C:/Repos/ug3-seeg/src/seeg.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_A2' [C:/Repos/ug3-seeg/src/seeg.v:506]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_B1' [C:/Repos/ug3-seeg/src/seeg.v:507]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_B2' [C:/Repos/ug3-seeg/src/seeg.v:508]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_C1' [C:/Repos/ug3-seeg/src/seeg.v:509]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_C2' [C:/Repos/ug3-seeg/src/seeg.v:510]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_D1' [C:/Repos/ug3-seeg/src/seeg.v:511]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_D2' [C:/Repos/ug3-seeg/src/seeg.v:512]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_E1' [C:/Repos/ug3-seeg/src/seeg.v:513]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_E2' [C:/Repos/ug3-seeg/src/seeg.v:514]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_F1' [C:/Repos/ug3-seeg/src/seeg.v:515]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_F2' [C:/Repos/ug3-seeg/src/seeg.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_G1' [C:/Repos/ug3-seeg/src/seeg.v:517]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_G2' [C:/Repos/ug3-seeg/src/seeg.v:518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_H1' [C:/Repos/ug3-seeg/src/seeg.v:519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_H2' [C:/Repos/ug3-seeg/src/seeg.v:520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_I1' [C:/Repos/ug3-seeg/src/seeg.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_I2' [C:/Repos/ug3-seeg/src/seeg.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_J1' [C:/Repos/ug3-seeg/src/seeg.v:523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_J2' [C:/Repos/ug3-seeg/src/seeg.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_K1' [C:/Repos/ug3-seeg/src/seeg.v:525]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_K2' [C:/Repos/ug3-seeg/src/seeg.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_L1' [C:/Repos/ug3-seeg/src/seeg.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_L2' [C:/Repos/ug3-seeg/src/seeg.v:528]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_M1' [C:/Repos/ug3-seeg/src/seeg.v:529]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_M2' [C:/Repos/ug3-seeg/src/seeg.v:530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_N1' [C:/Repos/ug3-seeg/src/seeg.v:531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_N2' [C:/Repos/ug3-seeg/src/seeg.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_O1' [C:/Repos/ug3-seeg/src/seeg.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_O2' [C:/Repos/ug3-seeg/src/seeg.v:534]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_P1' [C:/Repos/ug3-seeg/src/seeg.v:535]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_P2' [C:/Repos/ug3-seeg/src/seeg.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/rhd_spi_master.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_A' [C:/Repos/ug3-seeg/src/seeg.v:614]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_B' [C:/Repos/ug3-seeg/src/seeg.v:615]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_C' [C:/Repos/ug3-seeg/src/seeg.v:616]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_D' [C:/Repos/ug3-seeg/src/seeg.v:617]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_E' [C:/Repos/ug3-seeg/src/seeg.v:618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_F' [C:/Repos/ug3-seeg/src/seeg.v:619]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_G' [C:/Repos/ug3-seeg/src/seeg.v:620]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_H' [C:/Repos/ug3-seeg/src/seeg.v:621]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_I' [C:/Repos/ug3-seeg/src/seeg.v:622]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_J' [C:/Repos/ug3-seeg/src/seeg.v:623]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_K' [C:/Repos/ug3-seeg/src/seeg.v:624]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_L' [C:/Repos/ug3-seeg/src/seeg.v:625]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_M' [C:/Repos/ug3-seeg/src/seeg.v:626]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_N' [C:/Repos/ug3-seeg/src/seeg.v:627]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_O' [C:/Repos/ug3-seeg/src/seeg.v:628]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'oversample_offset_P' [C:/Repos/ug3-seeg/src/seeg.v:629]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/rhs_spi_master.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:638]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:648]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:658]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:668]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:678]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:688]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:698]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:708]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:718]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:728]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:738]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:748]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:758]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:768]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:778]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:788]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:798]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:808]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:818]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:828]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:838]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:848]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:858]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:868]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:878]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:888]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:898]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:908]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:918]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:928]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:938]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:948]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:959]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:968]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:977]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:986]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:995]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1004]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1013]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1022]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1031]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1040]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1049]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1058]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1067]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1076]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1085]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1094]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_8.fifo_generator_v13_2_8_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_14.axi_vip_v1_1_14_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.tb_seeg_top_axi_vip_0_0
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.rhd_diff_to_single
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.rhd_spi_master
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(init="0000000000000000...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.builtin_prim [\builtin_prim(c_din_width=16,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.fifo_generator_v13_2_8_builtin [\fifo_generator_v13_2_8_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_8.fifo_generator_v13_2_8_synth [\fifo_generator_v13_2_8_synth(c_...]
Compiling module xil_defaultlib.fifo_16_to_64
Compiling module xil_defaultlib.rhd_2048_default
Compiling module xil_defaultlib.rhs_spi_master
Compiling module xil_defaultlib.rhs_256_default
Compiling module xil_defaultlib.rhd_spi_slave
Compiling module xil_defaultlib.rhs_spi_slave
Compiling module xil_defaultlib.seeg
Compiling module xil_defaultlib.seeg_top_default
Compiling module xil_defaultlib.tb_seeg_top_seeg_top_0_0
Compiling module xil_defaultlib.tb_seeg_top
Compiling module xil_defaultlib.tb_seeg_top_wrapper
Compiling module xil_defaultlib.tb_seeg_top_axi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_seeg_top_axi_behav
