verilog xil_defaultlib  \
"../../../bd/top/ip/top_sigSource_0_0/sim/top_sigSource_0_0.v" \
"../../../bd/top/ip/top_EN_Gen_0_0/sim/top_EN_Gen_0_0.v" \
"../../../bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" \
"../../../bd/top/ip/top_RS_0_0/sim/top_RS_0_0.v" \
"../../../bd/top/ip/top_Con_Interleaver_0_0/sim/top_Con_Interleaver_0_0.v" \
"../../../bd/top/ip/top_dec2bin_0_0/sim/top_dec2bin_0_0.v" \
"../../../bd/top/ip/top_Con_Encoder_0_0/sim/top_Con_Encoder_0_0.v" \
"../../../bd/top/ip/top_PolarityShift_0_0/sim/top_PolarityShift_0_0.v" \
"../../../bd/top/ip/top_PolarityShift_1_0/sim/top_PolarityShift_1_0.v" \
"../../../bd/top/ip/top_terminal_0_0/sim/top_terminal_0_0.v" \
"../../../bd/top/sim/top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
