{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542901109304 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSD_elevador5 EPM240T100C5 " "Selected device EPM240T100C5 for design \"DSD_elevador5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542901109309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542901109400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542901109400 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542901109619 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542901109639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542901109859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542901109859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542901109859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542901109859 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542901109859 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542901109859 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 49 " "No exact pin location assignment(s) for 17 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[0\] " "Pin Q1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[1\] " "Pin Q1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[2\] " "Pin Q1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[0\] " "Pin Q2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[1\] " "Pin Q2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[2\] " "Pin Q2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[0\] " "Pin Q3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[1\] " "Pin Q3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[2\] " "Pin Q3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[3\] " "Pin Q3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[3] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[4\] " "Pin Q3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[4] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[5\] " "Pin Q3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[5] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[6\] " "Pin Q3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[6] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[7\] " "Pin Q3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[7] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[8\] " "Pin Q3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[8] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[9\] " "Pin Q3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[9] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3\[10\] " "Pin Q3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[10] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542901109879 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542901109879 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542901110031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DSD_elevador5.sdc " "Synopsys Design Constraints File file not found: 'DSD_elevador5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542901110033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542901110034 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1542901110041 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1542901110041 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     divi\[19\] " "   1.000     divi\[19\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     divi\[23\] " "   1.000     divi\[23\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divi_mat\[10\] " "   1.000 divi_mat\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 edo_pres.BP1 " "   1.000 edo_pres.BP1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        reloj " "   1.000        reloj" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    sensor_P2 " "   1.000    sensor_P2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542901110041 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542901110041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542901110045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542901110045 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1542901110050 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reloj Global clock in PIN 64 " "Automatically promoted signal \"reloj\" to use Global clock in PIN 64" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542901110057 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divi_mat\[10\] Global clock " "Automatically promoted some destinations of signal \"divi_mat\[10\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divi_mat\[10\] " "Destination \"divi_mat\[10\]\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 52 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110057 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 52 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542901110057 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divi\[23\] Global clock " "Automatically promoted some destinations of signal \"divi\[23\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divi\[23\] " "Destination \"divi\[23\]\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110057 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542901110057 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divi\[19\] Global clock " "Automatically promoted some destinations of signal \"divi\[19\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divi\[19\] " "Destination \"divi\[19\]\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110058 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector2~1 " "Destination \"Selector2~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110058 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector3~1 " "Destination \"Selector3~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110058 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector4~1 " "Destination \"Selector4~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110058 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Selector5~1 " "Destination \"Selector5~1\" may be non-global or may not use global clock" {  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 127 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1542901110058 ""}  } { { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1542901110058 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1542901110059 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1542901110061 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1542901110081 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1542901110082 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1542901110101 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1542901110102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1542901110103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542901110103 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 0 0 17 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 17 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542901110113 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542901110113 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542901110113 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 23 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542901110114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 17 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542901110114 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542901110114 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542901110114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542901110139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542901110296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542901110607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542901110617 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542901111683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542901111683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542901111722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+01 ns 1.0% " "2e+01 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1542901112045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542901112093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542901112093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542901112343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542901112345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542901112345 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542901112356 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542901112359 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q1\[0\] a permanently enabled " "Pin Q1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q1\[1\] a permanently enabled " "Pin Q1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q1\[2\] a permanently enabled " "Pin Q1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q1[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q2\[0\] a permanently enabled " "Pin Q2\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q2\[1\] a permanently enabled " "Pin Q2\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q2\[2\] a permanently enabled " "Pin Q2\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q2[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[0\] a permanently enabled " "Pin Q3\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[0] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[1\] a permanently enabled " "Pin Q3\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[1] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[2\] a permanently enabled " "Pin Q3\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[2] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[3\] a permanently enabled " "Pin Q3\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[3] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[4\] a permanently enabled " "Pin Q3\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[4] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[5\] a permanently enabled " "Pin Q3\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[5] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[6\] a permanently enabled " "Pin Q3\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[6] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[7\] a permanently enabled " "Pin Q3\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[7] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[8\] a permanently enabled " "Pin Q3\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[8] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[9\] a permanently enabled " "Pin Q3\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[9] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Q3\[10\] a permanently enabled " "Pin Q3\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q3[10] } } } { "ES201917EL.vhd" "" { Text "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/ES201917EL.vhd" 381 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1542901112393 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1542901112393 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542901112396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/output_files/DSD_elevador5.fit.smsg " "Generated suppressed messages file C:/Users/josee/Documents/Facultad/2019-1/Diseño de Sistemas Digitales/Teo/DSD_elevador5/output_files/DSD_elevador5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542901112520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542901112629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 09:38:32 2018 " "Processing ended: Thu Nov 22 09:38:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542901112629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542901112629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542901112629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542901112629 ""}
