// Seed: 1997292238
module module_0 (
    output tri   id_0,
    output uwire id_1,
    output uwire id_2,
    output wor   id_3,
    input  tri   id_4,
    output wand  id_5
);
  assign id_5 = -1 ? 1 : 1;
  assign module_1.id_2 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3
    , id_10,
    input supply0 id_4,
    output wor id_5,
    input supply1 id_6,
    input wor id_7,
    output uwire id_8
);
  logic id_11 = id_7;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_8,
      id_6,
      id_1
  );
endmodule
