Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/projects/ISE/cpu/test_isim_beh.exe -prj E:/projects/ISE/cpu/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/projects/ISE/cpu/reg_file.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/Pcplus.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/PCBranch.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/Pc.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/Mux.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/ipcore_dir/instruction_ram.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/ipcore_dir/data_ram.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/extend.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/control.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/And.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/Alu.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/Top.v" into library work
Analyzing Verilog file "E:/projects/ISE/cpu/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/projects/ISE/cpu/Top.v" Line 88: Size mismatch in connection of port <c>. Formal port size is 32-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "E:/projects/ISE/cpu/Top.v" Line 82: Size mismatch in connection of port <c>. Formal port size is 32-bit while actual signal size is 5-bit.
Completed static elaboration
Compiling module Pc
Compiling module Pcplus
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module instruction_ram
Compiling module control
Compiling module reg_file
Compiling module Alu
Compiling module And
Compiling module extend
Compiling module PCBranch
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module data_ram
Compiling module Mux
Compiling module Top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable E:/projects/ISE/cpu/test_isim_beh.exe
Fuse Memory Usage: 30204 KB
Fuse CPU Usage: 531 ms
