
*** Running vivado
    with args -log Our_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Our_design.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:10 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Our_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/vivado201702/Vivado/2017.2/data/ip'.
Command: synth_design -top Our_design -part xc7a35tcpg236-1 -directive AlternateRoutability -resource_sharing off -no_lc -shreg_min_size 10
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50394 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.969 ; gain = 70.000 ; free physical = 119590 ; free virtual = 144005
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Our_design' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:34]
	Parameter g_CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter PICTURE_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:19' bound to instance 'A1' of component 'UART_RX' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:155]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:36]
	Parameter g_CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter PICTURE_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (1#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:36]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 256 - type: integer 
	Parameter IMAGE_HIEGHT bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'edge_detector' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:12' bound to instance 'A2' of component 'edge_detector' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:173]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 256 - type: integer 
	Parameter IMAGE_HIEGHT bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'row_shifter' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/row_shifter.vhd:10' bound to instance 'A1' of component 'row_shifter' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:110]
INFO: [Synth 8-638] synthesizing module 'row_shifter' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/row_shifter.vhd:30]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'row_shifter' (2#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/row_shifter.vhd:30]
INFO: [Synth 8-3491] module 'sobel_filter' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/sobel_filter.vhd:9' bound to instance 'A2' of component 'sobel_filter' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:125]
INFO: [Synth 8-638] synthesizing module 'sobel_filter' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/sobel_filter.vhd:28]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_filter' (3#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/sobel_filter.vhd:28]
INFO: [Synth 8-3491] module 'absolute_sum' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/absolute_sum.vhd:9' bound to instance 'A3' of component 'absolute_sum' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:136]
INFO: [Synth 8-638] synthesizing module 'absolute_sum' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/absolute_sum.vhd:22]
	Parameter Signed_DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'absolute_sum' (4#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/absolute_sum.vhd:22]
	Parameter Unsigned_DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'comp_bin' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/comp_bin.vhd:8' bound to instance 'A4' of component 'comp_bin' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:142]
INFO: [Synth 8-638] synthesizing module 'comp_bin' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/comp_bin.vhd:23]
	Parameter Unsigned_DATA_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'threshold' is read in the process but is not in the sensitivity list [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/comp_bin.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'comp_bin' (5#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/comp_bin.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (6#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/src/edge_detector.vhd:35]
INFO: [Synth 8-3491] module 'clk_25' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/hdl/clk_25.vhd:14' bound to instance 'A3' of component 'clk_25' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:195]
INFO: [Synth 8-638] synthesizing module 'clk_25' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/hdl/clk_25.vhd:26]
INFO: [Synth 8-3491] module 'clk_25_clk_wiz_0_0' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.v:71' bound to instance 'clk_wiz_0' of component 'clk_25_clk_wiz_0_0' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/hdl/clk_25.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_25_clk_wiz_0_0' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_25_clk_wiz_0_0_clk_wiz' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (7#1) [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (8#1) [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (9#1) [/tools/xilinx/vivado201702/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_25_clk_wiz_0_0_clk_wiz' (10#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_25_clk_wiz_0_0' (11#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.v:71]
INFO: [Synth 8-256] done synthesizing module 'clk_25' (12#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/hdl/clk_25.vhd:26]
INFO: [Synth 8-3491] module 'top_vga' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/top_vga.vhd:8' bound to instance 'A4' of component 'top_vga' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:202]
INFO: [Synth 8-638] synthesizing module 'top_vga' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/top_vga.vhd:29]
INFO: [Synth 8-3491] module 'vga_controller' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_controller.vhd:20' bound to instance 'A1' of component 'vga_controller' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/top_vga.vhd:76]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_controller.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (13#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_controller.vhd:36]
	Parameter pixels_y bound to: 300 - type: integer 
	Parameter pixels_x bound to: 300 - type: integer 
INFO: [Synth 8-3491] module 'vgatest' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_test.vhd:8' bound to instance 'A2' of component 'vgatest' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/top_vga.vhd:91]
INFO: [Synth 8-638] synthesizing module 'vgatest' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_test.vhd:24]
	Parameter pixels_y bound to: 300 - type: integer 
	Parameter pixels_x bound to: 300 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_test.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'vgatest' (14#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/vga_test.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top_vga' (15#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/Vga/top_vga.vhd:29]
INFO: [Synth 8-3491] module 'RAM_dual' declared at '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/RAM_dual.vhd:11' bound to instance 'A5' of component 'RAM_dual' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:221]
INFO: [Synth 8-638] synthesizing module 'RAM_dual' [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/RAM_dual.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'RAM_dual' (16#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/RAM_dual.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Our_design' (17#1) [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/new/Our_design.vhd:34]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[4]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[3]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[2]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1359.469 ; gain = 130.500 ; free physical = 119560 ; free virtual = 143976
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1359.469 ; gain = 130.500 ; free physical = 119559 ; free virtual = 143975
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_board.xdc] for cell 'A3/clk_wiz_0/inst'
Finished Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_board.xdc] for cell 'A3/clk_wiz_0/inst'
Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.xdc] for cell 'A3/clk_wiz_0/inst'
Finished Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.xdc] for cell 'A3/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Our_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Our_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Our_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Our_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Our_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Our_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1730.656 ; gain = 1.000 ; free physical = 119263 ; free virtual = 143679
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 119425 ; free virtual = 143841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 119425 ; free virtual = 143841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for A3/clk_wiz_0/inst. (constraint file  /nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.runs/synth_2/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for A3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for A3/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:23 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 119423 ; free virtual = 143838
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:72]
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element EOF_Count_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:74]
INFO: [Synth 8-5546] ROM "vpos_c" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                           000001 |                              000
          s_rx_start_bit |                           000010 |                              001
          s_rx_data_bits |                           000100 |                              010
        s_rx_parity_bits |                           001000 |                              011
           s_rx_stop_bit |                           010000 |                              100
               s_cleanup |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'UART_RX'
WARNING: [Synth 8-6014] Unused sequential element r_SM_Main_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:28 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 119250 ; free virtual = 143665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 524   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Our_design 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module row_shifter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 513   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sobel_filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 9     
Module absolute_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module edge_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vgatest 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module RAM_dual 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "A4/A1/vpos_c" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A1/EOF_Count_reg was removed.  [/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.srcs/sources_1/imports/New folder/myreceiver.vhd:74]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[4]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[3]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[2]
WARNING: [Synth 8-3331] design Our_design has unconnected port led[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:59 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118977 ; free virtual = 143393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM_dual:   | arrayW_reg | 64 K x 1               | W |   | 64 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:02:27 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118165 ; free virtual = 143319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:36 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118732 ; free virtual = 144127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance A5/arrayW_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:02:38 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118733 ; free virtual = 144128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Our_design  | A2/A1/row_buffer1_reg[255][7] | 256    | 8     | YES          | NO                 | YES               | 0      | 64      | 
|Our_design  | A2/A1/row_buffer2_reg[255][7] | 256    | 8     | YES          | NO                 | YES               | 0      | 64      | 
|Our_design  | A2/A1/row_buffer1_reg_r_253   | 255    | 1     | YES          | NO                 | YES               | 0      | 8       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |LUT1       |     5|
|3     |LUT2       |    48|
|4     |LUT3       |    88|
|5     |LUT4       |    33|
|6     |LUT5       |    89|
|7     |LUT6       |   118|
|8     |PLLE2_ADV  |     1|
|9     |RAMB36E1   |     1|
|10    |RAMB36E1_1 |     1|
|11    |SRLC32E    |   136|
|12    |FDRE       |   485|
|13    |FDSE       |     1|
|14    |IBUF       |    13|
|15    |OBUF       |    26|
|16    |OBUFT      |     4|
+------+-----------+------+

Report Instance Areas: 
+------+--------------+---------------------------+------+
|      |Instance      |Module                     |Cells |
+------+--------------+---------------------------+------+
|1     |top           |                           |  1052|
|2     |  A3          |clk_25                     |     5|
|3     |    clk_wiz_0 |clk_25_clk_wiz_0_0         |     5|
|4     |      inst    |clk_25_clk_wiz_0_0_clk_wiz |     5|
|5     |  A1          |UART_RX                    |   135|
|6     |  A2          |edge_detector              |   762|
|7     |    A1        |row_shifter                |   463|
|8     |    A2        |sobel_filter               |   236|
|9     |  A4          |top_vga                    |   103|
|10    |    A1        |vga_controller             |   103|
|11    |  A5          |RAM_dual                   |     4|
+------+--------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118740 ; free virtual = 144135
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 1730.656 ; gain = 130.500 ; free physical = 118797 ; free virtual = 144192
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 1730.656 ; gain = 501.688 ; free physical = 118804 ; free virtual = 144199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

75 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:45 . Memory (MB): peak = 1730.656 ; gain = 514.270 ; free physical = 118771 ; free virtual = 144167
INFO: [Common 17-1381] The checkpoint '/nethome/ahimanshu3/DSP_Project/PROJECT_WORKING/Vga_projrct/project_1/project_1.runs/synth_2/Our_design.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1737.660 ; gain = 0.000 ; free physical = 118769 ; free virtual = 144165
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 02:59:09 2018...
