<h2>VHDL Lab Exercises</h2>

<h7>MSc Course: "Design of Digital Systems with VHDL" (Lab Exercises)</h7>

<h7>MSc Title: "Electronics & Information Processing" @ University of Patras, Greece</h7>

<h7>Author: Dimos Katsimardos</h7>

<h7>Period: 2015 November - 2016 February</h7>

<h7>Description: VHDL lab exercises from simple behavioral and sequential circuits to a simple CPU design with hardwired and microprogrammed logic</h7>

<h5>Software/CAD: Altera Quartus 7.2</h5>

[vhdl lab GitHub site](https://dimkatsi91.github.io/VHDL_Lab/)

-----------------------------------------------------------------------------------------------------------------------------


* Simple Combinational Circuits

* Advanced Combinational Circuits

* Sequential Circuits

* Serial Adders/Subtractors

* Arithmetic & Logic Unit ( ALU )

* Up Down Presetable Counter - Universal Shift Register - Combinational Shift Circuit

* A very simple CPU
