#pragma region Include Header
#include "stdafx.h"
#include "amd.h"
#include  <math.h>
#include "..\driver\Driverdll.h"
using namespace std;
#pragma endregion

#pragma region CPUID Offset
//L1 Cache and TLB Information CPUID = 0x80000005
//EAX
#define INSTRUCTION_TLB_SIZE				0x000000FF
#define INSTRUCTION_TLB_ASSOC				0x0000FF00
#define DATA_TLB_SIZE						0x00FF0000
#define DATA_TLB_ASSOC						0xFF000000
//EBX
#define KB4_INSTRUCTION_TLB_SIZE			0x000000FF
#define KB4_INSTRUCTION_TLB_ASSOC			0x0000FF00
#define KB4_DATA_TLB_SIZE					0x00FF0000
#define KB4_DATA_TLB_ASSOC					0xFF000000
//ECX
#define L1_DATA_CACHE_SIZE					0xFF000000
#define L1_DATA_CACHE_ASSOC					0x00FF0000
#define L1_DATA_CACHE_LINE_PER_TAG			0x0000FF00
#define L1_DATA_CACHE_LINE_SIZE				0x000000FF
//EDX
#define L1_INSTRUCTION_CACHE_SIZE			0xFF000000
#define L1_INSTRUCTION_CACHE_ASSOC			0x00FF0000
#define L1_INSTRUCTION_CACHE_LINE_PER_TAG	0x0000FF00
#define L1_INSTRUCTION_CACHE_LINE_SIZE		0x000000FF

//L2 Cache and TLB and L3 Cache Information CPUID = 0x80000006
//EAX
#define L2_INSTRUCTION_TLB_ASSOC			0x0000F000
#define L2_INSTRUCTION_TLB_SIZE				0x00000FFF
#define L2_DATA_TLB_SIZE					0x0FFF0000
#define L2_DATA_TLB_ASSOC					0xF0000000
//EBX
#define KB4_L2_INSTRUCTION_TLB_SIZE			0x00000FFF
#define KB4_L2_INSTRUCTION_TLB_ASSOC		0x0000F000
#define KB4_L2_DATA_TLB_SIZE				0x0FFF0000
#define KB4_L2_DATA_TLB_ASSOC				0xF0000000
//ECX
#define L2_DATA_CACHE_SIZE					0xFFFF0000
#define L2_DATA_CACHE_ASSOC					0x0000F000
#define L2_DATA_CACHE_LINE_PER_TAG			0x00000F00
#define L2_DATA_CACHE_LINE_SIZE				0x000000FF
//EDX
#define L3_INSTRUCTION_CACHE_SIZE			0xFFFC0000
#define L3_INSTRUCTION_CACHE_ASSOC			0x0000F000
#define L3_INSTRUCTION_CACHE_LINE_PER_TAG	0x00000F00
#define L3_INSTRUCTION_CACHE_LINE_SIZE		0x000000FF
#pragma endregion

#pragma region Initialize
AMD::AMD() : f1_ecx{ 0 }, f1_edx{ 0 }, f7_ecx{ 0 }, f7_ebx{ 0 }, f81_ecx{ 0 }, f81_edx{ 0 },
AMD_PSTATE{ 0xC0010064,	0xC0010065,	0xC0010066,	0xC0010067,	0xC0010068,	0xC0010069,	0xC001006A,	0xC001006B}, 
AMD_PState_Status{ 0xC0010063 }, AMD_CurrentState{ 0xC0010293 }
{
}

AMD::~AMD()
{
}

void AMD::Init(void)
{
	array<int, 4> cpuid__;
	__cpuidex(cpuid__.data(), 0, 0);
	nIds_ = cpuid__[0];
	__cpuid(cpuid__.data(), 0x80000000);
	nExIds_ = cpuid__[0];
	for (int i = 0; i <= nIds_; i++)
	{
		int sub = 0;
		__cpuidex(cpuid__.data(), i, sub);
		data__.emplace_back(cpuid__);
		nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
		switch (i)
		{
		case 4:
			while (true)
			{
				__cpuidex(cpuid__.data(), i, ++sub);
				if ((cpuid__[0] & 0xf) == 0)
					break;
				else
				{
					data__.emplace_back(cpuid__);
					nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
				}
			}
			break;
		case 0x7:
			sub = cpuid__[0];
			for (int j = 1; j < sub; j++)
			{
				__cpuidex(cpuid__.data(), i, j);
				data__.emplace_back(cpuid__);
				nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | j);
			}
			break;
		case 0x0B:
			while (true)
			{
				__cpuidex(cpuid__.data(), i, ++sub);
				if ((cpuid__[2] & 0xff00) == 0)
					break;
				else
				{
					data__.emplace_back(cpuid__);
					nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
				}
			}
			break;
		case 0x0D:
			while (true)
			{
				__cpuidex(cpuid__.data(), i, ++sub);
				if (!cpuid__[0] && !cpuid__[1] && !cpuid__[2] && !cpuid__[3])
					break;
				else
				{
					data__.emplace_back(cpuid__);
					nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
				}
			}
			break;
		case 0x0F:
			__cpuidex(cpuid__.data(), i, 1);
			data__.emplace_back(cpuid__);
			nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | 1);
		case 0x10:
			for (int j = 1; j < 4; j++)
			{
				__cpuidex(cpuid__.data(), i, j);
				data__.emplace_back(cpuid__);
				nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | j);
			}
			break;
		case 0x12:
			__cpuidex(cpuid__.data(), i, ++sub);
			data__.emplace_back(cpuid__);
			nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
			while (true)
			{
				__cpuidex(cpuid__.data(), i, ++sub);
				if ((cpuid__[0] & 0xF) == 0x001B)
				{
					data__.emplace_back(cpuid__);
					nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
				}
				else
					break;

			}
			break;
		case 0x14:
			__cpuidex(cpuid__.data(), i, ++sub);
			data__.emplace_back(cpuid__);
			nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
			break;
		case 0x17:
			sub = cpuid__[0];
			for (int j = 1; j < sub; j++)
			{
				__cpuidex(cpuid__.data(), i, j);
				data__.emplace_back(cpuid__);
				nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | j);
			}
			break;
		case 0x18:
			while (true)
			{
				__cpuidex(cpuid__.data(), i, ++sub);
				if (cpuid__[0] || (cpuid__[3] & 0xF))
					break;
				else
				{
					data__.emplace_back(cpuid__);
					nIdsLeaf.emplace_back((i << 16) | (i & 0xFFFF0000) | sub);
				}
			}
			break;
		default:
			break;
		}
	}
	for (int i = 0x80000000; i <= nExIds_; i++)
	{
		__cpuid(cpuid__.data(), i);
		if (i != 0x8000001D)
			extdata__.emplace_back(cpuid__);
		else
		{
			int sub = 0;
			for (int j = 1; j < 4; j++)
			{
				__cpuidex(cpuid__.data(), i, j);
				extdata__.emplace_back(cpuid__);
			}
		}
	}
	char vendor[0x20];
	memset(vendor, 0, 0x20);
	*reinterpret_cast<int*>(vendor) = data__[0][1];
	*reinterpret_cast<int*>(vendor + 4) = data__[0][3];
	*reinterpret_cast<int*>(vendor + 8) = data__[0][2];
	Manufacturer = vendor;
	if (nIds_ > 1)
	{
		Family = (data__[1][0] & CPUID_Family) >> 8;
		Model = (data__[1][0] & CPUID_Model) >> 4;
		Stepping = (data__[1][0] & CPUID_Stepping) >> 0;
		ExtFamily = ((data__[1][0] & CPUID_Extended_Family) >> 20) + Family;
		ExtModel = (((data__[1][0] & CPUID_Extended_Model) >> 16) << 4) + Model;
		f1_ecx = data__[1][2];
		f1_edx = data__[1][3];
	}
	if (nIds_ > 7)
	{
		__int64 t = CPUBASE::findcpuid(0x00070000);
		if (t != -1)
		{
			f7_ecx = data__[t][2];
			f7_ebx = data__[t][1];
		}
	}
	if (nExIds_ > 0x80000001)
	{
		f81_ecx = extdata__[1][2];
		f81_edx = extdata__[1][3];
	}

	// Interpret CPU brand string if reported  
	if (nExIds_ >= 0x80000004)
	{
		char brand[0x40] = {};
		memcpy(brand, extdata__[2].data(), sizeof(std::array<int, 4>));
		memcpy(brand + 16, extdata__[3].data(), sizeof(std::array<int, 4>));
		memcpy(brand + 32, extdata__[4].data(), sizeof(std::array<int, 4>));
		Brand = brand;
		boost::trim(Brand);
	}
	ExecFeature();

	ExecCache();


}

#pragma endregion

#pragma region Update
void AMD::UpDateData(void)
{
	this->GetBusSpeed();
	this->GetFrequency();
	this->GetVoltage();
}
#pragma endregion

#pragma region Feature
void AMD::ExecFeature()
{
	Feature.AMDFeature.SSE3 = f1_ecx[0];
	Feature.AMDFeature.PCLMULQDQ = f1_ecx[1];
	Feature.AMDFeature.MONITOR = f1_ecx[3];
	Feature.AMDFeature.SSSE3 = f1_ecx[9];
	Feature.AMDFeature.FMA = f1_ecx[12];
	Feature.AMDFeature.CMPXCHG16B = f1_ecx[13];
	Feature.AMDFeature.SSE41 = f1_ecx[19];
	Feature.AMDFeature.SSE42 = f1_ecx[20];
	Feature.AMDFeature.POPCNT = f1_ecx[23];
	Feature.AMDFeature.AES = f1_ecx[25];
	Feature.AMDFeature.XSAVE = f1_ecx[26];
	Feature.AMDFeature.OSXSAVE = f1_ecx[27];
	Feature.AMDFeature.AVX = f1_ecx[28];
	Feature.AMDFeature.F16C = f1_ecx[29];
	Feature.AMDFeature.RDRAND = f1_ecx[30];

	Feature.AMDFeature.FPU = f1_edx[0];
	Feature.AMDFeature.VME = f1_edx[1];
	Feature.AMDFeature.DE = f1_edx[2];
	Feature.AMDFeature.PSE = f1_edx[3];
	Feature.AMDFeature.TSC = f1_edx[4];
	Feature.AMDFeature.MSR = f1_edx[5];
	Feature.AMDFeature.PAE = f1_edx[6];
	Feature.AMDFeature.MCE = f1_edx[7];
	Feature.AMDFeature.CMPXCHG8B = f1_edx[8];
	Feature.AMDFeature.APIC = f1_edx[9];
	Feature.AMDFeature.SysEnterSysExit = f1_edx[11];
	Feature.AMDFeature.MTRR = f1_edx[12];
	Feature.AMDFeature.PGE = f1_edx[13];
	Feature.AMDFeature.MCA = f1_edx[14];
	Feature.AMDFeature.CMOV = f1_edx[15];
	Feature.AMDFeature.PAT = f1_edx[16];
	Feature.AMDFeature.PSE36 = f1_edx[17];
	Feature.AMDFeature.CLFSH = f1_edx[19];
	Feature.AMDFeature.MMX = f1_edx[23];
	Feature.AMDFeature.FXSR = f1_edx[24];
	Feature.AMDFeature.SSE = f1_edx[25];
	Feature.AMDFeature.SSE2 = f1_edx[26];
	Feature.AMDFeature.HTT = f1_edx[28];

	Feature.AMDFeature.LahfSahf = f81_ecx[0];
	Feature.AMDFeature.CmpLegacy = f81_ecx[1];
	Feature.AMDFeature.SVM = f81_ecx[2];
	Feature.AMDFeature.ExtApicSpace = f81_ecx[3];
	Feature.AMDFeature.AltMovCr8 = f81_ecx[4];
	Feature.AMDFeature.ABM = f81_ecx[5];
	Feature.AMDFeature.SSE4A = f81_ecx[6];
	Feature.AMDFeature.MisAlignSse = f81_ecx[7];
	Feature.AMDFeature._3DNowPrefetch = f81_ecx[8];
	Feature.AMDFeature.OSVW = f81_ecx[9];
	Feature.AMDFeature.IBS = f81_ecx[10];
	Feature.AMDFeature.XOP = f81_ecx[11];
	Feature.AMDFeature.SKINIT = f81_ecx[12];
	Feature.AMDFeature.WDT = f81_ecx[13];
	Feature.AMDFeature.LWP = f81_ecx[15];
	Feature.AMDFeature.FMA4 = f81_ecx[16];
	Feature.AMDFeature.TBM = f81_ecx[21];
	Feature.AMDFeature.TopologyExtensions = f81_ecx[22];
	Feature.AMDFeature.PerfCtrExtCore = f81_ecx[23];
	Feature.AMDFeature.PerfCtrExtNB = f81_ecx[24];
	Feature.AMDFeature.DataBreakpointExtension = f81_ecx[26];
	Feature.AMDFeature.PerfTsc = f81_ecx[27];

	Feature.AMDFeature.SysCallSysRet = f81_edx[11];
	Feature.AMDFeature.NX = f81_edx[20];
	Feature.AMDFeature.MmxExt = f81_edx[22];
	Feature.AMDFeature.FFXSR = f81_edx[25];
	Feature.AMDFeature.Page1GB = f81_edx[26];
	Feature.AMDFeature.RDTSCP = f81_edx[27];
	Feature.AMDFeature.LM = f81_edx[29];
	Feature.AMDFeature._3DNowExt = f81_edx[30];
	Feature.AMDFeature._3DNow = f81_edx[31];
}
#pragma endregion

#pragma region Cache
void AMD::ExecCache()
{
	Cache[0].Cache_level = 1;
	Cache[0].Cache_type = 'D';
	Cache[0].Cache_line_size = ((extdata__[5][2] & L1_DATA_CACHE_LINE_SIZE) >> 0);
	Cache[0].Cache_Ways = ((extdata__[5][2] & L1_DATA_CACHE_ASSOC) >> 16);
	Cache[0].Cache_Size = ((extdata__[5][2] & L1_DATA_CACHE_SIZE) >> 24);

	Cache[1].Cache_level = 1;
	Cache[1].Cache_type = 'T';
	Cache[1].Cache_line_size = ((extdata__[5][3] & L1_DATA_CACHE_LINE_SIZE) >> 0);
	Cache[1].Cache_Ways = ((extdata__[5][3] & L1_DATA_CACHE_ASSOC) >> 16);
	Cache[1].Cache_Size = ((extdata__[5][3] & L1_DATA_CACHE_SIZE) >> 24);

	Cache[2].Cache_level = 2;
	Cache[2].Cache_type = 'D';
	Cache[2].Cache_line_size = ((extdata__[6][2] & L2_DATA_CACHE_LINE_SIZE) >> 0);
	Cache[2].Cache_Ways = ((extdata__[6][2] & L2_DATA_CACHE_ASSOC) >> 12);
	//Cache[2].Cache_Ways = (unsigned int)pow(2, ((extdata__[6][2] & L2_DATA_CACHE_ASSOC) >> 12) / 2);
	Cache[2].Cache_Size = ((extdata__[6][2] & L2_DATA_CACHE_SIZE) >> 16);

	Cache[3].Cache_level = 3;
	Cache[3].Cache_type = 'D';
	Cache[3].Cache_line_size = ((extdata__[6][3] & L3_INSTRUCTION_CACHE_LINE_SIZE) >> 0);
	Cache[3].Cache_Ways = ((extdata__[6][3] & L3_INSTRUCTION_CACHE_ASSOC) >> 12);
	//Cache[3].Cache_Ways = (unsigned int)pow(2, ((extdata__[6][3] & L3_INSTRUCTION_CACHE_ASSOC) >> 12) / 2);
	Cache[3].Cache_Size = ((extdata__[6][3] & L3_INSTRUCTION_CACHE_SIZE) >> 18) * 512;
}
#pragma endregion 

#pragma region Frequency and Voltage
void AMD::FIDVID_Family17(IN DWORD threadAffinityMask, IN ULONG Index, OUT double& COF, OUT double& CpuIdd, OUT double& CpuVID)
{
	DWORD64 msrdata = 0;
	USHORT CpuFID = 0;
	double CpuDfsId = 0;
	DWORD IddValue = 0, IddDiv = 0;
	if (SV_ASSIST::Ring0::RdMsrTx(AMD_PSTATE[Index], msrdata, threadAffinityMask) == 0 && msrdata)
	{
		CpuFID = (msrdata & 0xFF);
		CpuVID = (msrdata & 0x3FC000) >> 14;
		CpuVID = 1.55 - 0.00625*CpuVID;
		CpuDfsId = ((DWORD)msrdata & 0x3F00) >> 8;
		IddValue = (msrdata & 0x3FC00000) >> 22;
		IddDiv = (msrdata & 0xC0000000) >> 30;
		switch (IddDiv)
		{
		case 0:
			IddDiv = 1;
			break;
		case 1:
			IddDiv = 10;
			break;
		case 2:
			IddDiv = 100;
			break;
		default:
			IddDiv = 0;
			break;
		}
		if (IddDiv)
			CpuIdd = ((IddValue * 1.0) / (IddDiv * 1.0));
		switch ((ULONG)CpuDfsId)
		{
		case 0x08:
			break;
		case 0x09:
			CpuDfsId = CpuDfsId / 1.125;
			break;
		default:
			CpuDfsId = CpuDfsId / 8;
			break;
		}
		if (CpuDfsId == 0)
			COF = 0;
		else
			COF = CpuFID / CpuDfsId * 200;
	}
}

void AMD::GetCurrentPState_17Family(IN DWORD threadAffinityMask, OUT double& COF, OUT double& CpuIdd, OUT double& CpuVID)
{
	DWORD64 msrdata = 0;
	USHORT CpuFID = 0;
	double CpuDfsId = 0;
	DWORD IddValue = 0, IddDiv = 0;
	if (SV_ASSIST::Ring0::RdMsrTx(AMD_CurrentState, msrdata, threadAffinityMask) == 0 && msrdata)
	{
		CpuFID = (msrdata & 0xFF);
		CpuVID = (msrdata & 0x3FC000) >> 14;
		CpuVID = 1.55 - 0.00625*CpuVID;
		CpuDfsId = ((DWORD)msrdata & 0x3F00) >> 8;
		IddValue = (msrdata & 0x3FC00000) >> 22;
		IddDiv = (msrdata & 0xC0000000) >> 30;
		switch (IddDiv)
		{
		case 0:
			IddDiv = 1;
			break;
		case 1:
			IddDiv = 10;
			break;
		case 2:
			IddDiv = 100;
			break;
		default:
			IddDiv = 0;
			break;
		}
		if (IddDiv)
			CpuIdd = ((IddValue * 1.0) / (IddDiv * 1.0));
		switch ((ULONG)CpuDfsId)
		{
		case 0x08:
			break;
		case 0x09:
			CpuDfsId = CpuDfsId / 1.125;
			break;
		default:
			break;
		}
		if (CpuDfsId < 7)
			COF = 0;
		else
			COF = CpuFID / CpuDfsId * 200;
	}
}

void AMD::GetBusSpeed(DWORD threadAffinityMask)
{
	if (MaxClockSpeed)
	{
//		if(SetThreadAffinityMask(GetCurrentThread(), 1ULL << threadAffinityMask) != 0)
//		{
		LARGE_INTEGER nFreq, nBeginTime, nEndTime;
		double time;
		QueryPerformanceFrequency(&nFreq);
		QueryPerformanceCounter(&nBeginTime);
		DWORD64 msrdata = 0;
		auto tsc1 = __rdtsc();
		Sleep(1);
		auto tsc2 = __rdtsc();
		QueryPerformanceCounter(&nEndTime);
		time = (double)(nEndTime.QuadPart - nBeginTime.QuadPart) / (double)nFreq.QuadPart;
		BusSpeed = (tsc2 - tsc1) / time / (MaxClockSpeed * 10000.0);
//		}
	}
}
void AMD::GetFrequency()
{
	double COF = 0.0, CpuIdd = 0, CpuVID = 0;
	switch (this->ExtFamily)
	{
	case 0x17:
		for (DWORD threadAffinityMask = 0; threadAffinityMask < this->Core; threadAffinityMask++)
		{
			GetBusSpeed(threadAffinityMask);
			GetCurrentPState_17Family(threadAffinityMask, COF, CpuIdd, CpuVID);
			if (BusSpeed < INFINITY)
				CurrentClockSpeed[threadAffinityMask] = COF / ExtClock * BusSpeed;
			else
				CurrentClockSpeed[threadAffinityMask] = COF;
		}
		break;
	case 0x15:
		break;
	default:
		break;
	}
}

void AMD::GetVoltage()
{
	double COF = 0.0, CpuIdd = 0, CpuVID = 0;
	switch (this->ExtFamily)
	{
	case 0x17:
		for (int threadAffinityMask = 0; threadAffinityMask < this->Core; threadAffinityMask++)
		{
			GetCurrentPState_17Family(threadAffinityMask, COF, CpuIdd, CpuVID);
			CoreVID[threadAffinityMask] = CpuVID;
		}
		break;
	case 0x15:
		break;
	default:
		break;
	}
}

#pragma endregion 