LSE_CPS_ID_1 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_2 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:71[21:40]"
LSE_CPS_ID_3 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/csi2_dphy/csi2_dphy.v:149[1] 207[2]"
LSE_CPS_ID_4 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/csi2_dphy/csi2_dphy_dphy_rx.v:349[1] 390[2]"
LSE_CPS_ID_5 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/csi2_dphy/csi2_dphy_dphy_rx.v:254[1] 279[2]"
LSE_CPS_ID_6 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/csi2_dphy/csi2_dphy_dphy_rx.v:297[1] 340[2]"
LSE_CPS_ID_7 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/csi2_dphy/csi2_dphy_dphy_wrapper.v:449[9] 480[10]"
LSE_CPS_ID_8 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_9 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_10 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_11 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_12 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_13 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_14 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:11[11:26]"
LSE_CPS_ID_15 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:12[9:36]"
LSE_CPS_ID_16 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:12[9:36]"
LSE_CPS_ID_17 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:13[9:34]"
LSE_CPS_ID_18 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:13[9:34]"
LSE_CPS_ID_19 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:14[9:31]"
LSE_CPS_ID_20 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:15[9:26]"
LSE_CPS_ID_21 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:17[9:32]"
LSE_CPS_ID_22 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:18[9:29]"
LSE_CPS_ID_23 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:24[9:28]"
LSE_CPS_ID_24 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:25[9:28]"
LSE_CPS_ID_25 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:26[9:31]"
LSE_CPS_ID_26 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:27[9:31]"
LSE_CPS_ID_27 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:34[9:32]"
LSE_CPS_ID_28 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:16[9:32]"
LSE_CPS_ID_29 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:19[9:32]"
LSE_CPS_ID_30 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:29[9:29]"
LSE_CPS_ID_31 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:30[9:36]"
LSE_CPS_ID_32 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:31[9:33]"
LSE_CPS_ID_33 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:32[9:31]"
LSE_CPS_ID_34 "c:/users/eduard/documents/github/fpga-projects/crosslink_csi2toraw10/crosslink_csi2toraw10/crosslink_csi2toraw10.vhd:33[9:28]"
