{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556538692499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556538692499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 07:51:32 2019 " "Processing started: Mon Apr 29 07:51:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556538692499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538692499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware_test -c hardware_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hardware_test -c hardware_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538692499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556538693203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556538693203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../encoder/encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "../encoder/dffe_ref.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellshift " "Found entity 1: trellshift" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trellisterm.v(10) " "Verilog HDL warning at trellisterm.v(10): extended using \"x\" or \"z\"" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556538706672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellisterm " "Found entity 1: trellisterm" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_fifo " "Found entity 1: turbo_fifo" {  } { { "../turbo_encoder/turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706703 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(164) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(164): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 164 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(165) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(165): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(166) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(166): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(167) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(167): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 167 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(168) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(168): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 168 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(169) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(169): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 169 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(171) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(171): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 171 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(172) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(172): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 172 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(173) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(173): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 173 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(174) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(174): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 174 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(175) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(175): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 175 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "turbo_encoder.v(176) " "Verilog HDL Module Instantiation warning at turbo_encoder.v(176): ignored dangling comma in List of Port Connections" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/turbo_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_encoder " "Found entity 1: turbo_encoder" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/read_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/read_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fsm " "Found entity 1: read_fsm" {  } { { "../turbo_encoder/read_fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/read_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/bitshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/turbo_encoder/bitshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitshift " "Found entity 1: bitshift" {  } { { "../turbo_encoder/bitshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/bitshift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_rom " "Found entity 1: encoder_rom" {  } { { "encoder_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/encoder_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware_test.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 hardware_test " "Found entity 1: hardware_test" {  } { { "hardware_test.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correctness_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file correctness_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 correctness_rom " "Found entity 1: correctness_rom" {  } { { "correctness_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/correctness_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538706781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538706781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardware_test " "Elaborating entity \"hardware_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556538707234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 hardware_test.v(36) " "Verilog HDL assignment warning at hardware_test.v(36): truncated value with size 32 to match size of target (13)" {  } { { "hardware_test.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707250 "|hardware_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hardware_test.v(48) " "Verilog HDL assignment warning at hardware_test.v(48): truncated value with size 32 to match size of target (5)" {  } { { "hardware_test.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707250 "|hardware_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 hardware_test.v(66) " "Verilog HDL assignment warning at hardware_test.v(66): truncated value with size 32 to match size of target (13)" {  } { { "hardware_test.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707250 "|hardware_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_rom encoder_rom:c_k " "Elaborating entity \"encoder_rom\" for hierarchy \"encoder_rom:c_k\"" {  } { { "hardware_test.v" "c_k" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram encoder_rom:c_k\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"encoder_rom:c_k\|altsyncram:altsyncram_component\"" {  } { { "encoder_rom.v" "altsyncram_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/encoder_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder_rom:c_k\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"encoder_rom:c_k\|altsyncram:altsyncram_component\"" {  } { { "encoder_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/encoder_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder_rom:c_k\|altsyncram:altsyncram_component " "Instantiated megafunction \"encoder_rom:c_k\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file encoder_rom.mif " "Parameter \"init_file\" = \"encoder_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707344 ""}  } { { "encoder_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/encoder_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556538707344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9j1 " "Found entity 1: altsyncram_v9j1" {  } { { "db/altsyncram_v9j1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/altsyncram_v9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538707453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538707453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v9j1 encoder_rom:c_k\|altsyncram:altsyncram_component\|altsyncram_v9j1:auto_generated " "Elaborating entity \"altsyncram_v9j1\" for hierarchy \"encoder_rom:c_k\|altsyncram:altsyncram_component\|altsyncram_v9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correctness_rom correctness_rom:check_rom " "Elaborating entity \"correctness_rom\" for hierarchy \"correctness_rom:check_rom\"" {  } { { "hardware_test.v" "check_rom" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram correctness_rom:check_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"correctness_rom:check_rom\|altsyncram:altsyncram_component\"" {  } { { "correctness_rom.v" "altsyncram_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/correctness_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "correctness_rom:check_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"correctness_rom:check_rom\|altsyncram:altsyncram_component\"" {  } { { "correctness_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/correctness_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "correctness_rom:check_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"correctness_rom:check_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file correctness_rom.mif " "Parameter \"init_file\" = \"correctness_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707515 ""}  } { { "correctness_rom.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/correctness_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556538707515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9oj1 " "Found entity 1: altsyncram_9oj1" {  } { { "db/altsyncram_9oj1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/altsyncram_9oj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538707578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538707578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9oj1 correctness_rom:check_rom\|altsyncram:altsyncram_component\|altsyncram_9oj1:auto_generated " "Elaborating entity \"altsyncram_9oj1\" for hierarchy \"correctness_rom:check_rom\|altsyncram:altsyncram_component\|altsyncram_9oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbo_encoder turbo_encoder:encoder " "Elaborating entity \"turbo_encoder\" for hierarchy \"turbo_encoder:encoder\"" {  } { { "hardware_test.v" "encoder" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/hardware_test.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 turbo_encoder.v(100) " "Verilog HDL assignment warning at turbo_encoder.v(100): truncated value with size 32 to match size of target (14)" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707640 "|hardware_test|turbo_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 turbo_encoder.v(111) " "Verilog HDL assignment warning at turbo_encoder.v(111): truncated value with size 32 to match size of target (14)" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707640 "|hardware_test|turbo_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 turbo_encoder.v(128) " "Verilog HDL assignment warning at turbo_encoder.v(128): truncated value with size 32 to match size of target (14)" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707640 "|hardware_test|turbo_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 turbo_encoder.v(139) " "Verilog HDL assignment warning at turbo_encoder.v(139): truncated value with size 32 to match size of target (14)" {  } { { "../turbo_encoder/turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707640 "|hardware_test|turbo_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder turbo_encoder:encoder\|encoder:encoder1 " "Elaborating entity \"encoder\" for hierarchy \"turbo_encoder:encoder\|encoder:encoder1\"" {  } { { "../turbo_encoder/turbo_encoder.v" "encoder1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref turbo_encoder:encoder\|encoder:encoder1\|dffe_ref:D2 " "Elaborating entity \"dffe_ref\" for hierarchy \"turbo_encoder:encoder\|encoder:encoder1\|dffe_ref:D2\"" {  } { { "../encoder/encoder.v" "D2" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trellisterm turbo_encoder:encoder\|trellisterm:termination " "Elaborating entity \"trellisterm\" for hierarchy \"turbo_encoder:encoder\|trellisterm:termination\"" {  } { { "../turbo_encoder/turbo_encoder.v" "termination" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alt trellisterm.v(7) " "Verilog HDL or VHDL warning at trellisterm.v(7): object \"alt\" assigned a value but never read" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556538707672 "|hardware_test|turbo_encoder:encoder|trellisterm:termination"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trellshift turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0 " "Elaborating entity \"trellshift\" for hierarchy \"turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\"" {  } { { "../trellis/trellisterm.v" "shiftd0" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "../trellis/trellshift.v" "LPM_SHIFTREG_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"turbo_encoder:encoder\|trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538707719 ""}  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556538707719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm turbo_encoder:encoder\|fsm:control " "Elaborating entity \"fsm\" for hierarchy \"turbo_encoder:encoder\|fsm:control\"" {  } { { "../turbo_encoder/turbo_encoder.v" "control" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(32) " "Verilog HDL assignment warning at fsm.v(32): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(41) " "Verilog HDL assignment warning at fsm.v(41): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(53) " "Verilog HDL assignment warning at fsm.v(53): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(59) " "Verilog HDL assignment warning at fsm.v(59): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(69) " "Verilog HDL assignment warning at fsm.v(69): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(76) " "Verilog HDL assignment warning at fsm.v(76): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(84) " "Verilog HDL assignment warning at fsm.v(84): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(93) " "Verilog HDL assignment warning at fsm.v(93): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(99) " "Verilog HDL assignment warning at fsm.v(99): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(104) " "Verilog HDL assignment warning at fsm.v(104): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(115) " "Verilog HDL assignment warning at fsm.v(115): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(122) " "Verilog HDL assignment warning at fsm.v(122): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(129) " "Verilog HDL assignment warning at fsm.v(129): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(137) " "Verilog HDL assignment warning at fsm.v(137): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 "|hardware_test|turbo_encoder:encoder|fsm:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbo_fifo turbo_encoder:encoder\|turbo_fifo:lengthfifo " "Elaborating entity \"turbo_fifo\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\"" {  } { { "../turbo_encoder/turbo_encoder.v" "lengthfifo" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538707734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\"" {  } { { "../turbo_encoder/turbo_fifo.v" "scfifo_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\"" {  } { { "../turbo_encoder/turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component " "Instantiated megafunction \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556538708033 ""}  } { { "../turbo_encoder/turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556538708033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f3a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f3a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f3a1 " "Found entity 1: scfifo_f3a1" {  } { { "db/scfifo_f3a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/scfifo_f3a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f3a1 turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated " "Elaborating entity \"scfifo_f3a1\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m9a1 " "Found entity 1: a_dpfifo_m9a1" {  } { { "db/a_dpfifo_m9a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m9a1 turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo " "Elaborating entity \"a_dpfifo_m9a1\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\"" {  } { { "db/scfifo_f3a1.tdf" "dpfifo" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/scfifo_f3a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6i1 " "Found entity 1: altsyncram_r6i1" {  } { { "db/altsyncram_r6i1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/altsyncram_r6i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6i1 turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|altsyncram_r6i1:FIFOram " "Elaborating entity \"altsyncram_r6i1\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|altsyncram_r6i1:FIFOram\"" {  } { { "db/a_dpfifo_m9a1.tdf" "FIFOram" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jm8 " "Found entity 1: cmpr_jm8" {  } { { "db/cmpr_jm8.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/cmpr_jm8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jm8 turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cmpr_jm8:almost_full_comparer " "Elaborating entity \"cmpr_jm8\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cmpr_jm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m9a1.tdf" "almost_full_comparer" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jm8 turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cmpr_jm8:three_comparison " "Elaborating entity \"cmpr_jm8\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cmpr_jm8:three_comparison\"" {  } { { "db/a_dpfifo_m9a1.tdf" "three_comparison" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ib " "Found entity 1: cntr_0ib" {  } { { "db/cntr_0ib.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/cntr_0ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ib turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cntr_0ib:rd_ptr_msb " "Elaborating entity \"cntr_0ib\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cntr_0ib:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m9a1.tdf" "rd_ptr_msb" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_di7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_di7 " "Found entity 1: cntr_di7" {  } { { "db/cntr_di7.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/cntr_di7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_di7 turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cntr_di7:usedw_counter " "Elaborating entity \"cntr_di7\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cntr_di7:usedw_counter\"" {  } { { "db/a_dpfifo_m9a1.tdf" "usedw_counter" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ib " "Found entity 1: cntr_1ib" {  } { { "db/cntr_1ib.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/cntr_1ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556538708515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556538708515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ib turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cntr_1ib:wr_ptr " "Elaborating entity \"cntr_1ib\" for hierarchy \"turbo_encoder:encoder\|turbo_fifo:lengthfifo\|scfifo:scfifo_component\|scfifo_f3a1:auto_generated\|a_dpfifo_m9a1:dpfifo\|cntr_1ib:wr_ptr\"" {  } { { "db/a_dpfifo_m9a1.tdf" "wr_ptr" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/hardware_test/db/a_dpfifo_m9a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556538708515 ""}
