<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="363" />
   <clocksource preferredWidth="363" />
   <frequency preferredWidth="344" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project,Project/TUM" />
 <window width="1366" height="728" x="0" y="0" />
 <generation synthesis="1" />
 <hdlexample language="VERILOG" />
</preferences>
