#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002a073aa5f60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002a073aa60f0 .scope module, "PC_tb" "PC_tb" 3 1;
 .timescale 0 0;
v000002a073a72bf0_0 .var "CLK", 0 0;
v000002a0739ebda0_0 .net "PC_OUT_tb", 4 0, v000002a0739ea5b0_0;  1 drivers
v000002a0739ebe40_0 .var "RST", 0 0;
S_000002a073a72830 .scope module, "uut" "PC" 3 7, 4 1 0, S_000002a073aa60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 5 "PC_OUT";
v000002a073a73170_0 .net "CLK", 0 0, v000002a073a72bf0_0;  1 drivers
v000002a0739ea5b0_0 .var "PC_OUT", 4 0;
v000002a073a72b50_0 .net "RST", 0 0, v000002a0739ebe40_0;  1 drivers
E_000002a0739ec740 .event posedge, v000002a073a72b50_0, v000002a073a73170_0;
S_000002a073a729c0 .scope begin, "PC" "PC" 4 7, 4 7 0, S_000002a073a72830;
 .timescale 0 0;
    .scope S_000002a073a72830;
T_0 ;
    %wait E_000002a0739ec740;
    %fork t_1, S_000002a073a729c0;
    %jmp t_0;
    .scope S_000002a073a729c0;
t_1 ;
    %load/vec4 v000002a073a72b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a0739ea5b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a0739ea5b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002a0739ea5b0_0, 0;
T_0.1 ;
    %end;
    .scope S_000002a073a72830;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a073aa60f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000002a073a72bf0_0;
    %inv;
    %store/vec4 v000002a073a72bf0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a073aa60f0;
T_2 ;
    %vpi_call/w 3 16 "$display", "PC Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a073a72bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0739ebe40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0739ebe40_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002a073aa60f0;
T_3 ;
    %vpi_call/w 3 26 "$dumpfile", "pc.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./verif/PC_tb.sv";
    "./src/PC.sv";
