set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {ALU_final.vho ALU_final_vhd.sdo}}
}
