$comment
	File created using the following command:
		vcd file sseg.msim.vcd -direction
$end
$date
	Thu Nov 09 07:54:43 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sseg_vlg_vec_tst $end
$var reg 4 ! bcd [3:0] $end
$var reg 1 " sign $end
$var wire 1 # leds [0] $end
$var wire 1 $ leds [1] $end
$var wire 1 % leds [2] $end
$var wire 1 & leds [3] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [5] $end
$var wire 1 ) leds [6] $end
$var wire 1 * leds2 [0] $end
$var wire 1 + leds2 [1] $end
$var wire 1 , leds2 [2] $end
$var wire 1 - leds2 [3] $end
$var wire 1 . leds2 [4] $end
$var wire 1 / leds2 [5] $end
$var wire 1 0 leds2 [6] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 Mux6~0_combout $end
$var wire 1 9 Mux5~0_combout $end
$var wire 1 : Mux4~0_combout $end
$var wire 1 ; Mux3~0_combout $end
$var wire 1 < Mux2~0_combout $end
$var wire 1 = Mux1~0_combout $end
$var wire 1 > Mux0~0_combout $end
$var wire 1 ? bcd~combout [3] $end
$var wire 1 @ bcd~combout [2] $end
$var wire 1 A bcd~combout [1] $end
$var wire 1 B bcd~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 !
1"
1)
1(
1'
1&
1%
0$
0#
10
0/
0.
0-
0,
0+
0*
x1
02
13
x4
15
16
17
18
09
0:
0;
0<
1=
1>
1B
1A
0@
1?
$end
#1000000
