

# 一、填空题

1. #### 导通，截止

2. #### 关，高电平，开，低电平

3.  #### $3.0，0.35$

4.  #### ECL,TTL,CMOS，CMOS,TTL,ECL，CMOS,TTL,ECL

5.  #### $0,1$ 

6. #### $\overline F=(A+B)(\overline C+\overline D)$ ， $F^*=(\overline A+\overline B)(C+D)$ 

7. #### $F=A\overline B+AC+\overline CD$ 

8. #### 存储电路，反馈电路，输入信号

9. #### 编码

10. #### 译码，$n$ ，$2^n$ 

11. #### $1111110111$

<div style="page-break-after: always;"></div>

# 二、选择题

1. #### ③

2.  #### ④

3. #### ②

4. #### ④

5. #### ①

   $$
   \begin{align}
   F&=AB+\overline AC+\overline BC+\overline CD+\overline D\\
   &=AB+C(\overline A+\overline B)+\overline CD+\overline D\\
   &=AB+\overline{AB}C+\overline CD+\overline D\\
   &=AB+\overline{AB}C+\overline CD+AB\overline D+\overline{AB}\overline D\\
   &=AB(1+\overline D)+\overline{AB}(C+\overline D)+\overline CD\\
   &=AB+\overline{AB}\overline{\overline CD}+\overline CD\\
   &=AB+\overline{AB}\overline{\overline CD}+AB\overline CD+\overline{AB}\overline CD\\
   &=AB(1+\overline CD)+\overline{AB}(\overline CD+\overline{\overline CD})\\
   &=AB+\overline{AB}\\
   &=1
   \end{align}
   $$

6. #### ②

   $$
   F=\overline{0+1\cdot\overline1}(0+1)\\
   F=\overline{0+0}\cdot1\\
   F=1\cdot1=1
   $$

7. #### ③

   $$
   A\oplus B=A\overline B+\overline AB\\
   \overline A\oplus\overline B=\overline AB+A\overline B\\
   \therefore A\oplus B=\overline A\oplus\overline B
   $$

8. #### ③

9. #### ③

10. #### ②

11. #### ④

<div style="page-break-after: always;"></div>

# 问答与计算题

1.  
   $$
   \begin{align}
   ABC+\overline ABD&=ABC(D+\overline D)+\overline ABD(C+\overline C)\\
   &=ABCD+ABC\overline D+\overline ABCD+\overline AB\overline CD\\
   &=m_5+m_7+m_{14}+m_{15}
   \end{align}
$$
   
   
   
2. 
   $$
   \begin{align}
   F&=\overline{AB+BC}+A\overline C\\
   &=\overline{AB}\cdot\overline{BC}+A\overline C\\
   &=(\overline A+\overline B)(\overline B+\overline C)+A\overline C\\
   &=\overline A\cdot\overline B+\overline A\cdot\overline C+\overline B\cdot\overline B+\overline B\cdot\overline C+A\cdot\overline C\\
   &=\overline A\cdot\overline B+\overline C(A+\overline A)+\overline B(1+\overline C)\\
   &=\overline A\cdot\overline B+\overline C+\overline B\\
   &=\overline B(1+\overline A)+\overline C\\
   &=\overline B+\overline C
   \end{align}
   $$

   <div style="page-break-after: always;"></div>

3. #### 真值表如下

   |  A   |  B   |  C   | OUT  |
   | :--: | :--: | :--: | :--: |
   | $0$  | $0$  | $0$  | $0$  |
   | $0$  | $0$  | $1$  | $0$  |
   | $0$  | $1$  | $0$  | $0$  |
   | $0$  | $1$  | $1$  | $1$  |
   | $1$  | $0$  | $0$  | $0$  |
   | $1$  | $0$  | $1$  | $1$  |
   | $1$  | $1$  | $0$  | $1$  |
   | $1$  | $1$  | $1$  | $1$  |
   $OUT=BC+AC+AB+ABC=AB+AC+BC$ 

   ### Verilog HDL 程序

   ```verilog
   module temperature(A,B,C,OUT);
   	input A, B, C;
   	output OUT;
   
   	assign OUT = A & B | B & C | A & C;
   
   endmodule
   ```

   <div style="page-break-after: always;"></div>

4.  
   $$
   \overline BC\overline D+B\overline CD+ACD+\overline AB\overline{CD}+\overline{AB}CD+B\overline{CD}+BCD\\
   \implies\overline BC\overline D+B\overline CD+\overline AB\overline{CD}+(A+\overline{AB})CD+B(\overline{CD}+CD)\\
   \implies\overline BC\overline D+B\overline CD+\overline AB\overline{CD}+(A+\overline{A}+\overline B)CD+B\\
   \implies\overline BC\overline D+B\overline CD+\overline AB\overline{CD}+CD+B\\
   \implies C(\overline B\overline D+D)+B(1+\overline CD+\overline A\overline{CD})\\
   \implies C(D+\overline D)(D+\overline B)+B\\
   \implies C(D+\overline B)+B\\
   \implies CD+C\overline B+B\\
   \implies(B+\overline B)(B+C)+CD\\
   \implies B+C+CD\\
   \implies B+C(1+D)\\
   \implies B+C
   $$

   <div style="page-break-after: always;"></div>

5. #### 利用$4$个CT74151多路选择器和ABC让各个多路选择器来按位输出，然后用2线-4线译码器$(74139)$ 控制多路选择器的输出，就可以完成32位的多路选择器了。

   #### 实现方法如下图

   ![image-20201009224407581](C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201009224407581.png)

   <div style="page-break-after: always;"></div>

6. #### (1) 三进制半加器

   ![adder](D:\buaa file\Computer Architecture\Logisim\adder.png)

   <div style="page-break-after: always;"></div>

   #### (2) 三进制全加器

   <img src="D:\buaa file\Computer Architecture\Logisim\fulladder.png" alt="fulladder" style="zoom:50%;" />

   <div style="page-break-after: always;"></div>

7. #### (1) 真值表如下

   | $x_3$ | $x_2$ | $x_1$ | $x_0$ | $a$  | $b$  | $c$  | $d$  | $e$  | $f$  | $g$  | **out** |
   | :---: | :---: | :---: | :---: | :--: | :--: | :--: | :--: | :--: | :--: | :--: | :-----: |
   |   $0$   |   $0$   |   $0$   |   $0$   | $1$ | $1$ | $1$ | $1$ | $1$ | $1$ | $0$ | $0$ |
   |   $0$   |   $0$   |   $0$   |   $1$   | $0$ | $0$ | $0$ | $0$ | $1$ | $1$ | $0$ | $1$ |
   | $0$ | $0$ | $1$ | $0$ | $1$ | $0$ | $1$ | $1$ | $0$ | $1$ | $1$ | $2$ |
   | $0$ | $0$ | $1$ | $1$ | $1$ | $0$ | $0$ | $1$ | $1$ | $1$ | $1$ | $3$ |
   | $0$ | $1$ | $0$ | $0$ | $0$ | $1$ | $0$ | $0$ | $1$ | $1$ | $1$ | $4$ |
   | $0$ | $1$ | $0$ | $1$ | $1$ | $1$ | $0$ | $1$ | $1$ | $0$ | $1$ | $5$ |
   | $0$ | $1$ | $1$ | $0$ | $1$ | $1$ | $1$ | $1$ | $1$ | $0$ | $1$ | $6$ |
   | $0$ | $1$ | $1$ | $1$ | $1$ | $0$ | $0$ | $0$ | $1$ | $1$ | $0$ | $7$ |
   | $1$ | $0$ | $0$ | $0$ | $1$ | $1$ | $1$ | $1$ | $1$ | $1$ | $1$ | $8$ |
   | $1$ | $0$ | $0$ | $1$ | $1$ | $1$ | $0$ | $1$ | $1$ | $1$ | $1$ | $9$ |
   | $1$ | $0$ | $1$ | $0$ | $1$ | $1$ | $1$ | $0$ | $1$ | $1$ | $1$ | $A$ |
   | $1$ | $0$ | $1$ | $1$ | $0$ | $1$ | $1$ | $1$ | $1$ | $0$ | $1$ | $B$ |
   | $1$ | $1$ | $0$ | $0$ | $1$ | $1$ | $1$ | $1$ | $0$ | $0$ | $0$ | $C$ |
   | $1$ | $1$ | $0$ | $1$ | $0$ | $0$ | $1$ | $1$ | $1$ | $1$ | $1$ | $D$ |
   | $1$ | $1$ | $1$ | $0$ | $1$ | $1$ | $1$ | $1$ | $0$ | $0$ | $1$ | $E$ |
   | $1$ | $1$ | $1$ | $1$ | $1$ | $1$ | $1$ | $0$ | $0$ | $0$ | $1$ | $F$ |

   <div style="page-break-after: always;"></div>

   #### (2)

   $$
   a=m_0+m_2+m_3+m_5+m_6+m_7+m_8+m_9+m_{10}+m_{12}+m_{14}+m_{15}
   $$

   <h3><center>a的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010155708667.png" alt="image-20201010155708667" style="zoom:50%;" />

   
   $$
   化简得\\
   a=\overline x_2\overline x_0+\overline x_3x_1+\overline x_3x_2x_0+x_2x_1+x_3\overline x_2\overline x_1+x_3\overline x_0
   $$

   <div style="page-break-after: always;"></div>

   $$
   b=m_0+m_4+m_5+m_6+m_8+m_9+m_{10}+m_{11}+m_{12}+m_{14}+m_{15}
   $$

   <h3><center>b的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010161659523.png" alt="image-20201010161659523" style="zoom:50%;" />

   
   $$
   化简得\\b=\overline x_1\overline x_0+\overline x_3x_2\overline x_1+x_2\overline x_0+x_3\overline x_2+x_3x_1
   $$

   <div style="page-break-after: always;"></div>

   $$
   c=m_0+m_2+m_6+m_8+m_{10}+m_{11}+m_{12}+m_{13}+m_{14}+m_{15}
   $$

   <h3><center>c的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010174551716.png" alt="image-20201010174551716" style="zoom:50%;" />

   
   $$
   化简得\\c=\overline x_2\overline x_0+x_1\overline x_0+x_3x_1+x_3x_2
   $$

   <div style="page-break-after: always;"></div>

   $$
   d=m_0+m_2+m_3+m_5+m_6+m_8+m_9+m_{11}+m_{12}+m_{13}+m_{14}
   $$

   <h3><center>d的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010165201865.png" alt="image-20201010165201865" style="zoom:50%;" />

   
   $$
   化简得\\d=\overline x_3\overline x_2\overline x_0+\overline x_2x_1x_0+x_2\overline x_1x_0+x_2x_1\overline x_0+x_3\overline x_1
   $$

   <div style="page-break-after: always;"></div>

   $$
   e=m_0+m_1+m_3+m_4+m_5+m_6+m_7+m_8+m_9+m_{10}+m_{11}+m_{13}
   $$

   <h3><center>e的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010170910913.png" alt="image-20201010170910913" style="zoom:50%;" />

   
   $$
   化简得\\
   e=\overline x_2\overline x_1+\overline x_2x_0+\overline x_1x_0+\overline x_3x_2+x_3\overline x_2
   $$

   <div style="page-break-after: always;"></div>

   $$
   f=m_0+m_1+m_2+m_3+m_4+m_5+m_7+m_8+m_9+m_{10}+m_{13}
   $$

   <h3><center>f的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010172255689.png" alt="image-20201010172255689" style="zoom:50%;" />

   
   $$
   化简得\\
   f=\overline x_3\overline x_2+\overline x_3x_1+\overline x_3\overline x_0+x_1\overline x_0+\overline x_2\overline x_1
   $$

   <div style="page-break-after: always;"></div>

   $$
   g=m_2+m_3+m_4+m_5+m_6+m_8+m_9+m_{10}+m_{11}+m_{13}+m_{14}+m_{15}
   $$

   <h3><center>g的卡诺图</center></h3>

   <img src="C:\Users\jinann\AppData\Roaming\Typora\typora-user-images\image-20201010174437643.png" alt="image-20201010174437643" style="zoom:50%;" />

   
   $$
   化简得\\
   g=\overline x_2x_1+x_1\overline x_0+\overline x_3x_2\overline x_1+x_3\overline x_2+x_3x_0
   $$

   <div style="page-break-after: always;"></div>

   #### (3) Verilog HDL 程序

   ```Verilog
   module light(x,a,b,c,d,e,f,g);
   	input [3:0] x;
   	output a, b, c, d, e, f, g;
   
   	assign a = ~x[2] & ~x[0] | ~x[3] & x[1] | ~x[3] & x[2] & x[0] | x[2] & x[1] | x[3] & ~x[2] & ~x[1] | x[3] & ~x[0];
   	assign b = ~x[1] & ~x[0] | ~x[3] & x[2] & ~x[1] | x[2] & ~x[0] | x[3] & ~x[2] | x[3] & x[1];
   	assign c = ~x[2] & ~x[0] |  x[1] & x[0] |  x[3] & x[1] | x[3] & x[2];
   	assign d = ~x[3] & ~x[2] & ~x[0] | ~x[2] & x[1] & x[0] | x[2] & ~x[1] & x[0] | x[2] & ~x[1] & x[0] | x[2] & x[1] & ~x[0] | x[3] & ~x[1];
   	assign e = ~x[2] & ~x[1] | ~x[2] & x[0] | ~x[1] & x[0] | ~x[3] & x[2] | x[3] & ~x[2];
   	assign f = ~x[3] & ~x[2] | ~x[3] & x[1] | ~x[3] & ~x[0] | x[1] & ~x[0] | ~x[2] & ~x[1];
   	assign g = ~x[2] & x[1] | x[1] & ~x[0] | ~x[3] & x[2] & ~x[1] | x[3] & ~x[2] | x[3] & x[0];
   
   endmodule
   ```

   