0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/cla_gate.v,1557504926,verilog,,C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/claadder_gate.v,,cla_gate,,,,,,,,
C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/claadder_gate.v,1557504926,verilog,,C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/fulladder_with_pg_gate.v,,claadder_gate,,,,,,,,
C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/claadder_gate_tb.v,1557504926,verilog,,,,claadder_gate_tb,,,,,,,,
C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/fulladder_with_pg_gate.v,1557504926,verilog,,C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/claadder_gate_tb.v,,fulladder_with_pg_gate,,,,,,,,
C:/Users/SET253-19U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_1_1/iporfirio_9_1_1/iporfirio_9_1_1.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
