
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../proj/">
      
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.6">
    
    
      
        <title>Verilog 基础语法 - 2024 数字逻辑设计 实验指导</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.50c56a3b.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#verilog" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="2024 数字逻辑设计 实验指导" class="md-header__button md-logo" aria-label="2024 数字逻辑设计 实验指导" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            2024 数字逻辑设计 实验指导
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Verilog 基础语法
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="2024 数字逻辑设计 实验指导" class="md-nav__button md-logo" aria-label="2024 数字逻辑设计 实验指导" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    2024 数字逻辑设计 实验指导
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    数字逻辑设计 实验介绍
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab4/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验四  EDA 工具的使用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab5/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验五  译码器设计与开关、LED 交互的应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab6/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验六  子板七段数码管交互的应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab7/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验七  多路选择器设计及应用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab8/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验八  加减法器与ALU基本原理与设计
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../lab9/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验九 锁存器与触发器基本原理
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../labA/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验十 VGA交互的使用
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../labB/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    实验十一 时序电路设计
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../proj/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    课程设计要求
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Verilog 基础语法
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Verilog 基础语法
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      一 实验目的
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      二 实验环境
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      三 实验原理
    </span>
  </a>
  
    <nav class="md-nav" aria-label="三 实验原理">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_verilog_hdl" class="md-nav__link">
    <span class="md-ellipsis">
      1. 什么是Verilog HDL
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      2. Verilog有什么意义
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3verilog" class="md-nav__link">
    <span class="md-ellipsis">
      3.Verilog代码的设计方法
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3.Verilog代码的设计方法">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      自顶向下设计思想
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      行为级描述
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#verilog_1" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog代码的设计流程
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      4. Verilog代码的基础知识
    </span>
  </a>
  
    <nav class="md-nav" aria-label="4. Verilog代码的基础知识">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      语句、注释与格式
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      标识符与关键字
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      表达式表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      数值表示
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      数据类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      运算符
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      宏定义
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#5verilog" class="md-nav__link">
    <span class="md-ellipsis">
      5.Verilog代码的赋值
    </span>
  </a>
  
    <nav class="md-nav" aria-label="5.Verilog代码的赋值">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      连续赋值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      过程赋值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      过程连续赋值
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#6" class="md-nav__link">
    <span class="md-ellipsis">
      6.模块与端口
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#7verilog" class="md-nav__link">
    <span class="md-ellipsis">
      7.Verilog代码的过程结构
    </span>
  </a>
  
    <nav class="md-nav" aria-label="7.Verilog代码的过程结构">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#initial" class="md-nav__link">
    <span class="md-ellipsis">
      initial语句
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#always" class="md-nav__link">
    <span class="md-ellipsis">
      always语句
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#8verilog" class="md-nav__link">
    <span class="md-ellipsis">
      8.Verilog代码的语句
    </span>
  </a>
  
    <nav class="md-nav" aria-label="8.Verilog代码的语句">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_16" class="md-nav__link">
    <span class="md-ellipsis">
      条件语句
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_17" class="md-nav__link">
    <span class="md-ellipsis">
      多路分支语句
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_18" class="md-nav__link">
    <span class="md-ellipsis">
      循环语句
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      一 实验目的
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      二 实验环境
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      三 实验原理
    </span>
  </a>
  
    <nav class="md-nav" aria-label="三 实验原理">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1_verilog_hdl" class="md-nav__link">
    <span class="md-ellipsis">
      1. 什么是Verilog HDL
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      2. Verilog有什么意义
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3verilog" class="md-nav__link">
    <span class="md-ellipsis">
      3.Verilog代码的设计方法
    </span>
  </a>
  
    <nav class="md-nav" aria-label="3.Verilog代码的设计方法">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_4" class="md-nav__link">
    <span class="md-ellipsis">
      自顶向下设计思想
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_5" class="md-nav__link">
    <span class="md-ellipsis">
      行为级描述
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#verilog_1" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog代码的设计流程
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4_verilog" class="md-nav__link">
    <span class="md-ellipsis">
      4. Verilog代码的基础知识
    </span>
  </a>
  
    <nav class="md-nav" aria-label="4. Verilog代码的基础知识">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_6" class="md-nav__link">
    <span class="md-ellipsis">
      语句、注释与格式
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_7" class="md-nav__link">
    <span class="md-ellipsis">
      标识符与关键字
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_8" class="md-nav__link">
    <span class="md-ellipsis">
      表达式表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_9" class="md-nav__link">
    <span class="md-ellipsis">
      数值表示
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_10" class="md-nav__link">
    <span class="md-ellipsis">
      数据类型
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_11" class="md-nav__link">
    <span class="md-ellipsis">
      运算符
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_12" class="md-nav__link">
    <span class="md-ellipsis">
      宏定义
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#5verilog" class="md-nav__link">
    <span class="md-ellipsis">
      5.Verilog代码的赋值
    </span>
  </a>
  
    <nav class="md-nav" aria-label="5.Verilog代码的赋值">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_13" class="md-nav__link">
    <span class="md-ellipsis">
      连续赋值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_14" class="md-nav__link">
    <span class="md-ellipsis">
      过程赋值
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_15" class="md-nav__link">
    <span class="md-ellipsis">
      过程连续赋值
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#6" class="md-nav__link">
    <span class="md-ellipsis">
      6.模块与端口
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#7verilog" class="md-nav__link">
    <span class="md-ellipsis">
      7.Verilog代码的过程结构
    </span>
  </a>
  
    <nav class="md-nav" aria-label="7.Verilog代码的过程结构">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#initial" class="md-nav__link">
    <span class="md-ellipsis">
      initial语句
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#always" class="md-nav__link">
    <span class="md-ellipsis">
      always语句
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#8verilog" class="md-nav__link">
    <span class="md-ellipsis">
      8.Verilog代码的语句
    </span>
  </a>
  
    <nav class="md-nav" aria-label="8.Verilog代码的语句">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#_16" class="md-nav__link">
    <span class="md-ellipsis">
      条件语句
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_17" class="md-nav__link">
    <span class="md-ellipsis">
      多路分支语句
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_18" class="md-nav__link">
    <span class="md-ellipsis">
      循环语句
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<h1 id="verilog">Verilog 基础语法<a class="headerlink" href="#verilog" title="Permanent link">&para;</a></h1>
<h2 id="_1">一    实验目的<a class="headerlink" href="#_1" title="Permanent link">&para;</a></h2>
<ol>
<li>理解 Verilog 代码的意义</li>
<li>熟悉理解 Verilog 代码的基础语法</li>
<li>掌握基础的 Verilog 代码应用</li>
</ol>
<h2 id="_2">二    实验环境<a class="headerlink" href="#_2" title="Permanent link">&para;</a></h2>
<ol>
<li>EDA 工具： Vivado（可以选择使用 vscode 帮助编辑 verilog ）</li>
<li>SWORD 开发板</li>
<li>操作系统： Windows 10+</li>
</ol>
<h2 id="_3">三    实验原理<a class="headerlink" href="#_3" title="Permanent link">&para;</a></h2>
<h3 id="1_verilog_hdl">1. 什么是Verilog HDL<a class="headerlink" href="#1_verilog_hdl" title="Permanent link">&para;</a></h3>
<p>Verilog HDL 是一种硬件描述语言，以文本形式来描述数字系统硬件的结构和行为的语言，用它可以表示逻辑电路图、逻辑表达式，还可以表示数字逻辑系统所完成的逻辑功能。设计者可以用它进行各种级别的逻辑设计，可用它进行<strong>仿真验证、时序分析、逻辑综合</strong>，它也是目前应用最广泛的一种硬件描述语言。</p>
<h3 id="2_verilog">2. Verilog有什么意义<a class="headerlink" href="#2_verilog" title="Permanent link">&para;</a></h3>
<p>在之前的几个实验，大家可以发现，我们都是通过 Logisim Evolution 作图来进行电路设计，这也是最直接的一种逻辑设计方式，我们直接将不同的门电路通过线路来连接，并实现不同的逻辑功能。但是在设计完电路图之后，大家会发现我们设计的电路最后都转化为文本代码的形式才能在 vivado 上使用（Lab4 四-1），这里实际上就是 Logisim Evolution 软件将我们所作的电路图，转化为了 Verilog 代码，同时，Verilog 代码也可以转化为电路图。</p>
<p>而且大家可以想象一下，我们当前设计的仅仅是最简单的逻辑电路，我们可以通过一个个画图来实现，但是如果我们需要设计一个简单的计算器，或者设计一个小游戏，甚至一个 CPU ，那整体的工作量将是巨大的，我们不可能通过电路图的设计来一步步完成，因此我们需要一个更快、更有效率的硬件设计方法来实现。</p>
<p>同时，我们还发现在完成电路后，我们可以通过一段 Verilog 代码来进行模拟（Lab4 四-2），我们可以用 Verilog 代码模拟不同的输入，然后观察整个电路输出，从而判断我们的电路逻辑是否有错。</p>
<p>最后，我们需要增加引脚文件，对整个电路进行综合，就可以将电路上板验证。</p>
<p>刚刚我们提到的三个步骤，其实就对应了它的三个作用，<strong>仿真验证、时序分析、逻辑综合</strong>，我们在后面的实验中，尤其是最后的大程中，我们将大量的用到 Verilog代码 。不仅在数字逻辑设计这门课，包括后续的计算机组成、计算机系统概论中，我们也基本通过Verilog语言来进行硬件设计编程。因此，在后面的实验中，除了必要的需要设计图来理解电路外，我们都将要求使用Verilog代码来进行实验。</p>
<h3 id="3verilog">3.Verilog代码的设计方法<a class="headerlink" href="#3verilog" title="Permanent link">&para;</a></h3>
<p>Verilog 代码与同学们之前学习的 C 语言有很多相似之处，比如自顶向下设计思想、模块化编程、循环语句、条件语句、多路分支语句等，但是又与 C 语言大不相同，因为这是一个<strong>硬件描述语言</strong>，最后所有代码都将转化为各种门与电路的相连，无论何时同学们都应记住这一点，将 Verilog 代码当作真实的硬件电路去设计，而不是将 C 语言编程的那一套照搬到 Verilog 编程中去。</p>
<h4 id="_4">自顶向下设计思想<a class="headerlink" href="#_4" title="Permanent link">&para;</a></h4>
<p><img alt="自顶向下设计思想示意图" src="../img/lab6/2.jpg" /></p>
<p>在 Verilog 代码设计中，我们要有自顶向下设计思想的思路，这里也有模块化思想在里面。大家在最开始的几个 lab 中设计了最基础的逻辑门，比如与门、非门等，但是在 lab4 的设计中，我们发现可以直接调用这些门，而不是将其中的细节再一一展示。这里我们就可以理解为，lab4 的工程是顶层模块，子模块就是一个个门。</p>
<p>下面我们再举一个例子，比方说我需要设计一个可以处理加减乘除的计算器（这个其实就是我们后续的实验 ALU 器件），那这个计算器就是我的顶层逻辑，下面我需要开始思考，如果直接设计这个计算器比较困难，如果有一个模块，他可以处理加减乘除中的一个计算就可以了（功能更简单的子模块），那我就可以用这四个小模块来组成计算器这个顶层模块。下面我们再分别考虑仅能处理单一加减乘除的子模块，我们就可以用不同的门来实现，这个门就是子模块的叶单元。</p>
<p>这样，我们就从需要设计一个大的多种功能的计算器，变成了设计四个小的单一功能的子模块，这样还有一个好处就是顶层模块不会因为内容太多太乱而影响我的 debug ，子模块也相对简单独立，如果有其他需要加法器或者减法器的需求时，我们也可以直接调用子模块而不必重新设计，增加了复用性。</p>
<h4 id="_5">行为级描述<a class="headerlink" href="#_5" title="Permanent link">&para;</a></h4>
<p>我们使用 Verilog 代码编程的思路不同于直接作图。</p>
<p>直接作图是结构级描述，而 Verilog 代码编程则是 行为级描述。</p>
<p>大家回顾我们在作图的时候，是不是在对一个电路的内部各类门器件等的结构进行设计，侧重对模块内部结构实现的具体描述。<br />
譬如我需要摆几个与门，几个或门，如何连接。</p>
<p>但是在 Verilog 编程时，我们则是侧重对模块行为功能的抽象描述。譬如这里需要进行多路选择我就用case语句，这里需要条件判断就用if语句等等。</p>
<p>下面我们举一个很简单的例子来说明这件事，现在有三个位宽为1的输入A、B、C，一个位宽为1的输出S。</p>
<p>我们希望实现当 C = 0 时，S 输出 A 的值；当 C = 1 时，S 输出 B 的值。</p>
<p>这是一个很简单的二路选择器，如果我们采用作图来实现，则考虑如何利用与非门来实现这个结果，规划结构，最后作图如下：</p>
<p><img alt="二路选择器" src="../img/lab6/3.jpg" /></p>
<p>我们会发现我们思考的方式是在构建这个结构，即用与非门如何实现这个功能，在构建门器件与电路的结构。</p>
<p>如果用Verilog编程的角度来思考，我们则会考虑输入的 A、B、C 三个变量与输出的 S 之间存在一个条件选择关系，因此我们可以使用if条件语句或者条件操作符来实现。</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">mux2to1</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">A</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">B</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">C</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">S</span>
<span class="p">)</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">S</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">B</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
</code></pre></div>

<h4 id="verilog_1">Verilog代码的设计流程<a class="headerlink" href="#verilog_1" title="Permanent link">&para;</a></h4>
<p>这部分我们在实验中一般不会设计，感兴趣的同学可以通过<a href="https://www.runoob.com/w3cnote/verilog-design-method.html" title="设计流程">这里</a>自行查看。</p>
<h3 id="4_verilog">4. Verilog代码的基础知识<a class="headerlink" href="#4_verilog" title="Permanent link">&para;</a></h3>
<h4 id="_6">语句、注释与格式<a class="headerlink" href="#_6" title="Permanent link">&para;</a></h4>
<p>Verilog 中每个语句需要以&rdquo;;&rdquo;结尾，空白符（换行、制表、空格）都没有实际的意义，在编译阶段可忽略。</p>
<p>同时 Verilog 代码格式自由，可以在一行内编写，也可以在多行内编写。这里推荐大家在写 Verilog 代码时有良好的排版习惯，方便自己对代码的理解和后期的 debug 。</p>
<p>同时在Verilog中用&rdquo;//&rdquo;进行单行注释，用&rdquo;/<em> &hellip; </em>/&rdquo;进行多行注释</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 不好的编程习惯</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">results</span><span class="w"> </span><span class="p">;</span><span class="k">assign</span><span class="w"> </span><span class="n">results</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="w"> </span><span class="err">：</span><span class="w"> </span><span class="p">(</span><span class="n">b</span><span class="o">==</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="w"> </span><span class="err">：</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="w"> </span><span class="p">;</span>

<span class="c1">// 良好的编程习惯</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">results</span><span class="w"> </span><span class="p">;</span>
<span class="k">assign</span><span class="w">      </span><span class="n">results</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="w"> </span><span class="err">：</span>
<span class="w">                      </span><span class="p">(</span><span class="n">b</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="w"> </span><span class="err">：</span>
<span class="w">                      </span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="w"> </span><span class="p">;</span>
</code></pre></div>

<h4 id="_7">标识符与关键字<a class="headerlink" href="#_7" title="Permanent link">&para;</a></h4>
<p>标识符可以是任意一组字母、数字、$ 符号和 _(下划线)符号的合，但标识符的第一个字符必须是字母或者下划线，不能以数字或者美元符开始，标识符也区分大小写。<br />
关键字是 Verilog 中预留的用于定义语言结构的特殊标识符。</p>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">counter</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//reg 为关键字， counter 为标识符</span>
<span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">;</span><span class="w"> </span><span class="c1">//input 为关键字，clk 为标识符</span>
<span class="k">input</span><span class="w"> </span><span class="n">CLK</span><span class="p">;</span><span class="w"> </span><span class="c1">//CLK 与 clk是 2 个不同的标识符</span>
</code></pre></div>

<h4 id="_8">表达式表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用<a class="headerlink" href="#_8" title="Permanent link">&para;</a></h4>
<p>表达式由操作符和操作数构成，其目的是根据操作符的意义得到一个计算结果。表达式可以在出现数值的任何地方使用。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 下面的两个表达式意义相同</span>
<span class="p">(</span><span class="w"> </span><span class="mi">2</span><span class="o">&#39;</span><span class="n">b11</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">2</span><span class="o">&#39;</span><span class="n">b10</span><span class="w"> </span><span class="p">)</span><span class="w"> </span><span class="c1">// 由操作数 2‘b11和2’b10 以及操作符 &quot;-&quot; 组成</span>
<span class="mi">2</span>‘<span class="n">b01</span><span class="w">             </span><span class="c1">// 由操作数 2’b01组成</span>
</code></pre></div>

<p><strong>操作数</strong></p>
<p>操作数可以是任意的数据类型，只是某些特定的语法结构要求使用特定类型的操作数。<br />
操作数可以为常数，整数，实数，线网，寄存器，时间，位选，域选，存储器及函数调用等。</p>
<p><strong>操作符</strong></p>
<p>Verilog 中提供了大约 9 种操作符，分别是算术、关系、等价、逻辑、按位、归约、移位、拼接、条件操作符。</p>
<p>由于我们还没有介绍数值表达，因此在这里讲操作符较为突兀难以理解，我们将其转至数值表示之后。</p>
<h4 id="_9">数值表示<a class="headerlink" href="#_9" title="Permanent link">&para;</a></h4>
<p>在 Verilog 中，我们主要会用到两种数值表示：电平逻辑和整数数值表示</p>
<p>Verilog HDL 有下列四种基本的值来表示硬件电路中的电平逻辑：</p>
<p>0：逻辑 0 或 &ldquo;假&rdquo;</p>
<p>1：逻辑 1 或 &ldquo;真&rdquo;</p>
<p>x 或 X：未知</p>
<p>z 或 Z：高阻</p>
<p>在数字声明时，有十进制(&lsquo;d 或 &lsquo;D)，十六进制(&lsquo;h 或 &lsquo;H)，二进制（&rsquo;b 或 &lsquo;B），八进制（&rsquo;o 或 &lsquo;O）四种合法的基数格式，通常来说我们在表达数字时，需要写明数字的位宽和使用的基数。</p>
<p>为了增强可读性，可以在数字声明内加入&rdquo;_&rdquo;，并不影响实际表达。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 位宽为4 使用基数为二进制 四位上全为1的整数</span>
<span class="mi">4</span>‘<span class="n">b1111</span>

<span class="c1">// 位宽为32 使用基数为十六进制 </span>
<span class="mi">32</span>‘<span class="n">h1234_ABCD</span>
</code></pre></div>

<p><strong>特别注意，这里的位宽指的是声明数字所占的位数，而不是指转化后的数字位数，比如上面的32‘h1234_ABCD，这个后面的十六进制表达进需要8位，每一位代表一个16进制数，需要4位宽来存储，因此实际这个数需要8*4=32位，因此写明的是32位宽</strong></p>
<p>此外，Verilog中还有负数、实数、字符串的数据类型表示，但是在后续实验中很少用到，因此仅简单提及。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 负数表示</span>
<span class="o">-</span><span class="mi">6</span><span class="o">&#39;</span><span class="n">d15</span><span class="w">  </span>

<span class="c1">// 实数表示 十进制</span>
<span class="mf">30.123</span>
<span class="c1">// 实数表示 科学计数法</span>
<span class="mi">1</span><span class="n">_0001e4</span><span class="w">      </span><span class="c1">//大小为100010000</span>
<span class="mf">1E-3</span><span class="w">          </span><span class="c1">//大小为0.001</span>

<span class="c1">// 字符串表示</span>
<span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="w"> </span><span class="mi">14</span><span class="o">*</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span><span class="w">       </span><span class="n">str</span><span class="w"> </span><span class="p">;</span>
<span class="n">initial</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="n">str</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="s">&quot;www.runoob.com&quot;</span><span class="p">;</span>
<span class="k">end</span><span class="w">  </span>
</code></pre></div>

<h4 id="_10">数据类型<a class="headerlink" href="#_10" title="Permanent link">&para;</a></h4>
<p>刚刚我们介绍了数值表示，现在我们要介绍 Verilog 中的数据类型。</p>
<p>首先我们要再回顾一件事，Verilog HDL 是个一种硬件描述语言，我们所写的Verilog代码实际上都要转化为真实的电路，无论何时大家都要牢记这点。</p>
<p>然后我们带着这个前提，再来去看Verilog的数据类型，其实就很好理解了。</p>
<p>在Verilog中，最常用的 2 种数据类型就是线网（wire）与寄存器（reg），其余类型可以理解为这两种数据类型的扩展或辅助。</p>
<p><strong>1.线网</strong></p>
<p>wire 类型表示硬件单元之间的物理连线，由其连接的器件输出端连续驱动。如果没有驱动元件连接到 wire 型变量，缺省值一般为 &ldquo;Z&rdquo;。</p>
<p>在 Logisim Evolution 中，我们会通过线路将不同的器件连在一起，这个其实就是创建了一个线网的对象，然后将线网连在两个器件的接头上。同时，在写Verilog代码时，我们也要有意识，创建了一个wire的类型，其实上就是给一根线网命名，下面你可以将它的两端分别接上不同的接口（一个驱动或输出的接口，一个另一个接受的接口）。</p>
<div class="codehilite"><pre><span></span><code><span class="kt">wire</span><span class="w">   </span><span class="n">flag1</span><span class="p">,</span><span class="w"> </span><span class="n">flag2</span><span class="w"> </span><span class="p">;</span>
</code></pre></div>

<p>此外，对 wire 的赋值不可以在 always / initial 以内，只能在 always / initial 之外（在后面看到 always / initial 的部分时可以思考为什么）<br />
对wire赋值意味着什么？</p>
<p>对wire赋值意味着将线网接地或者接高电平。</p>
<p><strong>2.寄存器</strong></p>
<p>寄存器（reg）用来表示存储单元，它会保持数据原有的值，直到被改写。</p>
<p>在后续的实验中，我们也会自己动手写不同的锁存器，如 SR 锁存器、D 锁存器等，大家做到后面的实验后可以更好的理解寄存器的含义。<br />
但是现在大家在写的时候就要有意识，创建的 reg 类型并不是像C语言一样创建了一个虚拟的内存地址，而是创建了一个真实的模组，对 reg 的改变其实就是通过对模组的不同输入实现，对 reg 的读取其实就是将模组的输出端介入。</p>
<p><strong>3.向量</strong></p>
<p>在实际的设计中，我们很多时候需要存储或者传输的数据位宽不为 1，虽然我们可以通过创建多个 wire 或者 reg 来实现，但是这样既不利于整个工程的管理，也会带来很大的工作量，因此在 Verilog 中有向量的概念，可以定义位宽大于1的 wire 或者 reg 。</p>
<p>我们可以发现，在 Verilog 代码中，一个线网存在其实就是为其命名，创建这个 wire 数据类型，以便于后面我们再对其进行各类操作，寄存器也是如此。<br />
我们可以将向量理解为同时创建多个 wire 或者 reg ，并命名为同一个名字，同时编号区分。<br />
譬如位宽为4的线网 &ldquo;wire [3:0] line&rdquo;，你可以理解为一捆共四根线网被绑定在一起，且有序号区分，你可以通过 &ldquo;line[n](n=0,1,2,3)&rdquo; 来定位到不同的线网。</p>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">      </span><span class="n">counter</span><span class="w"> </span><span class="p">;</span><span class="w">    </span><span class="c1">//声明4bit位宽的寄存器counter</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">32</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">gpio_data</span><span class="p">;</span><span class="w">   </span><span class="c1">//声明32bit位宽的线型变量gpio_data</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">8</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span><span class="w">     </span><span class="n">addr</span><span class="w"> </span><span class="p">;</span><span class="w">       </span><span class="c1">//声明7bit位宽的线型变量addr，位宽范围为8:2</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">31</span><span class="p">]</span><span class="w">     </span><span class="n">data</span><span class="w"> </span><span class="p">;</span><span class="w">       </span><span class="c1">//声明32bit位宽的寄存器变量data, 最高有效位为0</span>
</code></pre></div>

<p>此外，我们还可以用向量形式制定一根或几根线网/寄存器来作其他逻辑使用。如：</p>
<div class="codehilite"><pre><span></span><code><span class="nx">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="nx">data</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mi">4</span><span class="err">&#39;</span><span class="nx">b1011</span><span class="p">;</span><span class="w">           </span><span class="c1">// data[3:0] = 4&#39;b1011;</span>
<span class="nx">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="nx">data_low</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="nx">data</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">3</span><span class="p">]</span><span class="w"> </span><span class="p">;</span><span class="w">    </span><span class="c1">// data_low[3:0] = 4&#39;b1101</span>


<span class="nx">reg</span><span class="w"> </span><span class="kd">addr</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mi">9</span><span class="err">&#39;</span><span class="nx">h10F</span><span class="p">;</span><span class="w">             </span><span class="c1">// addr[8:0] = 9&#39;b1_0000_1111</span>
<span class="nx">addr_temp</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">2</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="kd">addr</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">7</span><span class="p">]</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="err">&#39;</span><span class="nx">b1</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">// addr_temp[3:2] = 2&#39;b11</span>
<span class="w">                   </span><span class="mi">2</span><span class="err">&#39;</span><span class="nx">b10</span><span class="w">  </span>
</code></pre></div>

<p>此外，Verillog 还支持指定 bit 位后固定位宽的向量域选择访问。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// [bit+: width] : 从起始 bit 位开始递增，位宽为 width。</span>
<span class="c1">// 下面 2 种赋值是等效的</span>
<span class="n">A</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">data1</span><span class="p">[</span><span class="mi">31</span><span class="o">-</span><span class="p">:</span><span class="w"> </span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="p">;</span>
<span class="n">A</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">data1</span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">24</span><span class="p">]</span><span class="w"> </span><span class="p">;</span>

<span class="c1">// [bit-: width] : 从起始 bit 位开始递减，位宽为 width。</span>
<span class="c1">// 下面 2 种赋值是等效的</span>
<span class="n">B</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">data1</span><span class="p">[</span><span class="mi">0</span><span class="o">+</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="p">;</span>
<span class="n">B</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="n">data1</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">7</span><span class="p">]</span><span class="w"> </span><span class="p">;</span>
</code></pre></div>

<p><strong>4.数组</strong></p>
<p>在 Verilog 中允许声明 reg, wire 及其向量类型的数组，且数组的维度没有限制。</p>
<p>这里我们可以理解为数组就是更多的寄存器或者线网的组合，虽然在 Verilog 中对数组的维度和大小并没有严格的限制，但是我们在实际电路设计中还要考虑过多的器件是否会对电路的正常运行产生影响。</p>
<p>数组维数没有限制。线网数组也可以用于连接实例模块的端口。数组中的每个元素都可以作为一个标量或者向量，以同样的方式来使用，形如：&lt;数组名&gt;[&lt;下标&gt;]。对于多维数组来讲，用户需要说明其每一维的索引。例如：</p>
<div class="codehilite"><pre><span></span><code><span class="k">integer</span><span class="w">          </span><span class="n">flag</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//8个整数组成的数组</span>
<span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">counter</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//由4个4bit计数器组成的数组</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">addr_bus</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//由4个8bit wire型变量组成的数组</span>
<span class="kt">wire</span><span class="w">             </span><span class="n">data_bit</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//声明1bit wire型变量的二维数组</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">data_4d</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">255</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//声明4维的32bit数据变量数组</span>
</code></pre></div>

<div class="codehilite"><pre><span></span><code><span class="nx">flag</span><span class="w"> </span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="w">   </span><span class="p">=</span><span class="w"> </span><span class="mi">32</span><span class="err">&#39;</span><span class="nx">d0</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//将flag数组中第二个元素赋值为32bit的0值</span>
<span class="nx">counter</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mi">4</span><span class="err">&#39;</span><span class="nx">hF</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">//将数组counter中第4个元素的值赋值为4bit 十六进制数F，等效于counter[3][3:0] = 4&#39;hF，即可省略宽度; </span>
<span class="nx">assign</span><span class="w"> </span><span class="nx">addr_bus</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="w">        </span><span class="p">=</span><span class="w"> </span><span class="mi">8</span><span class="err">&#39;</span><span class="nx">b0</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//将数组addr_bus中第一个元素的值赋值为0</span>
<span class="nx">assign</span><span class="w"> </span><span class="nx">data_bit</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span><span class="w">     </span><span class="p">=</span><span class="w"> </span><span class="mi">1</span><span class="err">&#39;</span><span class="nx">b1</span><span class="p">;</span><span class="w">  </span><span class="c1">//将数组data_bit的第1行第2列的元素赋值为1，这里不能省略第二个访问标号，即 assign data_bit[0] = 1&#39;b1; 是非法的。</span>
<span class="nx">data_4d</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">15</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="mi">15</span><span class="err">&#39;</span><span class="nx">d3</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">//将数组data_4d中标号为[0][0][0][0]的寄存器单元的15~0bit赋值为3</span>
</code></pre></div>

<p><strong>5.参数</strong></p>
<p>参数用来表示常量，用关键字 parameter 声明，只能赋值一次。例如：</p>
<div class="codehilite"><pre><span></span><code>parameter      data_width = 10&#39;d32 ;
parameter      i=1, j=2, k=3 ;
parameter      mem_size = data_width * 10 ;
</code></pre></div>

<p>我们在 Verilog 编程中，对于一些给定的数值，可以用parameter来替代，以增加代码的可读性。</p>
<p><strong>6.其他类型的寄存器</strong></p>
<p>在 Verilog 中，除了寄存器 (reg)，还有整数 (integer)，实数 (real)，时间 (time)等数据类型，但是其本质上也是不同位宽的寄存器。这里作简单介绍：</p>
<p><strong>整数</strong></p>
<p>整数用作电路模拟的情况较多，用于模拟不同情况的电平输入。</p>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">      </span><span class="n">data1</span><span class="p">;</span>
<span class="k">integer</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">//整型变量，用来辅助生成数字电路</span>
<span class="k">always</span><span class="p">@</span><span class="o">*</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">j</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="o">&lt;=</span><span class="mh">3</span><span class="p">;</span><span class="n">j</span><span class="o">=</span><span class="n">j</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">data1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">j</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>字符串</strong></p>
<p>在 Verilog 中，寄存器还可以存储字符串，字符串保存在 reg 类型的变量中，每个字符占用一个字节（8bit）。</p>
<p>字符串不能多行书写，即字符串中不能包含回车符。如果寄存器变量的宽度大于字符串的大小，则使用 0 来填充左边的空余位；如果寄存器变量的宽度小于字符串大小，则会截去字符串左边多余的数据。</p>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="w"> </span><span class="mh">14</span><span class="o">*</span><span class="mh">8</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span><span class="w">       </span><span class="n">str</span><span class="w"> </span><span class="p">;</span>
<span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="n">str</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;run.runoob.com&quot;</span><span class="p">;</span><span class="w"> </span>
<span class="k">end</span>
</code></pre></div>

<p>有一些特殊字符在显示字符串中有特殊意义，例如换行符，制表符等。如果需要在字符串中显示这些特殊的字符，则需要在前面加前缀转义字符 \ 。例如下表所示：</p>
<table>
<thead>
<tr>
<th>转义字符</th>
<th>显示字符</th>
</tr>
</thead>
<tbody>
<tr>
<td>\n</td>
<td>换行</td>
</tr>
<tr>
<td>\t</td>
<td>制表符</td>
</tr>
<tr>
<td>%%</td>
<td>%</td>
</tr>
<tr>
<td>\</td>
<td>\</td>
</tr>
<tr>
<td>\ &ldquo;</td>
<td>&ldquo;</td>
</tr>
<tr>
<td>\ ooo</td>
<td>1到3个8进制数字字符</td>
</tr>
</tbody>
</table>
<p><strong>实数</strong></p>
<p>实数用途较少，仅简单举例。</p>
<div class="codehilite"><pre><span></span><code><span class="nv">real</span><span class="w">        </span><span class="nv">data1</span><span class="w"> </span><span class="c1">;</span>
<span class="nv">initial</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">    </span><span class="nv">data1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">2</span><span class="nv">e3</span><span class="w"> </span><span class="c1">;</span>
<span class="w">    </span><span class="nv">data1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">3</span>.<span class="mi">75</span><span class="w"> </span><span class="c1">;</span>
<span class="k">end</span>
</code></pre></div>

<p><strong>时间</strong></p>
<p>Verilog 使用特殊的时间寄存器 time 型变量，对仿真时间进行保存。其宽度一般为 64 bit，通过调用系统函数 $time 获取当前仿真时间。</p>
<div class="codehilite"><pre><span></span><code>time       current_time ;
initial begin
       #100 ;
       current_time = $time ; //current_time 的大小为 100
end
</code></pre></div>

<h4 id="_11">运算符<a class="headerlink" href="#_11" title="Permanent link">&para;</a></h4>
<p>我们这里仅介绍较为常用的运算符，有兴趣的同学可以在<a href="https://www.runoob.com/w3cnote/verilog-expression.html">这里</a>来了解更多的运算符</p>
<p>常用的算数运算符包括乘（<em>）、除（/）、加（+）、减（-）、求幂（</em>*）、取模（%）、正数（+）和负数（-）。<br />
除了正负数为单目外，其余皆为双目运算符。</p>
<p>同时需要注意的是，在计算过程中，结果的位宽可能会扩展，因此需要十分注意结果的位宽是否足够，否则可能存在高位被丢弃的情况。</p>
<div class="codehilite"><pre><span></span><code><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">add</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b111</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b101</span><span class="p">;</span><span class="w">  </span><span class="err">两个三位的数相加，需要四位的寄存器来保存结果，避免高位被丢弃</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mul</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">3</span><span class="mb">&#39;b111</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="mh">4</span><span class="mb">&#39;b1000</span><span class="p">;</span><span class="w"> </span><span class="err">一个</span><span class="mh">3</span><span class="err">位数与一个</span><span class="mh">4</span><span class="err">位数相乘，需要</span><span class="mh">3</span><span class="o">+</span><span class="mh">4</span><span class="o">=</span><span class="mh">7</span><span class="err">位的寄存器来保存结果。</span>
</code></pre></div>

<p>同时在 Verilog 中，负数使用二进制补码来表示，不指定位宽来表示负数，编译器在转换时，会自动分配位宽，从而导致意想不到的结果。例如：<br />
因此在编程过程中，我们可以直接赋值对应的补码来避免出现异常。</p>
<div class="codehilite"><pre><span></span><code>mula = -4&#39;d4 ;
mulb = 2 ;
res = mula <span class="gs">* mulb ;      //计算结果为res=-6&#39;d8, 即res=6&#39;h38，正常</span>
<span class="gs">res = mula *</span> (-&#39;d4) ;    //(4的32次幂-4) * 2, 结果异常
</code></pre></div>

<p>关系操作符与逻辑运算符也是我们在编程过程中常用于判断、选择，常用的关系运算符有大于（&gt;）、小于（&lt;）、大于等于（&gt;=）、小于等于（&lt;=）、逻辑相等（\=\=），逻辑不等（!=），全等（\=\==）和非全等（!==）。<br />
常用的逻辑运算符有&amp;&amp;（逻辑与）, ||（逻辑或），!（逻辑非）。<br />
除全等比较和部分逻辑运算符外，其他关系运算符如果两个操作数中有x或z（未知或高阻，将在下面数值表示中提到），则结果为x（未知）</p>
<div class="codehilite"><pre><span></span><code>A = 4 ;
B = 3 ;
X = 3&#39;b1xx ;

A &gt; B     // 为真
A &lt;= B    // 为假
A &gt;= Z    // 为X，不确定

--------------

A = 4 ;
B = 8&#39;h04 ;
C = 4&#39;bxxxx ;
D = 4&#39;hx ;

A == B        // 为真
A == (B + 1)  // 为假
A == C        // 为X，不确定
A === C       // 为假，返回值为0
C === D       // 为真，返回值为1 因为可以按位比较都为x 所以为真

A = 3;
B = 0;
C = 2&#39;b1x ;

---------------

A &amp;&amp; B    //     为假
A || B    //     为真
! A       //     为假
! B       //     为真
A &amp;&amp; C    //     为X，不确定
A || C    //     为真，因为A为真，无论C为什么都为真
(A==2) &amp;&amp; (! B)  //为真，此时第一个操作数为表达式
</code></pre></div>

<p>此外还有按位运算符，按位操作符会对两个操作数按位操作，可以用作筛选、合并。<br />
常用的按位运算符有取反（~），与（&amp;），或（|），异或（^）。<br />
除取反外，其余均为两目运算符，如果2个操作数位宽不相等，则用 0 向左扩展补充较短的操作数。</p>
<div class="codehilite"><pre><span></span><code>A = 4&#39;b0101 ;
B = 4&#39;b1001 ;
C = 4&#39;bx010 ;

// 如果将A当作被筛选数，B看作mask，A &amp; B可以看作筛选保留A第一位和第四位的数，其余置0
A &amp; B     //4&#39; b0001 

// 可以看作A与B合并，如果简单的用运算符加可能会导致进位
A | B     //4&#39; b1101

~A        //4&#39; b1010
A ^ B     //4&#39; b1100
A ~^ B    //4&#39; b0011
B | C     //4&#39; b1011
B &amp; C     //4&#39; bx000
</code></pre></div>

<p>拼接操作符与移位运算符可以帮助我们灵活的拼接组装我们需要用到的不同位的值。</p>
<p>移位运算符包括左移（&lt;&lt;），右移（&gt;&gt;），算术左移（&lt;&lt;&lt;），算术右移（&gt;&gt;&gt;），<br />
拼接运算符用大括号 {，} 来表示，用于将多个操作数（向量）拼接成新的操作数（向量），信号间用逗号隔开。<br />
算术左移和逻辑左移时，右边低位会补 0。</p>
<p>逻辑右移时，左边高位会补 0；而算术右移时，左边高位会补充符号位，以保证数据缩小后值的正确性。</p>
<div class="codehilite"><pre><span></span><code>A = 4&#39;b1100 ;
B = 4&#39;b0010 ;
A = A &gt;&gt; 2 ;        //结果为 4&#39;b0011
A = A &lt;&lt; 1;         //结果为 4&#39;b1000
A = A &lt;&lt;&lt; 1 ;       //结果为 4&#39;b1000
C = B + (A&gt;&gt;&gt;2);    //结果为 2 + (-4/4) = 1, 4&#39;b0001
</code></pre></div>

<p>拼接运算符可以用作将不同的向量的部分连接起来，</p>
<div class="codehilite"><pre><span></span><code><span class="nt">A</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">4</span><span class="s1">&#39;b1010 ;</span>
<span class="s1">B = 1&#39;</span><span class="nt">b1</span><span class="w"> </span><span class="o">;</span>
<span class="nt">Y1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="err">B,</span><span class="w"> </span><span class="err">A</span><span class="cp">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">2</span><span class="cp">]</span><span class="err">,</span><span class="w"> </span><span class="err">A</span><span class="cp">[</span><span class="mi">0</span><span class="cp">]</span><span class="err">,</span><span class="w"> </span><span class="err">4&#39;h3</span><span class="w"> </span><span class="p">}</span><span class="o">;</span><span class="w">  </span><span class="o">//</span><span class="nt">结果为Y1</span><span class="o">=</span><span class="s1">&#39;b1100_0011</span>
<span class="s1">Y2 = {4{B}, 3&#39;</span><span class="nt">d4</span><span class="err">}</span><span class="o">;</span><span class="w">  </span><span class="o">//</span><span class="nt">结果为</span><span class="w"> </span><span class="nt">Y2</span><span class="o">=</span><span class="nt">7</span><span class="s1">&#39;b111_1100</span>
<span class="s1">Y3 = {32{1&#39;</span><span class="nt">b0</span><span class="err">}}</span><span class="o">;</span><span class="w">  </span><span class="o">//</span><span class="nt">结果为</span><span class="w"> </span><span class="nt">Y3</span><span class="o">=</span><span class="nt">32h0</span><span class="err">，</span><span class="nt">常用作寄存器初始化时匹配位宽的赋初值</span>
</code></pre></div>

<p>条件运算符是三目运算符，一个完整的条件操作符使用相当于一个简易的 if 条件判断的使用，<br />
由于其较为简单的表达形式和清晰的逻辑，我们在很多时候选择使用条件操作符来进行分支选择。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 条件操作符的格式</span>
<span class="nx">condition_expression</span><span class="w"> </span><span class="p">?</span><span class="w"> </span><span class="nx">true_expression</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nx">false_expression</span>

<span class="c1">// 嵌套条件操作符的使用</span>
<span class="nx">assign</span><span class="w">   </span><span class="nx">hsel</span><span class="w"> </span><span class="p">=</span><span class="w"> </span><span class="p">(</span><span class="kd">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">:</span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">2</span><span class="err">&#39;</span><span class="nx">b00</span><span class="p">)</span><span class="w"> </span><span class="p">?</span><span class="w"> </span><span class="nx">hsel_p1</span><span class="w"> </span><span class="p">:</span>
<span class="w">                </span><span class="p">(</span><span class="kd">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">:</span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">2</span><span class="err">&#39;</span><span class="nx">b01</span><span class="p">)</span><span class="w"> </span><span class="p">?</span><span class="w"> </span><span class="nx">hsel_p2</span><span class="w"> </span><span class="p">:</span>
<span class="w">                </span><span class="p">(</span><span class="kd">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">:</span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">2</span><span class="err">&#39;</span><span class="nx">b10</span><span class="p">)</span><span class="w"> </span><span class="p">?</span><span class="w"> </span><span class="nx">hsel_p3</span><span class="w"> </span><span class="p">:</span>
<span class="w">                </span><span class="p">(</span><span class="kd">addr</span><span class="p">[</span><span class="mi">9</span><span class="p">:</span><span class="mi">8</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">2</span><span class="err">&#39;</span><span class="nx">b11</span><span class="p">)</span><span class="w"> </span><span class="p">?</span><span class="w"> </span><span class="nx">hsel_p4</span><span class="w"> </span><span class="p">;</span>
</code></pre></div>

<h4 id="_12">宏定义<a class="headerlink" href="#_12" title="Permanent link">&para;</a></h4>
<p>宏定义类似于 C 语言中的宏定义，在编译阶段就进行文本替换，可以增加代码的可读性或者简化一些重复操作定义，我们仅需要知道如何使用即可。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 在代码中出现的DATA_DW将直接被转化为32</span>
`<span class="n">define</span><span class="w">    </span><span class="n">DATA_DW</span><span class="w">     </span><span class="mi">32</span>
<span class="c1">//用`S来代替系统函数$stop; (包括分号)</span>
`<span class="n">define</span><span class="w">    </span><span class="n">S</span><span class="w">     </span><span class="no">$</span><span class="n">stop</span><span class="p">;</span><span class="w">   </span>
<span class="c1">//可以用`WORD_DEF来声明32bit寄存器变量</span>
`<span class="n">define</span><span class="w">    </span><span class="n">WORD_DEF</span><span class="w">   </span><span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w">       </span>
</code></pre></div>

<h3 id="5verilog">5.Verilog代码的赋值<a class="headerlink" href="#5verilog" title="Permanent link">&para;</a></h3>
<p>在开始这部分之前，我们需要再强调一件事，Verilog HDL 是个一种硬件描述语言，最后都会转化为真实的电路器件。<br />
因此在 Verilog 中赋值不同于 C 语言，存在连续赋值、过程赋值和过程连续赋值，其中过程赋值还分为阻塞赋值和非阻塞赋值。</p>
<h4 id="_13">连续赋值<a class="headerlink" href="#_13" title="Permanent link">&para;</a></h4>
<p>连续赋值语句是 Verilog 数据流建模的基本语句，用于对 wire 型变量进行赋值。</p>
<p>在 Verilog 中，我们用 assign 关键字来表示连续赋值，这里大家需要区分一件事，连续赋值只能赋值给 wire 型变量，但是 assign 关键字可以赋值给 reg 型变量，这是过程连续赋值。即 assign 不完全等同于连续赋值。</p>
<p>连续赋值的格式如下：</p>
<div class="codehilite"><pre><span></span><code><span class="k">assign</span><span class="w">     </span><span class="n">LHS_target</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">RHS_expression</span><span class="w">  </span><span class="err">；</span>
</code></pre></div>

<p>LHS_target 只能是 wire 型变量，可以是标量或者向量。<br />
RHS_expression 则没有要求，<br />
只要 RHS_expression 表达式的操作数有事件发生（值的变化）时，RHS_expression 就会立刻重新计算，同时赋值给 LHS_target。</p>
<p>这里的连续赋值大家可以理解为，对于线网 LHS_target，它的输入端已经连接上了 RHS_expression 的一个综合器件。譬如我们举一个例子：</p>
<div class="codehilite"><pre><span></span><code><span class="p">...</span>
<span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">;</span>
<span class="p">...</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">lhs</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">lhs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
</code></pre></div>

<p>这里是不是就可以理解为，A 和 B 接入一个与门（按位与），然后输出端接入了一个名为 lhs 的线网，这样 lhs 线网的输出端的值，就为 A&amp;B 的值，如果 A 或 B 的值有所变化，则lhs的输入也会相应变化。</p>
<p>如果这样理解之后，大家就不难理解为什么 wire 变量只能被连续赋值一次了，因为我们写完代码后，线路已经被焊死，我们无法通过电路本身的电平控制或者设计来重新连接电路，因此大家在实际实验中需要注意 wire 变量仅能连续赋值一次。</p>
<h4 id="_14">过程赋值<a class="headerlink" href="#_14" title="Permanent link">&para;</a></h4>
<p>与连续赋值相对应的就是过程赋值，过程性赋值是在 initial 或 always 语句块里的赋值，赋值对象是寄存器、整数、实数等类型。<br />
这些变量在被赋值后，其值将保持不变，直到重新被赋予新值。</p>
<p>与连续性赋值不同，过程性赋值存在保持的特性，这其实也是电路中寄存器的特性。</p>
<p>与连续性赋值不同，过程赋值分为阻塞赋值和非阻塞赋值。</p>
<p>阻塞赋值属于顺序执行，即下一条语句执行前，当前语句一定会执行完毕。阻塞赋值语句使用等号 = 作为赋值符。</p>
<p>非阻塞赋值属于并行执行语句，即下一条语句的执行和当前语句的执行是同时进行的，它不会阻塞位于同一个语句块中后面语句的执行。<br />
非阻塞赋值语句使用小于等于号 &lt;= 作为赋值符。</p>
<p>我们在实际的操作中，不要混用阻塞赋值和非阻塞赋值，因为这样会导致时序不易控制，造成意向不到的后果。</p>
<p>在设计电路时，always 时序逻辑块中多用非阻塞赋值，always 组合逻辑块中多用阻塞赋值；在仿真电路时，initial 块中一般多用阻塞赋值。</p>
<p>我们下面再举一个经典的阻塞赋值引起的竞争冒险：</p>
<div class="codehilite"><pre><span></span><code><span class="nv">always</span><span class="w"> </span>@<span class="ss">(</span><span class="nv">posedge</span><span class="w"> </span><span class="nv">clk</span><span class="ss">)</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">    </span><span class="nv">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nv">b</span><span class="w"> </span><span class="c1">;</span>
<span class="k">end</span>
<span class="w"> </span>
<span class="nv">always</span><span class="w"> </span>@<span class="ss">(</span><span class="nv">posedge</span><span class="w"> </span><span class="nv">clk</span><span class="ss">)</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">    </span><span class="nv">b</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nv">a</span><span class="c1">;</span>
<span class="k">end</span>
</code></pre></div>

<p>可以看到，在这个电路中，当clk正沿的时候，a=b与b=a都需要运行，但是由于他们是阻塞赋值，因此谁先谁后很难分辨，造成竞争的局面。</p>
<p>但是如果改用非阻塞电路，2 个 always 块中语句并行执行，赋值操作右端操作数使用的是上一个时钟周期的旧值，此时 a&lt;=b 与 b&lt;=a 就可以相互不干扰的执行，达到交换寄存器值的目的。</p>
<div class="codehilite"><pre><span></span><code><span class="nv">always</span><span class="w"> </span>@<span class="ss">(</span><span class="nv">posedge</span><span class="w"> </span><span class="nv">clk</span><span class="ss">)</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">    </span><span class="nv">a</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="nv">b</span><span class="w"> </span><span class="c1">;</span>
<span class="k">end</span>
<span class="w"> </span>
<span class="nv">always</span><span class="w"> </span>@<span class="ss">(</span><span class="nv">posedge</span><span class="w"> </span><span class="nv">clk</span><span class="ss">)</span><span class="w"> </span><span class="nv">begin</span>
<span class="w">    </span><span class="nv">b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="nv">a</span><span class="c1">;</span>
<span class="k">end</span>
</code></pre></div>

<h4 id="_15">过程连续赋值<a class="headerlink" href="#_15" title="Permanent link">&para;</a></h4>
<p>过程连续赋值是过程赋值的一种。这种赋值语句能够替换其他所有 wire 或 reg 的赋值，改写了 wire 或 reg 型变量的当前值。</p>
<p>与过程赋值不同的是，过程连续赋值的表达式能被连续的驱动到 wire 或 reg 型变量中，即过程连续赋值发生作用时，右端表达式中任意操作数的变化都会引起过程连续赋值语句的重新执行。 </p>
<p>我们仅举一个简单的例子来介绍，同时注意，过程连续赋值可以放在 always 内或者其他地方，但是仍不允许多次赋值（在未取消赋值之前）。</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">dff_assign</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">       </span><span class="n">rstn</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">       </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">       </span><span class="n">D</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="n">Q</span>
<span class="w"> </span><span class="p">);</span>
<span class="w"> </span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">Q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">D</span><span class="w"> </span><span class="p">;</span><span class="w">       </span><span class="c1">//Q = D at posedge of clock</span>
<span class="w">    </span><span class="k">end</span>
<span class="w"> </span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="c1">//change Q value when reset effective</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="w">        </span><span class="c1">//cancel the Q value overlay,</span>
<span class="w">            </span><span class="k">deassign</span><span class="w"> </span><span class="n">Q</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">//and Q remains 0-value until the coming of clock posedge</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="w"> </span>
<span class="k">endmodule</span>
</code></pre></div>

<h3 id="6">6.模块与端口<a class="headerlink" href="#6" title="Permanent link">&para;</a></h3>
<p>Verilog HDL 是个一种硬件描述语言，那么一个 Verilog 文件就代表一个电路，我们之前讲过模块化的概念，所以我们可以认为我们在写一个电路的模块。</p>
<p>而在 Verilog 代码中，这一点表示的更具体，我们先来看一个完整的 Verilog 文件的基本格式。</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span> <span class="n">module_name</span> 
<span class="c1">#(parameter_list)</span>
(<span class="n">port_list</span>) ;
              <span class="n">Declarations_and_Statements</span> ;
<span class="n">endmodule</span>
</code></pre></div>

<p>大家可以看到，一个Verilog文件以module开头，以endmodule结尾，我们可以很容易的联想到，我们其实就是在写一个叫module_name的模块器件，确定了它的输入和输出端口后，补充内部逻辑，最后完成。大家可以参考在lab4作图完成的一个器件，如果你把其中的所有细节用一个方块代替，仅保留输入和输出端口，是不是也和一个Verilog代码相似。</p>
<p><img alt="展示" src="../img/lab6/4.jpg" /></p>
<p>再思考在最开始的时候我们创建与门、或门等，如果将其中的线都隐藏，仅保留输入和输出，是不是也是一样的。</p>
<p>这其实就是我们硬件工程的基本逻辑，确定输入端口、输出端口，完成内部逻辑，最后封装为模块。</p>
<p>而在 Verilog 代码中，模块的命名和创建刚刚已经提到过了，内部逻辑的完成其实就是 Verilog 代码的其他部分，而输入与输出端口的定义我们下面给出例子：</p>
<div class="codehilite"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">pad</span><span class="p">(</span>
<span class="w">    </span><span class="c1">// input端口不能声明为reg数据类型 因此可以省略</span>
<span class="w">    </span><span class="k">input</span><span class="w">        </span><span class="n">DIN</span><span class="p">,</span><span class="w"> </span><span class="n">OEN</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">PULL</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">        </span><span class="n">PAD</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="c1">// output端口可以声明为reg或者wire两种数据类型</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">   </span><span class="n">DOUT</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w">  </span><span class="n">DWIRE</span>
<span class="w">    </span><span class="p">);</span>
<span class="w"> </span>
<span class="k">endmodule</span>
</code></pre></div>

<p><strong>模块例化</strong></p>
<p>在 Verilog 的模块化编程思路中，我们有提到将复杂的任务转化为多个简单的任务，再进行调用，这里我们简单介绍一下如何在完成了较为基础的模块后，在其他模块中调用该模块的功能。</p>
<p>这里其实大家很好理解，我们知道与门其实也是有内部结构的，但是在画电路图时我们仅仅需要调用整个与门，同时连接上相对应的端口即可应用，其实其他的模块也是这样。</p>
<p>我们之前提到了，每个 Verilog 文件其实就是一个模块，而且在定义模块的过程中，我们可以不定义输入与输出端口，但是必须要有模块的名字，这个模块名是为了其他模块调用其而准备的。</p>
<p>我们在 Vivado 中，在同一个项目中导入或增加了被调用模块，然后直接在其他模块中通过模块名调用即可，格式如下：</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 被调用模块，在pad.v文件中</span>
<span class="k">module</span><span class="w"> </span><span class="n">pad</span><span class="p">(</span>
<span class="w">    </span><span class="c1">// input端口不能声明为reg数据类型 因此可以省略</span>
<span class="w">    </span><span class="k">input</span><span class="w">        </span><span class="n">DIN</span><span class="p">,</span><span class="w"> </span><span class="n">OEN</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">PULL</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="k">inout</span><span class="w">        </span><span class="n">PAD</span><span class="w"> </span><span class="p">,</span>
<span class="w">    </span><span class="c1">// output端口可以声明为reg或者wire两种数据类型</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">   </span><span class="n">DOUT</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w">  </span><span class="n">DWIRE</span>
<span class="w">    </span><span class="p">);</span>

<span class="c1">// 顶层模块，在top.v文件中</span>
<span class="p">...</span>
<span class="c1">// 模块名 命名该调用模块（可以随意取名，但不可与其他模块命名重复）</span>
<span class="w">    </span><span class="n">pad</span><span class="w">   </span><span class="n">p1</span><span class="p">(</span>
<span class="w">    </span><span class="c1">// 该模块的端口名   与该端口相连的线网</span>
<span class="w">        </span><span class="p">.</span><span class="n">DIN</span><span class="p">(</span><span class="w">           </span><span class="n">din</span><span class="p">),</span>
<span class="w">    </span><span class="c1">// 端口允许缺省，前提是输入并未用到</span>
<span class="w">        </span><span class="p">.</span><span class="n">OEN</span><span class="p">(),</span>
<span class="w">    </span><span class="c1">// 端口允许直接赋值，等同接地或者接高电平</span>
<span class="w">        </span><span class="p">.</span><span class="n">PULL</span><span class="p">(</span><span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">),</span>

<span class="w">        </span><span class="p">.</span><span class="n">DOUT</span><span class="p">(</span><span class="n">dout</span><span class="p">),</span>
<span class="w">        </span><span class="p">.</span><span class="n">DWIRE</span><span class="p">(</span><span class="n">dwire</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>

<span class="c1">// 可以多次调用同一模块</span>
<span class="c1">//     对该模块此次调用的命名不可以相同，不可以命名为p1</span>
<span class="w">    </span><span class="n">pad</span><span class="w"> </span><span class="n">p2</span><span class="p">(</span>
<span class="w">        </span><span class="p">...</span>
<span class="w">    </span><span class="p">)</span>
<span class="p">...</span>
</code></pre></div>

<h3 id="7verilog">7.Verilog代码的过程结构<a class="headerlink" href="#7verilog" title="Permanent link">&para;</a></h3>
<h4 id="initial">initial语句<a class="headerlink" href="#initial" title="Permanent link">&para;</a></h4>
<p>initial 语句从 0 时刻开始执行，只执行一次，多个 initial 块之间是相互独立的。</p>
<p>如果 initial 块内包含多个语句，需要使用关键字 begin 和 end 组成一个块语句。</p>
<p>initial语句大多用于仿真时模拟输入电平，或者用于初始化器件的寄存器。</p>
<div class="codehilite"><pre><span></span><code><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ns</span>

<span class="k">module</span><span class="w"> </span><span class="n">test</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w">  </span><span class="n">ai</span><span class="p">,</span><span class="w"> </span><span class="n">bi</span><span class="w"> </span><span class="p">;</span>
<span class="w"> </span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">bi</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="p">#</span><span class="w"> </span><span class="mh">10</span><span class="p">;</span>
<span class="w">        </span><span class="n">ai</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w"> </span>
<span class="k">endmodule</span>
</code></pre></div>

<h4 id="always">always语句<a class="headerlink" href="#always" title="Permanent link">&para;</a></h4>
<p>与 initial 语句相反，always 语句是重复执行的。always 语句块从 0 时刻开始执行其中的行为语句；当执行完最后一条语句后，便再次执行语句块中的第一条语句，如此循环反复。</p>
<p>always 语句搭配事件控制符号@可以达到特定条件下执行特定事件的作用。</p>
<p>下面介绍几种常用的例子：</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 信号clk和rst只要发生变化，就执行q&lt;=d，双边沿D触发器模型</span>
<span class="n">always</span><span class="w"> </span><span class="p">@(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;</span><span class="p">=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="p">;</span><span class="w">             </span>
<span class="k">end</span><span class="w">   </span>

<span class="c1">// 在信号clk上升沿时刻，执行q&lt;=d，正边沿D触发器模型</span>
<span class="n">always</span><span class="w"> </span><span class="p">@(</span><span class="n">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span><span class="w"> </span>
<span class="w">    </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;</span><span class="p">=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="p">;</span><span class="w">  </span>
<span class="k">end</span>

<span class="c1">// 在信号clk下降沿时刻，执行q&lt;=d，负边沿D触发器模型</span>
<span class="n">always</span><span class="w"> </span><span class="p">@(</span><span class="n">negedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span><span class="w"> </span>
<span class="w">    </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;</span><span class="p">=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="p">;</span><span class="w"> </span>
<span class="k">end</span>

<span class="c1">// 任何信号只要发生变化，就执行q&lt;=d，</span>
<span class="n">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
<span class="w">    </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;</span><span class="p">=</span><span class="w"> </span><span class="n">d</span><span class="w"> </span><span class="p">;</span>
<span class="k">end</span>
</code></pre></div>

<h3 id="8verilog">8.Verilog代码的语句<a class="headerlink" href="#8verilog" title="Permanent link">&para;</a></h3>
<p>我们刚刚介绍了两种过程结构和模块与端口的意义，下面我们要具体介绍模块内的逻辑的书写。</p>
<p>我们接下来介绍的条件语句、多路分支语句和循环语句，都需要在过程结构中，即都需要在 initial 语句或者 always 语句中。</p>
<div class="codehilite"><pre><span></span><code><span class="c1">// 正确写法</span>
<span class="n">module</span><span class="w"> </span><span class="n">test</span><span class="p">;</span>
<span class="w">    </span><span class="n">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="n">always</span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
<span class="w">        </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="o">==</span><span class="mi">1</span><span class="o">&#39;</span><span class="n">b1</span><span class="p">)</span><span class="w"> </span><span class="n">a</span><span class="o">&lt;</span><span class="p">=</span><span class="mi">1</span><span class="o">&#39;</span><span class="n">b1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="n">endmodule</span>

<span class="c1">// 错误写法</span>
<span class="n">module</span><span class="w"> </span><span class="n">test</span><span class="p">;</span>
<span class="w">    </span><span class="n">reg</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">if</span><span class="p">(</span><span class="n">rst</span><span class="o">==</span><span class="mi">1</span><span class="o">&#39;</span><span class="n">b1</span><span class="p">)</span><span class="w"> </span><span class="n">a</span><span class="o">&lt;</span><span class="p">=</span><span class="mi">1</span><span class="o">&#39;</span><span class="n">b1</span><span class="p">;</span>
<span class="n">endmodule</span>
</code></pre></div>

<p>虽然第二个看起来也很合理，我需要在rst为1的时候将给寄存器a赋值为1，但是大家考虑一下，我该在什么时候进行这个判断。你会发现想不到什么时候进行这个判断，只有在 always（对应的条件下）或者 initial（开始时）里，你才有这个对应的条件出现。</p>
<p>但是如果有同学一定要写在过程结构外面，那应该怎么做呢。我们考虑到在电路中，其实有一个隐藏的实时更新的条件，线网。对于一个线网来说，输入端改变将马上引起输出端的改变，因此我们可以用连续赋值或者过程连续赋值来实现这一点。</p>
<p>譬如我需要实现寄存器 a 在 rst 为 1 时，且寄存器 b 的值也为 1 时，值为 0，否则为 1，我可以这样写。</p>
<div class="codehilite"><pre><span></span><code><span class="k">assign</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">b</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
</code></pre></div>

<p>下面我们来介绍三种常用的语句</p>
<h4 id="_16">条件语句<a class="headerlink" href="#_16" title="Permanent link">&para;</a></h4>
<p>通过判断条件来进行不同分支的操作，条件表达必须在圆括号之内，格式和例子如下：</p>
<div class="codehilite"><pre><span></span><code>if (condition1)       true_statement1 ;
else if (condition2)        true_statement2 ;
else if (condition3)        true_statement3 ;
else                      default_statement ;

module test;
...
    always @(*) begin
        if (sel == 2&#39;b00)
            sout_t = p0 ;
        else if (sel == 2&#39;b01)
            sout_t = p1 ;
        else if (sel == 2&#39;b10)
            sout_t = p2 ;
        else
            sout_t = p3 ;
    end
...
endmodule
</code></pre></div>

<h4 id="_17">多路分支语句<a class="headerlink" href="#_17" title="Permanent link">&para;</a></h4>
<p>case 语句是一种多路条件分支的形式，可以解决 if 语句中有多个条件选项时使用不方便的问题，格式和例子如下。</p>
<div class="codehilite"><pre><span></span><code><span class="nt">case</span><span class="o">(</span><span class="nt">case_expr</span><span class="o">)</span>
<span class="w">    </span><span class="nt">condition1</span><span class="w">     </span><span class="o">:</span><span class="w">             </span><span class="nt">true_statement1</span><span class="w"> </span><span class="o">;</span>
<span class="w">    </span><span class="nt">condition2</span><span class="w">     </span><span class="o">:</span><span class="w">             </span><span class="nt">true_statement2</span><span class="w"> </span><span class="o">;</span>
<span class="w">    </span><span class="err">……</span>
<span class="w">    </span><span class="nt">default</span><span class="w">        </span><span class="o">:</span><span class="w">             </span><span class="nt">default_statement</span><span class="w"> </span><span class="o">;</span>
<span class="nt">endcase</span>

<span class="nt">module</span><span class="w"> </span><span class="nt">mux4to1</span><span class="o">;</span>
<span class="o">...</span>
<span class="w">    </span><span class="nt">always</span><span class="w"> </span><span class="o">@(*)</span><span class="w"> </span><span class="nt">begin</span>
<span class="w">        </span><span class="nt">case</span><span class="o">(</span><span class="nt">sel</span><span class="o">)</span>
<span class="w">            </span><span class="nt">2</span><span class="s1">&#39;b00:   begin       </span>
<span class="s1">                    sout_t = p0 ;</span>
<span class="s1">                end</span>
<span class="s1">            2&#39;</span><span class="nt">b01</span><span class="o">:</span><span class="w">       </span><span class="nt">sout_t</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">p1</span><span class="w"> </span><span class="o">;</span>
<span class="w">            </span><span class="nt">2</span><span class="err">&#39;</span><span class="nt">b10</span><span class="o">:</span><span class="w">       </span><span class="nt">sout_t</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">p2</span><span class="w"> </span><span class="o">;</span>
<span class="w">            </span><span class="nt">default</span><span class="o">:</span><span class="w">     </span><span class="nt">sout_t</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nt">p3</span><span class="w"> </span><span class="o">;</span>
<span class="w">        </span><span class="nt">endcase</span>
<span class="w">    </span><span class="nt">end</span>
<span class="o">...</span>
<span class="nt">endmodule</span>
</code></pre></div>

<h4 id="_18">循环语句<a class="headerlink" href="#_18" title="Permanent link">&para;</a></h4>
<p>我们仅介绍 for 循环语句，一般在仿真时用于遍历，格式和例子如下：</p>
<div class="codehilite"><pre><span></span><code><span class="k">for</span><span class="p">(</span><span class="n">initial_assignment</span><span class="p">;</span><span class="w"> </span><span class="n">condition</span><span class="w"> </span><span class="p">;</span><span class="w"> </span><span class="n">step_assignment</span><span class="p">)</span><span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="err">…</span>
<span class="k">end</span>

<span class="k">module</span><span class="w"> </span><span class="n">test</span><span class="p">;</span>
<span class="p">...</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">counter2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">&lt;=</span><span class="mh">10</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="p">#</span><span class="mh">10</span><span class="w"> </span><span class="p">;</span>
<span class="w">            </span><span class="n">counter2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">counter2</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": [], "search": "../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.e1c3ead8.min.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML"></script>
      
    
  </body>
</html>