BANK_SELECT_0,FUNC_0
BANK_SELECT_1,FUNC_1
EFFECTIVE_L1_QUEUE_SIZE,FUNC_2
EFFECTIVE_L1_TLB_SIZE,FUNC_3
EFFECTIVE_L2_QUEUE_SIZE,FUNC_4
ENABLE_L1_FRAGMENT_PROCESSING,VAR_0
ENABLE_L1_STRICT_ORDERING,VAR_1
ENABLE_L1_TLB,VAR_2
ENABLE_L2_CACHE,VAR_3
ENABLE_L2_FRAGMENT_PROCESSING,VAR_4
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_5
ENABLE_SEMAPHORE_MODE,VAR_6
ENABLE_WAIT_L2_QUERY,VAR_7
MC_VM_L1_TLB_MCB_RD_GFX_CNTL,VAR_8
MC_VM_L1_TLB_MCB_RD_HDP_CNTL,VAR_9
MC_VM_L1_TLB_MCB_RD_PDMA_CNTL,VAR_10
MC_VM_L1_TLB_MCB_RD_SEM_CNTL,VAR_11
MC_VM_L1_TLB_MCB_RD_SYS_CNTL,VAR_12
MC_VM_L1_TLB_MCB_WR_GFX_CNTL,VAR_13
MC_VM_L1_TLB_MCB_WR_HDP_CNTL,VAR_14
MC_VM_L1_TLB_MCB_WR_PDMA_CNTL,VAR_15
MC_VM_L1_TLB_MCB_WR_SEM_CNTL,VAR_16
MC_VM_L1_TLB_MCB_WR_SYS_CNTL,VAR_17
MC_VM_L1_TLB_MCD_RD_A_CNTL,VAR_18
MC_VM_L1_TLB_MCD_RD_B_CNTL,VAR_19
MC_VM_L1_TLB_MCD_WR_A_CNTL,VAR_20
MC_VM_L1_TLB_MCD_WR_B_CNTL,VAR_21
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_22
VM_CONTEXT0_CNTL,VAR_23
VM_L2_CNTL,VAR_24
VM_L2_CNTL2,VAR_25
VM_L2_CNTL3,VAR_26
WREG32,FUNC_5
r600_agp_enable,FUNC_6
rdev,VAR_27
tmp,VAR_28
i,VAR_29
