#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Nov 19 02:26:22 2017
# Process ID: 18632
# Current directory: C:/JPEG_Thesis_2/BRAM_FPGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19328 C:\JPEG_Thesis_2\BRAM_FPGA_Controller\BRAM_FPGA_Controller.xpr
# Log file: C:/JPEG_Thesis_2/BRAM_FPGA_Controller/vivado.log
# Journal file: C:/JPEG_Thesis_2/BRAM_FPGA_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 815.945 ; gain = 126.234
ipx::package_project -root_dir C:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'sys_clk' as interface 'sys_clk'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller/BRAM_FPGA_Controller.srcs/sources_1/imports/new'
close_project
open_project C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/BRAM_System_Final/BRAM_System_Final.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/BRAM_FPGA_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_Mux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/DARC_BRAM_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/ARM_FPGA_Control_Bus_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'bram_design_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
bram_design_system_controller_0_0

open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 896.273 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 02:28:43 2017...
