

`include "defines.v"

// é€šç”¨å¯„å­˜å™¨æ¨¡å?
module regs(

    input wire clk,
    input wire rst,

    // from ex
    input wire we_i,                      // å†™å¯„å­˜å™¨æ ‡å¿—
    input wire[`RegAddrBus] waddr_i,      // å†™å¯„å­˜å™¨åœ°å€
    input wire[`RegBus] wdata_i,          // å†™å¯„å­˜å™¨æ•°æ®

    // // from jtag
    // input wire jtag_we_i,                 // å†™å¯„å­˜å™¨æ ‡å¿—
    // input wire[`RegAddrBus] jtag_addr_i,  // è¯»ã?å†™å¯„å­˜å™¨åœ°å?
    // input wire[`RegBus] jtag_data_i,      // å†™å¯„å­˜å™¨æ•°æ®

    // from id
    input wire[`RegAddrBus] raddr1_i,     // è¯»å¯„å­˜å™¨1åœ°å€

    // to id
    output reg[`RegBus] rdata1_o,         // è¯»å¯„å­˜å™¨1æ•°æ®

    // from id
    input wire[`RegAddrBus] raddr2_i,     // è¯»å¯„å­˜å™¨2åœ°å€

    // to id
    output reg[`RegBus] rdata2_o         // è¯»å¯„å­˜å™¨2æ•°æ®

    // // to jtag
    // output reg[`RegBus] jtag_data_o       // è¯»å¯„å­˜å™¨æ•°æ®

    );

    reg[`RegBus] regs[0:`RegNum - 1];

    // å†™å¯„å­˜å™¨
    always @ (posedge clk) begin
        if (rst == `RstDisable) begin
            // ä¼˜å…ˆexæ¨¡å—å†™æ“ä½?
            if ((we_i == `WriteEnable) && (waddr_i != `ZeroReg)) begin
                regs[waddr_i] <= wdata_i;
            end 
            // else if ((jtag_we_i == `WriteEnable) && (jtag_addr_i != `ZeroReg)) begin
            //     regs[jtag_addr_i] <= jtag_data_i;
            // end
        end
    end

    // è¯»å¯„å­˜å™¨1
    always @ (*) begin
        if (raddr1_i == `ZeroReg) begin
            rdata1_o = `ZeroWord;
        // å¦‚æœè¯»åœ°å?ç­‰äºå†™åœ°å?ï¼Œå¹¶ä¸”æ­£åœ¨å†™æ“ä½œï¼Œåˆ™ç›´æ¥è¿”å›å†™æ•°æ?
        end else if (raddr1_i == waddr_i && we_i == `WriteEnable) begin
            rdata1_o = wdata_i;
        end else begin
            rdata1_o = regs[raddr1_i];
        end
    end

    // è¯»å¯„å­˜å™¨2
    always @ (*) begin
        if (raddr2_i == `ZeroReg) begin
            rdata2_o = `ZeroWord;
        // å¦‚æœè¯»åœ°å?ç­‰äºå†™åœ°å?ï¼Œå¹¶ä¸”æ­£åœ¨å†™æ“ä½œï¼Œåˆ™ç›´æ¥è¿”å›å†™æ•°æ?
        end else if (raddr2_i == waddr_i && we_i == `WriteEnable) begin
            rdata2_o = wdata_i;
        end else begin
            rdata2_o = regs[raddr2_i];
        end
    end

    // // jtagè¯»å¯„å­˜å™¨
    // always @ (*) begin
    //     if (jtag_addr_i == `ZeroReg) begin
    //         jtag_data_o = `ZeroWord;
    //     end else begin
    //         jtag_data_o = regs[jtag_addr_i];
    //     end
    // end

endmodule
