
Final_ARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ca0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b20  08010e70  08010e70  00011e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012990  08012990  00014068  2**0
                  CONTENTS
  4 .ARM          00000008  08012990  08012990  00013990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012998  08012998  00014068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012998  08012998  00013998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801299c  0801299c  0001399c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080129a0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000931c  20000068  08012a08  00014068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009384  08012a08  00014384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029968  00000000  00000000  00014098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000066be  00000000  00000000  0003da00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002168  00000000  00000000  000440c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a2a  00000000  00000000  00046228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000359c7  00000000  00000000  00047c52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000338fd  00000000  00000000  0007d619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011990a  00000000  00000000  000b0f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ca820  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096d8  00000000  00000000  001ca864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001d3f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010e58 	.word	0x08010e58

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08010e58 	.word	0x08010e58

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UDP_Receive_Callback>:

#include "../Peripherials_Check/Peripherials_Check.h"


static void UDP_Receive_Callback(void *arg, struct udp_pcb *udpcb, struct pbuf *p, const ip_addr_t *ip, uint16_t port)
{
 800060c:	b590      	push	{r4, r7, lr}
 800060e:	b0ff      	sub	sp, #508	@ 0x1fc
 8000610:	af04      	add	r7, sp, #16
 8000612:	f507 74f4 	add.w	r4, r7, #488	@ 0x1e8
 8000616:	f5a4 74ee 	sub.w	r4, r4, #476	@ 0x1dc
 800061a:	6020      	str	r0, [r4, #0]
 800061c:	f507 70f4 	add.w	r0, r7, #488	@ 0x1e8
 8000620:	f5a0 70f0 	sub.w	r0, r0, #480	@ 0x1e0
 8000624:	6001      	str	r1, [r0, #0]
 8000626:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 800062a:	f5a1 71f2 	sub.w	r1, r1, #484	@ 0x1e4
 800062e:	600a      	str	r2, [r1, #0]
 8000630:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 8000634:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8000638:	6013      	str	r3, [r2, #0]
	if (p == NULL) return;
 800063a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800063e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	f000 8101 	beq.w	800084c <UDP_Receive_Callback+0x240>
	/*
	 * Starting with getting the packet, processing the data, comparing the strings into
	 * commands and after that we send a response back to the client it came from
	 */

		memset(&NewTask, 0, sizeof(newTask));
 800064a:	f107 0310 	add.w	r3, r7, #16
 800064e:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f00f fbce 	bl	800fdf6 <memset>
	    size_t copy_len = (p->tot_len < sizeof(NewTask.recv_buf) - 1) ? p->tot_len : sizeof(NewTask.recv_buf) - 1;
 800065a:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800065e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	891b      	ldrh	r3, [r3, #8]
 8000666:	2b7f      	cmp	r3, #127	@ 0x7f
 8000668:	bf28      	it	cs
 800066a:	237f      	movcs	r3, #127	@ 0x7f
 800066c:	b29b      	uxth	r3, r3
 800066e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	    pbuf_copy_partial(p, NewTask.recv_buf, copy_len, 0);
 8000672:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000676:	b29a      	uxth	r2, r3
 8000678:	f107 0310 	add.w	r3, r7, #16
 800067c:	f103 0181 	add.w	r1, r3, #129	@ 0x81
 8000680:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000684:	f5a3 70f2 	sub.w	r0, r3, #484	@ 0x1e4
 8000688:	2300      	movs	r3, #0
 800068a:	6800      	ldr	r0, [r0, #0]
 800068c:	f00b feae 	bl	800c3ec <pbuf_copy_partial>
		NewTask.recv_buf[copy_len] = '\0';
 8000690:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000694:	f5a3 72ec 	sub.w	r2, r3, #472	@ 0x1d8
 8000698:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 800069c:	4413      	add	r3, r2
 800069e:	3381      	adds	r3, #129	@ 0x81
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]



		if (strcmp(NewTask.recv_buf, "I2C") == 0)
 80006a4:	f107 0310 	add.w	r3, r7, #16
 80006a8:	3381      	adds	r3, #129	@ 0x81
 80006aa:	496b      	ldr	r1, [pc, #428]	@ (8000858 <UDP_Receive_Callback+0x24c>)
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff fdaf 	bl	8000210 <strcmp>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d108      	bne.n	80006ca <UDP_Receive_Callback+0xbe>
		{
			NewTask.Peripherial = I2C;
 80006b8:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80006bc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
			I2C_Test();
 80006c4:	f000 fa36 	bl	8000b34 <I2C_Test>
 80006c8:	e03a      	b.n	8000740 <UDP_Receive_Callback+0x134>
		}
		else if(strcmp(NewTask.recv_buf, "SPI") == 0)
 80006ca:	f107 0310 	add.w	r3, r7, #16
 80006ce:	3381      	adds	r3, #129	@ 0x81
 80006d0:	4962      	ldr	r1, [pc, #392]	@ (800085c <UDP_Receive_Callback+0x250>)
 80006d2:	4618      	mov	r0, r3
 80006d4:	f7ff fd9c 	bl	8000210 <strcmp>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d108      	bne.n	80006f0 <UDP_Receive_Callback+0xe4>
		{
			NewTask.Peripherial = SPI;
 80006de:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80006e2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80006e6:	2202      	movs	r2, #2
 80006e8:	701a      	strb	r2, [r3, #0]
			SPI_Test();
 80006ea:	f000 fae3 	bl	8000cb4 <SPI_Test>
 80006ee:	e027      	b.n	8000740 <UDP_Receive_Callback+0x134>
		}
		else if(strcmp(NewTask.recv_buf, "UART") == 0)
 80006f0:	f107 0310 	add.w	r3, r7, #16
 80006f4:	3381      	adds	r3, #129	@ 0x81
 80006f6:	495a      	ldr	r1, [pc, #360]	@ (8000860 <UDP_Receive_Callback+0x254>)
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff fd89 	bl	8000210 <strcmp>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d108      	bne.n	8000716 <UDP_Receive_Callback+0x10a>
		{
			NewTask.Peripherial = UART;
 8000704:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000708:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800070c:	2200      	movs	r2, #0
 800070e:	701a      	strb	r2, [r3, #0]
			UART_Test();
 8000710:	f000 fb92 	bl	8000e38 <UART_Test>
 8000714:	e014      	b.n	8000740 <UDP_Receive_Callback+0x134>
		}
		else
		{
			msg_len = snprintf(NewTask.msg, sizeof(NewTask.msg), "No Peripherial Has Selected or the peripherial has not been implemented... \r\n");
 8000716:	f107 0310 	add.w	r3, r7, #16
 800071a:	3301      	adds	r3, #1
 800071c:	4a51      	ldr	r2, [pc, #324]	@ (8000864 <UDP_Receive_Callback+0x258>)
 800071e:	2180      	movs	r1, #128	@ 0x80
 8000720:	4618      	mov	r0, r3
 8000722:	f00f fac5 	bl	800fcb0 <sniprintf>
 8000726:	f8c7 01e0 	str.w	r0, [r7, #480]	@ 0x1e0
			HAL_UART_Transmit(&huart3, (uint8_t *)NewTask.msg, msg_len , 500);
 800072a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800072e:	b29a      	uxth	r2, r3
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	1c59      	adds	r1, r3, #1
 8000736:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800073a:	484b      	ldr	r0, [pc, #300]	@ (8000868 <UDP_Receive_Callback+0x25c>)
 800073c:	f008 fae6 	bl	8008d0c <HAL_UART_Transmit>
		}

		msg_len = snprintf(NewTask.result, sizeof(NewTask.result),
		"Peripherial :%d\r\n ADC Before:%lu\r\nADC After: %s\r\nTime: %lu\r\n",
		NewTask.Peripherial,
 8000740:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000744:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8000748:	781b      	ldrb	r3, [r3, #0]
		msg_len = snprintf(NewTask.result, sizeof(NewTask.result),
 800074a:	461c      	mov	r4, r3
 800074c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000750:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8000754:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8000758:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 800075c:	f5a2 72ec 	sub.w	r2, r2, #472	@ 0x1d8
 8000760:	f8d2 21c8 	ldr.w	r2, [r2, #456]	@ 0x1c8
 8000764:	f107 0110 	add.w	r1, r7, #16
 8000768:	f201 1001 	addw	r0, r1, #257	@ 0x101
 800076c:	9202      	str	r2, [sp, #8]
 800076e:	f107 0210 	add.w	r2, r7, #16
 8000772:	f202 1281 	addw	r2, r2, #385	@ 0x181
 8000776:	9201      	str	r2, [sp, #4]
 8000778:	9300      	str	r3, [sp, #0]
 800077a:	4623      	mov	r3, r4
 800077c:	4a3b      	ldr	r2, [pc, #236]	@ (800086c <UDP_Receive_Callback+0x260>)
 800077e:	2180      	movs	r1, #128	@ 0x80
 8000780:	f00f fa96 	bl	800fcb0 <sniprintf>
 8000784:	f8c7 01e0 	str.w	r0, [r7, #480]	@ 0x1e0
		NewTask.adc_known_val,
		NewTask.adc_result,
		NewTask.Measured_Time);

		pb_tx = pbuf_alloc(PBUF_TRANSPORT, msg_len, PBUF_RAM);
 8000788:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800078c:	b29b      	uxth	r3, r3
 800078e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8000792:	4619      	mov	r1, r3
 8000794:	2036      	movs	r0, #54	@ 0x36
 8000796:	f00b f94d 	bl	800ba34 <pbuf_alloc>
 800079a:	f8c7 01dc 	str.w	r0, [r7, #476]	@ 0x1dc

		if(pb_tx == NULL)
 800079e:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d11c      	bne.n	80007e0 <UDP_Receive_Callback+0x1d4>
		{
			msg_len = snprintf(NewTask.msg ,sizeof(NewTask.msg), "Error, couldn't allocate the result, please try again\n\r");
 80007a6:	f107 0310 	add.w	r3, r7, #16
 80007aa:	3301      	adds	r3, #1
 80007ac:	4a30      	ldr	r2, [pc, #192]	@ (8000870 <UDP_Receive_Callback+0x264>)
 80007ae:	2180      	movs	r1, #128	@ 0x80
 80007b0:	4618      	mov	r0, r3
 80007b2:	f00f fa7d 	bl	800fcb0 <sniprintf>
 80007b6:	f8c7 01e0 	str.w	r0, [r7, #480]	@ 0x1e0
			HAL_UART_Transmit(&huart3, (uint8_t *)NewTask.msg, msg_len, 500);
 80007ba:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80007be:	b29a      	uxth	r2, r3
 80007c0:	f107 0310 	add.w	r3, r7, #16
 80007c4:	1c59      	adds	r1, r3, #1
 80007c6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80007ca:	4827      	ldr	r0, [pc, #156]	@ (8000868 <UDP_Receive_Callback+0x25c>)
 80007cc:	f008 fa9e 	bl	8008d0c <HAL_UART_Transmit>
			pbuf_free(p);
 80007d0:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80007d4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80007d8:	6818      	ldr	r0, [r3, #0]
 80007da:	f00b fc0d 	bl	800bff8 <pbuf_free>
			return;
 80007de:	e036      	b.n	800084e <UDP_Receive_Callback+0x242>
		}

		pbuf_take(pb_tx, NewTask.result, msg_len);
 80007e0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80007e4:	b29a      	uxth	r2, r3
 80007e6:	f107 0310 	add.w	r3, r7, #16
 80007ea:	f203 1301 	addw	r3, r3, #257	@ 0x101
 80007ee:	4619      	mov	r1, r3
 80007f0:	f8d7 01dc 	ldr.w	r0, [r7, #476]	@ 0x1dc
 80007f4:	f00b fea8 	bl	800c548 <pbuf_take>

		udp_connect(udpcb, ip, port);
 80007f8:	f8b7 21f8 	ldrh.w	r2, [r7, #504]	@ 0x1f8
 80007fc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000800:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8000804:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000808:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800080c:	6809      	ldr	r1, [r1, #0]
 800080e:	6818      	ldr	r0, [r3, #0]
 8000810:	f00c fd40 	bl	800d294 <udp_connect>

		udp_send(udpcb, pb_tx);
 8000814:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000818:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800081c:	f8d7 11dc 	ldr.w	r1, [r7, #476]	@ 0x1dc
 8000820:	6818      	ldr	r0, [r3, #0]
 8000822:	f00c fac5 	bl	800cdb0 <udp_send>

		udp_disconnect(udpcb);
 8000826:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800082a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800082e:	6818      	ldr	r0, [r3, #0]
 8000830:	f00c fd9e 	bl	800d370 <udp_disconnect>

		pbuf_free(pb_tx);
 8000834:	f8d7 01dc 	ldr.w	r0, [r7, #476]	@ 0x1dc
 8000838:	f00b fbde 	bl	800bff8 <pbuf_free>

		pbuf_free(p);
 800083c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000840:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000844:	6818      	ldr	r0, [r3, #0]
 8000846:	f00b fbd7 	bl	800bff8 <pbuf_free>
 800084a:	e000      	b.n	800084e <UDP_Receive_Callback+0x242>
	if (p == NULL) return;
 800084c:	bf00      	nop
}
 800084e:	f507 77f6 	add.w	r7, r7, #492	@ 0x1ec
 8000852:	46bd      	mov	sp, r7
 8000854:	bd90      	pop	{r4, r7, pc}
 8000856:	bf00      	nop
 8000858:	08010e70 	.word	0x08010e70
 800085c:	08010e74 	.word	0x08010e74
 8000860:	08010e78 	.word	0x08010e78
 8000864:	08010e80 	.word	0x08010e80
 8000868:	200004b8 	.word	0x200004b8
 800086c:	08010ed0 	.word	0x08010ed0
 8000870:	08010f10 	.word	0x08010f10

08000874 <Main_Server_init>:

void Main_Server_init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b0f6      	sub	sp, #472	@ 0x1d8
 8000878:	af00      	add	r7, sp, #0
	newTask NewTask;
	struct udp_pcb *udpcb;
	int msg_len;
	err_t err;

	udpcb = udp_new();
 800087a:	f00c fe03 	bl	800d484 <udp_new>
 800087e:	f8c7 01d4 	str.w	r0, [r7, #468]	@ 0x1d4
	if(udpcb == NULL)
 8000882:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000886:	2b00      	cmp	r3, #0
 8000888:	d113      	bne.n	80008b2 <Main_Server_init+0x3e>
	{
		msg_len = snprintf(NewTask.msg,sizeof(NewTask.msg), "Error, couldn't create new UDP protocol block\n\r");
 800088a:	463b      	mov	r3, r7
 800088c:	3301      	adds	r3, #1
 800088e:	4a1f      	ldr	r2, [pc, #124]	@ (800090c <Main_Server_init+0x98>)
 8000890:	2180      	movs	r1, #128	@ 0x80
 8000892:	4618      	mov	r0, r3
 8000894:	f00f fa0c 	bl	800fcb0 <sniprintf>
 8000898:	f8c7 01cc 	str.w	r0, [r7, #460]	@ 0x1cc
		HAL_UART_Transmit(&huart3, (uint8_t *)NewTask.msg, msg_len, 500);
 800089c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	463b      	mov	r3, r7
 80008a4:	1c59      	adds	r1, r3, #1
 80008a6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80008aa:	4819      	ldr	r0, [pc, #100]	@ (8000910 <Main_Server_init+0x9c>)
 80008ac:	f008 fa2e 	bl	8008d0c <HAL_UART_Transmit>
 80008b0:	e027      	b.n	8000902 <Main_Server_init+0x8e>
		return;
	}

	err = udp_bind(udpcb, IP_ADDR_ANY, PORT_S);
 80008b2:	f242 1208 	movw	r2, #8456	@ 0x2108
 80008b6:	4917      	ldr	r1, [pc, #92]	@ (8000914 <Main_Server_init+0xa0>)
 80008b8:	f8d7 01d4 	ldr.w	r0, [r7, #468]	@ 0x1d4
 80008bc:	f00c fc62 	bl	800d184 <udp_bind>
 80008c0:	4603      	mov	r3, r0
 80008c2:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
	if (err == ERR_OK)
 80008c6:	f997 31d3 	ldrsb.w	r3, [r7, #467]	@ 0x1d3
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d106      	bne.n	80008dc <Main_Server_init+0x68>
	{
		udp_recv(udpcb, UDP_Receive_Callback, NULL);
 80008ce:	2200      	movs	r2, #0
 80008d0:	4911      	ldr	r1, [pc, #68]	@ (8000918 <Main_Server_init+0xa4>)
 80008d2:	f8d7 01d4 	ldr.w	r0, [r7, #468]	@ 0x1d4
 80008d6:	f00c fd73 	bl	800d3c0 <udp_recv>
 80008da:	e012      	b.n	8000902 <Main_Server_init+0x8e>
	}
	else
	{
		msg_len = snprintf(NewTask.msg,sizeof(NewTask.msg), "Error, couldn't bind the address and the port to the server...\n\r");
 80008dc:	463b      	mov	r3, r7
 80008de:	3301      	adds	r3, #1
 80008e0:	4a0e      	ldr	r2, [pc, #56]	@ (800091c <Main_Server_init+0xa8>)
 80008e2:	2180      	movs	r1, #128	@ 0x80
 80008e4:	4618      	mov	r0, r3
 80008e6:	f00f f9e3 	bl	800fcb0 <sniprintf>
 80008ea:	f8c7 01cc 	str.w	r0, [r7, #460]	@ 0x1cc
		HAL_UART_Transmit(&huart3, (uint8_t *)NewTask.msg, msg_len, 500);
 80008ee:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	463b      	mov	r3, r7
 80008f6:	1c59      	adds	r1, r3, #1
 80008f8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80008fc:	4804      	ldr	r0, [pc, #16]	@ (8000910 <Main_Server_init+0x9c>)
 80008fe:	f008 fa05 	bl	8008d0c <HAL_UART_Transmit>
	}

}
 8000902:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	08010f48 	.word	0x08010f48
 8000910:	200004b8 	.word	0x200004b8
 8000914:	080128a0 	.word	0x080128a0
 8000918:	0800060d 	.word	0x0800060d
 800091c:	08010f78 	.word	0x08010f78

08000920 <Start_Time>:
 * Helper Functions for using TIM1 for measurements of each peripherial check
 * using inline instead of code-smelling the whole peripherial checkups
 */

static inline void Start_Time(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000924:	4b04      	ldr	r3, [pc, #16]	@ (8000938 <Start_Time+0x18>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2200      	movs	r2, #0
 800092a:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim1);
 800092c:	4802      	ldr	r0, [pc, #8]	@ (8000938 <Start_Time+0x18>)
 800092e:	f007 fe75 	bl	800861c <HAL_TIM_Base_Start>
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200003e8 	.word	0x200003e8

0800093c <Stop_Time>:

static inline void Stop_Time(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim1);
 8000940:	4802      	ldr	r0, [pc, #8]	@ (800094c <Stop_Time+0x10>)
 8000942:	f007 fedb 	bl	80086fc <HAL_TIM_Base_Stop>
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200003e8 	.word	0x200003e8

08000950 <Measure_Time>:

static inline uint32_t Measure_Time(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim1);
 8000954:	4b03      	ldr	r3, [pc, #12]	@ (8000964 <Measure_Time+0x14>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800095a:	4618      	mov	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	200003e8 	.word	0x200003e8

08000968 <GetTimeAndDate>:
RTC_DateTypeDef sDate;



void GetTimeAndDate(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b0a4      	sub	sp, #144	@ 0x90
 800096c:	af02      	add	r7, sp, #8
	char msg[MSG_LEN];
	int msg_len;

	if(HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800096e:	2200      	movs	r2, #0
 8000970:	4927      	ldr	r1, [pc, #156]	@ (8000a10 <GetTimeAndDate+0xa8>)
 8000972:	4828      	ldr	r0, [pc, #160]	@ (8000a14 <GetTimeAndDate+0xac>)
 8000974:	f007 f856 	bl	8007a24 <HAL_RTC_GetTime>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <GetTimeAndDate+0x1a>
	{
		Error_Handler();
 800097e:	f000 fee5 	bl	800174c <Error_Handler>
	}
	if(HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000982:	2200      	movs	r2, #0
 8000984:	4924      	ldr	r1, [pc, #144]	@ (8000a18 <GetTimeAndDate+0xb0>)
 8000986:	4823      	ldr	r0, [pc, #140]	@ (8000a14 <GetTimeAndDate+0xac>)
 8000988:	f007 f952 	bl	8007c30 <HAL_RTC_GetDate>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <GetTimeAndDate+0x2e>
	{
		Error_Handler();
 8000992:	f000 fedb 	bl	800174c <Error_Handler>
	}

	msg_len = snprintf(msg, sizeof(msg), "Current Date: %02d%02d%02d\r\n", sDate.WeekDay, sDate.Month, sDate.Year + 2000);
 8000996:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <GetTimeAndDate+0xb0>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	4619      	mov	r1, r3
 800099c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a18 <GetTimeAndDate+0xb0>)
 800099e:	785b      	ldrb	r3, [r3, #1]
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <GetTimeAndDate+0xb0>)
 80009a4:	78db      	ldrb	r3, [r3, #3]
 80009a6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80009aa:	1d38      	adds	r0, r7, #4
 80009ac:	9301      	str	r3, [sp, #4]
 80009ae:	9200      	str	r2, [sp, #0]
 80009b0:	460b      	mov	r3, r1
 80009b2:	4a1a      	ldr	r2, [pc, #104]	@ (8000a1c <GetTimeAndDate+0xb4>)
 80009b4:	2180      	movs	r1, #128	@ 0x80
 80009b6:	f00f f97b 	bl	800fcb0 <sniprintf>
 80009ba:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 500);
 80009be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80009c2:	b29a      	uxth	r2, r3
 80009c4:	1d39      	adds	r1, r7, #4
 80009c6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80009ca:	4815      	ldr	r0, [pc, #84]	@ (8000a20 <GetTimeAndDate+0xb8>)
 80009cc:	f008 f99e 	bl	8008d0c <HAL_UART_Transmit>

	msg_len = snprintf(msg, sizeof(msg), "Current Time: %02d%02d%02d\r\n",  sTime.Hours, sTime.Minutes, sTime.Seconds);
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <GetTimeAndDate+0xa8>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	4619      	mov	r1, r3
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <GetTimeAndDate+0xa8>)
 80009d8:	785b      	ldrb	r3, [r3, #1]
 80009da:	461a      	mov	r2, r3
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <GetTimeAndDate+0xa8>)
 80009de:	789b      	ldrb	r3, [r3, #2]
 80009e0:	1d38      	adds	r0, r7, #4
 80009e2:	9301      	str	r3, [sp, #4]
 80009e4:	9200      	str	r2, [sp, #0]
 80009e6:	460b      	mov	r3, r1
 80009e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000a24 <GetTimeAndDate+0xbc>)
 80009ea:	2180      	movs	r1, #128	@ 0x80
 80009ec:	f00f f960 	bl	800fcb0 <sniprintf>
 80009f0:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 500);
 80009f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	1d39      	adds	r1, r7, #4
 80009fc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a00:	4807      	ldr	r0, [pc, #28]	@ (8000a20 <GetTimeAndDate+0xb8>)
 8000a02:	f008 f983 	bl	8008d0c <HAL_UART_Transmit>
}
 8000a06:	bf00      	nop
 8000a08:	3788      	adds	r7, #136	@ 0x88
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000088 	.word	0x20000088
 8000a14:	20000304 	.word	0x20000304
 8000a18:	200000a0 	.word	0x200000a0
 8000a1c:	08010fbc 	.word	0x08010fbc
 8000a20:	200004b8 	.word	0x200004b8
 8000a24:	08010fdc 	.word	0x08010fdc

08000a28 <ADC_Check>:

ADC_Result ADC_Check(void)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b087      	sub	sp, #28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	ADC_Result Result;
	Result.status = ADC_ERROR;
 8000a30:	2302      	movs	r3, #2
 8000a32:	733b      	strb	r3, [r7, #12]
	Result.measured = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
	Result.known_value = 0;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	613b      	str	r3, [r7, #16]

	HAL_ADC_Start(&hadc1);
 8000a3c:	480f      	ldr	r0, [pc, #60]	@ (8000a7c <ADC_Check+0x54>)
 8000a3e:	f001 fcaf 	bl	80023a0 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8000a42:	2164      	movs	r1, #100	@ 0x64
 8000a44:	480d      	ldr	r0, [pc, #52]	@ (8000a7c <ADC_Check+0x54>)
 8000a46:	f001 fdad 	bl	80025a4 <HAL_ADC_PollForConversion>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d106      	bne.n	8000a5e <ADC_Check+0x36>
	{
		Result.measured = HAL_ADC_GetValue(&hadc1);
 8000a50:	480a      	ldr	r0, [pc, #40]	@ (8000a7c <ADC_Check+0x54>)
 8000a52:	f001 fe32 	bl	80026ba <HAL_ADC_GetValue>
 8000a56:	4603      	mov	r3, r0
 8000a58:	617b      	str	r3, [r7, #20]
		Result.status = ADC_OK;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	733b      	strb	r3, [r7, #12]
	}

	HAL_ADC_Stop(&hadc1);
 8000a5e:	4807      	ldr	r0, [pc, #28]	@ (8000a7c <ADC_Check+0x54>)
 8000a60:	f001 fd6c 	bl	800253c <HAL_ADC_Stop>
	return Result;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	461c      	mov	r4, r3
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	371c      	adds	r7, #28
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd90      	pop	{r4, r7, pc}
 8000a7c:	200000a4 	.word	0x200000a4

08000a80 <ADC_Outcome>:

void ADC_Outcome(newTask *Task)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b0aa      	sub	sp, #168	@ 0xa8
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	6078      	str	r0, [r7, #4]
	ADC_Result result = ADC_Check();
 8000a88:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ffcb 	bl	8000a28 <ADC_Check>
	char msg[MSG_LEN];
	int msg_len;
	uint32_t known_val = Task->adc_known_val;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8000a98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

	result.known_value = known_val;
 8000a9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000aa0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	if(result.status == ADC_ERROR)
 8000aa4:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8000aa8:	2b02      	cmp	r3, #2
 8000aaa:	d109      	bne.n	8000ac0 <ADC_Outcome+0x40>
	{
		msg_len = snprintf(msg, sizeof(msg), "Operation has not been completed\r\n");
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8000b24 <ADC_Outcome+0xa4>)
 8000ab2:	2180      	movs	r1, #128	@ 0x80
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f00f f8fb 	bl	800fcb0 <sniprintf>
 8000aba:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
 8000abe:	e02d      	b.n	8000b1c <ADC_Outcome+0x9c>
		return;
	}

	if (result.measured == result.known_value)
 8000ac0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8000ac4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d10f      	bne.n	8000aec <ADC_Outcome+0x6c>
	{
		msg_len = snprintf(Task->adc_result, sizeof(Task->adc_result) , "ADC OK: Expeceted:%lu Measured:%lu \r\n", result.known_value, result.measured);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f203 1081 	addw	r0, r3, #385	@ 0x181
 8000ad2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000ad6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	4613      	mov	r3, r2
 8000ade:	4a12      	ldr	r2, [pc, #72]	@ (8000b28 <ADC_Outcome+0xa8>)
 8000ae0:	2140      	movs	r1, #64	@ 0x40
 8000ae2:	f00f f8e5 	bl	800fcb0 <sniprintf>
 8000ae6:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
 8000aea:	e017      	b.n	8000b1c <ADC_Outcome+0x9c>
	}
	else
	{
		msg_len = snprintf(msg, sizeof(msg), "ADC conversion error, Expected: %lu, Measured: %lu\r\n", result.known_value, result.measured);
 8000aec:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000af0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000af4:	f107 000c 	add.w	r0, r7, #12
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	4613      	mov	r3, r2
 8000afc:	4a0b      	ldr	r2, [pc, #44]	@ (8000b2c <ADC_Outcome+0xac>)
 8000afe:	2180      	movs	r1, #128	@ 0x80
 8000b00:	f00f f8d6 	bl	800fcb0 <sniprintf>
 8000b04:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
		HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 500);
 8000b08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	f107 010c 	add.w	r1, r7, #12
 8000b12:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b16:	4806      	ldr	r0, [pc, #24]	@ (8000b30 <ADC_Outcome+0xb0>)
 8000b18:	f008 f8f8 	bl	8008d0c <HAL_UART_Transmit>
	}
}
 8000b1c:	37a0      	adds	r7, #160	@ 0xa0
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	08010ffc 	.word	0x08010ffc
 8000b28:	08011020 	.word	0x08011020
 8000b2c:	08011048 	.word	0x08011048
 8000b30:	200004b8 	.word	0x200004b8

08000b34 <I2C_Test>:
}



void I2C_Test(void)
{
 8000b34:	b590      	push	{r4, r7, lr}
 8000b36:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8000b3a:	af04      	add	r7, sp, #16
	newTask Task;
	ADC_Result Result;
	char msg[MSG_LEN];
	int retries = 5;
 8000b3c:	2305      	movs	r3, #5
 8000b3e:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
	int msg_len;
	uint8_t result [] = {0x00, 0x01, 0x02};
 8000b42:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000b46:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8000b4a:	4a53      	ldr	r2, [pc, #332]	@ (8000c98 <I2C_Test+0x164>)
 8000b4c:	6812      	ldr	r2, [r2, #0]
 8000b4e:	4611      	mov	r1, r2
 8000b50:	8019      	strh	r1, [r3, #0]
 8000b52:	3302      	adds	r3, #2
 8000b54:	0c12      	lsrs	r2, r2, #16
 8000b56:	701a      	strb	r2, [r3, #0]
	uint16_t DevAddress = 0x10;
 8000b58:	2310      	movs	r3, #16
 8000b5a:	f8a7 3272 	strh.w	r3, [r7, #626]	@ 0x272
	uint32_t Peri_Measured_Time;

	Result = ADC_Check();
 8000b5e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000b62:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff ff5e 	bl	8000a28 <ADC_Check>
	Task.adc_known_val = Result.measured;
 8000b6c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000b70:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8000b74:	689a      	ldr	r2, [r3, #8]
 8000b76:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000b7a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000b7e:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4


	for(int i = 0; i < sizeof(retries); i++)
 8000b82:	2300      	movs	r3, #0
 8000b84:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8000b88:	bf00      	nop
 8000b8a:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d854      	bhi.n	8000c3c <I2C_Test+0x108>
	{
		status = Status_Failure;
 8000b92:	4b42      	ldr	r3, [pc, #264]	@ (8000c9c <I2C_Test+0x168>)
 8000b94:	2284      	movs	r2, #132	@ 0x84
 8000b96:	701a      	strb	r2, [r3, #0]
		Start_Time();
 8000b98:	f7ff fec2 	bl	8000920 <Start_Time>
		HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit_DMA(&hi2c2, DevAddress, result, sizeof(result));
 8000b9c:	1d3a      	adds	r2, r7, #4
 8000b9e:	f8b7 1272 	ldrh.w	r1, [r7, #626]	@ 0x272
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	483e      	ldr	r0, [pc, #248]	@ (8000ca0 <I2C_Test+0x16c>)
 8000ba6:	f003 fff1 	bl	8004b8c <HAL_I2C_Master_Transmit_DMA>
 8000baa:	4603      	mov	r3, r0
 8000bac:	f887 326b 	strb.w	r3, [r7, #619]	@ 0x26b

		if(ret != HAL_OK) {
 8000bb0:	f897 326b 	ldrb.w	r3, [r7, #619]	@ 0x26b
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d013      	beq.n	8000be0 <I2C_Test+0xac>
		    msg_len = snprintf(msg, sizeof(msg), "I2C DMA transfer could not start...\r\n");
 8000bb8:	f107 0308 	add.w	r3, r7, #8
 8000bbc:	4a39      	ldr	r2, [pc, #228]	@ (8000ca4 <I2C_Test+0x170>)
 8000bbe:	2180      	movs	r1, #128	@ 0x80
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f00f f875 	bl	800fcb0 <sniprintf>
 8000bc6:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
		    HAL_UART_Transmit(&huart3, (uint8_t *)msg, msg_len, 500);
 8000bca:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	f107 0108 	add.w	r1, r7, #8
 8000bd4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000bd8:	4833      	ldr	r0, [pc, #204]	@ (8000ca8 <I2C_Test+0x174>)
 8000bda:	f008 f897 	bl	8008d0c <HAL_UART_Transmit>
		    return;
 8000bde:	e057      	b.n	8000c90 <I2C_Test+0x15c>
		}

		/*
		 * waiting until the callback updates status
		 */
		while(status == Status_Failure) {
 8000be0:	bf00      	nop
 8000be2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c9c <I2C_Test+0x168>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2b84      	cmp	r3, #132	@ 0x84
 8000bea:	d0fa      	beq.n	8000be2 <I2C_Test+0xae>
		}

		Stop_Time();
 8000bec:	f7ff fea6 	bl	800093c <Stop_Time>
		Peri_Measured_Time = Measure_Time();
 8000bf0:	f7ff feae 	bl	8000950 <Measure_Time>
 8000bf4:	f8c7 0264 	str.w	r0, [r7, #612]	@ 0x264
		Task.Measured_Time = Peri_Measured_Time;
 8000bf8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000bfc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000c00:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8000c04:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

		if(status == Status_Success)
 8000c08:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <I2C_Test+0x168>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	2b83      	cmp	r3, #131	@ 0x83
 8000c10:	d013      	beq.n	8000c3a <I2C_Test+0x106>
		{
			break;
		}
		else
		{
			msg_len = snprintf(msg, sizeof(msg), "I2C has not been sent, sending again...");
 8000c12:	f107 0308 	add.w	r3, r7, #8
 8000c16:	4a25      	ldr	r2, [pc, #148]	@ (8000cac <I2C_Test+0x178>)
 8000c18:	2180      	movs	r1, #128	@ 0x80
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f00f f848 	bl	800fcb0 <sniprintf>
 8000c20:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
			HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 500);
 8000c24:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	f107 0108 	add.w	r1, r7, #8
 8000c2e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000c32:	481d      	ldr	r0, [pc, #116]	@ (8000ca8 <I2C_Test+0x174>)
 8000c34:	f008 f86a 	bl	8008d0c <HAL_UART_Transmit>
			return;
 8000c38:	e02a      	b.n	8000c90 <I2C_Test+0x15c>
			break;
 8000c3a:	bf00      	nop
		}
	}

	GetTimeAndDate();
 8000c3c:	f7ff fe94 	bl	8000968 <GetTimeAndDate>
	ADC_Outcome(&Task);
 8000c40:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ff1b 	bl	8000a80 <ADC_Outcome>
	msg_len = snprintf(msg, sizeof(msg), "Time:%lu\r\n I2C values: %u | %u | %u\r\n",Task.Measured_Time,result[1], result[2], result[3]);
 8000c4a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000c4e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8000c52:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000c56:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000c5a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8000c5e:	785b      	ldrb	r3, [r3, #1]
 8000c60:	4619      	mov	r1, r3
 8000c62:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000c66:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8000c6a:	789b      	ldrb	r3, [r3, #2]
 8000c6c:	461c      	mov	r4, r3
 8000c6e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000c72:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8000c76:	78db      	ldrb	r3, [r3, #3]
 8000c78:	f107 0008 	add.w	r0, r7, #8
 8000c7c:	9302      	str	r3, [sp, #8]
 8000c7e:	9401      	str	r4, [sp, #4]
 8000c80:	9100      	str	r1, [sp, #0]
 8000c82:	4613      	mov	r3, r2
 8000c84:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb0 <I2C_Test+0x17c>)
 8000c86:	2180      	movs	r1, #128	@ 0x80
 8000c88:	f00f f812 	bl	800fcb0 <sniprintf>
 8000c8c:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
}
 8000c90:	f507 771f 	add.w	r7, r7, #636	@ 0x27c
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd90      	pop	{r4, r7, pc}
 8000c98:	080110f8 	.word	0x080110f8
 8000c9c:	20000084 	.word	0x20000084
 8000ca0:	200000ec 	.word	0x200000ec
 8000ca4:	08011080 	.word	0x08011080
 8000ca8:	200004b8 	.word	0x200004b8
 8000cac:	080110a8 	.word	0x080110a8
 8000cb0:	080110d0 	.word	0x080110d0

08000cb4 <SPI_Test>:
		status = Status_Success;
	}
}

void SPI_Test(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	f5ad 7d20 	sub.w	sp, sp, #640	@ 0x280
 8000cba:	af02      	add	r7, sp, #8
	newTask Task;
	ADC_Result Result;
	char msg[MSG_LEN];
	int retries = 5;
 8000cbc:	2305      	movs	r3, #5
 8000cbe:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
	int msg_len;
	uint8_t SPI_Buf_TX[] = "Hey SPI!\r\n";
 8000cc2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000cc6:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8000cca:	4a49      	ldr	r2, [pc, #292]	@ (8000df0 <SPI_Test+0x13c>)
 8000ccc:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cce:	c303      	stmia	r3!, {r0, r1}
 8000cd0:	801a      	strh	r2, [r3, #0]
 8000cd2:	3302      	adds	r3, #2
 8000cd4:	0c12      	lsrs	r2, r2, #16
 8000cd6:	701a      	strb	r2, [r3, #0]
	uint32_t Peri_Measured_Time;

	Result = ADC_Check();
 8000cd8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000cdc:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fea1 	bl	8000a28 <ADC_Check>
	Task.adc_known_val = Result.measured;
 8000ce6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000cea:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000cee:	689a      	ldr	r2, [r3, #8]
 8000cf0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000cf4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8000cf8:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4


	for(int i = 0; i < retries; i++)
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8000d02:	bf00      	nop
 8000d04:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8000d08:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	da53      	bge.n	8000db8 <SPI_Test+0x104>
	{
		status = Status_Failure;
 8000d10:	4b38      	ldr	r3, [pc, #224]	@ (8000df4 <SPI_Test+0x140>)
 8000d12:	2284      	movs	r2, #132	@ 0x84
 8000d14:	701a      	strb	r2, [r3, #0]
		Start_Time();
 8000d16:	f7ff fe03 	bl	8000920 <Start_Time>
		HAL_StatusTypeDef ret = HAL_SPI_Transmit_DMA(&hspi1, SPI_Buf_TX, sizeof(SPI_Buf_TX));
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	220b      	movs	r2, #11
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4835      	ldr	r0, [pc, #212]	@ (8000df8 <SPI_Test+0x144>)
 8000d22:	f007 f911 	bl	8007f48 <HAL_SPI_Transmit_DMA>
 8000d26:	4603      	mov	r3, r0
 8000d28:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f
		if(ret != HAL_OK)
 8000d2c:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d013      	beq.n	8000d5c <SPI_Test+0xa8>
		{
			msg_len = snprintf(msg, sizeof(msg), "SPI DMA transfer could not start...\r\n");
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	4a30      	ldr	r2, [pc, #192]	@ (8000dfc <SPI_Test+0x148>)
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f00e ffb7 	bl	800fcb0 <sniprintf>
 8000d42:	f8c7 0264 	str.w	r0, [r7, #612]	@ 0x264
			HAL_UART_Transmit(&huart3, (uint8_t *)msg, msg_len, 500);
 8000d46:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	f107 010c 	add.w	r1, r7, #12
 8000d50:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000d54:	482a      	ldr	r0, [pc, #168]	@ (8000e00 <SPI_Test+0x14c>)
 8000d56:	f007 ffd9 	bl	8008d0c <HAL_UART_Transmit>
			return;
 8000d5a:	e045      	b.n	8000de8 <SPI_Test+0x134>
		}

		while(status == Status_Failure) {
 8000d5c:	bf00      	nop
 8000d5e:	4b25      	ldr	r3, [pc, #148]	@ (8000df4 <SPI_Test+0x140>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b84      	cmp	r3, #132	@ 0x84
 8000d66:	d0fa      	beq.n	8000d5e <SPI_Test+0xaa>
		}

		Stop_Time();
 8000d68:	f7ff fde8 	bl	800093c <Stop_Time>
		Peri_Measured_Time = Measure_Time();
 8000d6c:	f7ff fdf0 	bl	8000950 <Measure_Time>
 8000d70:	f8c7 0268 	str.w	r0, [r7, #616]	@ 0x268
		Task.Measured_Time = Peri_Measured_Time;
 8000d74:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000d78:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8000d7c:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8000d80:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

		if (status == Status_Success)
 8000d84:	4b1b      	ldr	r3, [pc, #108]	@ (8000df4 <SPI_Test+0x140>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	2b83      	cmp	r3, #131	@ 0x83
 8000d8c:	d013      	beq.n	8000db6 <SPI_Test+0x102>

			break;
		}
		else
		{
			msg_len = snprintf(msg, sizeof(msg), "SPI has not been sent, sending again...\r\n");
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	4a1c      	ldr	r2, [pc, #112]	@ (8000e04 <SPI_Test+0x150>)
 8000d94:	2180      	movs	r1, #128	@ 0x80
 8000d96:	4618      	mov	r0, r3
 8000d98:	f00e ff8a 	bl	800fcb0 <sniprintf>
 8000d9c:	f8c7 0264 	str.w	r0, [r7, #612]	@ 0x264
			HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 500);
 8000da0:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	f107 010c 	add.w	r1, r7, #12
 8000daa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000dae:	4814      	ldr	r0, [pc, #80]	@ (8000e00 <SPI_Test+0x14c>)
 8000db0:	f007 ffac 	bl	8008d0c <HAL_UART_Transmit>
			return;
 8000db4:	e018      	b.n	8000de8 <SPI_Test+0x134>
			break;
 8000db6:	bf00      	nop
		}
	}

	GetTimeAndDate();
 8000db8:	f7ff fdd6 	bl	8000968 <GetTimeAndDate>
	ADC_Outcome(&Task);
 8000dbc:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fe5d 	bl	8000a80 <ADC_Outcome>
	msg_len = snprintf(msg, sizeof(msg), "Time:%lu\r\n SPI values: %s\r\n",Task.Measured_Time,SPI_Buf_TX);
 8000dc6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8000dca:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8000dce:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000dd2:	f107 000c 	add.w	r0, r7, #12
 8000dd6:	463b      	mov	r3, r7
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8000e08 <SPI_Test+0x154>)
 8000dde:	2180      	movs	r1, #128	@ 0x80
 8000de0:	f00e ff66 	bl	800fcb0 <sniprintf>
 8000de4:	f8c7 0264 	str.w	r0, [r7, #612]	@ 0x264
}
 8000de8:	f507 771e 	add.w	r7, r7, #632	@ 0x278
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	0801116c 	.word	0x0801116c
 8000df4:	20000084 	.word	0x20000084
 8000df8:	20000324 	.word	0x20000324
 8000dfc:	080110fc 	.word	0x080110fc
 8000e00:	200004b8 	.word	0x200004b8
 8000e04:	08011124 	.word	0x08011124
 8000e08:	08011150 	.word	0x08011150

08000e0c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI1)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a05      	ldr	r2, [pc, #20]	@ (8000e30 <HAL_SPI_TxCpltCallback+0x24>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d102      	bne.n	8000e24 <HAL_SPI_TxCpltCallback+0x18>
	{
		status = Status_Success;
 8000e1e:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_SPI_TxCpltCallback+0x28>)
 8000e20:	2283      	movs	r2, #131	@ 0x83
 8000e22:	701a      	strb	r2, [r3, #0]
	}
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	40013000 	.word	0x40013000
 8000e34:	20000084 	.word	0x20000084

08000e38 <UART_Test>:

void UART_Test(void)
{
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8000e3e:	af02      	add	r7, sp, #8
	newTask Task;
	ADC_Result Result;
	char msg[MSG_LEN];
	char UART_MSG[] = "Hello UART!\r\n";
 8000e40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e44:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8000e48:	4a4c      	ldr	r2, [pc, #304]	@ (8000f7c <UART_Test+0x144>)
 8000e4a:	461c      	mov	r4, r3
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e50:	c407      	stmia	r4!, {r0, r1, r2}
 8000e52:	8023      	strh	r3, [r4, #0]
	int retries = 5;
 8000e54:	2305      	movs	r3, #5
 8000e56:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
	int msg_len;
	uint32_t Peri_Measured_Time;

	Result = ADC_Check();
 8000e5a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e5e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fde0 	bl	8000a28 <ADC_Check>
	Task.adc_known_val = Result.measured;
 8000e68:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e6c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8000e70:	689a      	ldr	r2, [r3, #8]
 8000e72:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000e76:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8000e7a:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4


	for(int i = 0; i < retries; i++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
 8000e84:	bf00      	nop
 8000e86:	f8d7 2278 	ldr.w	r2, [r7, #632]	@ 0x278
 8000e8a:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	da57      	bge.n	8000f42 <UART_Test+0x10a>
	{
		status = Status_Failure;
 8000e92:	4b3b      	ldr	r3, [pc, #236]	@ (8000f80 <UART_Test+0x148>)
 8000e94:	2284      	movs	r2, #132	@ 0x84
 8000e96:	701a      	strb	r2, [r3, #0]
		HAL_StatusTypeDef ret = HAL_UART_Transmit(&huart5, (uint8_t *)UART_MSG, strlen(UART_MSG), 500);
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff f9c2 	bl	8000224 <strlen>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	1d39      	adds	r1, r7, #4
 8000ea6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000eaa:	4836      	ldr	r0, [pc, #216]	@ (8000f84 <UART_Test+0x14c>)
 8000eac:	f007 ff2e 	bl	8008d0c <HAL_UART_Transmit>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	f887 3277 	strb.w	r3, [r7, #631]	@ 0x277
		if(ret != HAL_OK)
 8000eb6:	f897 3277 	ldrb.w	r3, [r7, #631]	@ 0x277
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d013      	beq.n	8000ee6 <UART_Test+0xae>
		{
			msg_len = snprintf(msg, sizeof(msg), "UART transfer could not start...\r\n");
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4a31      	ldr	r2, [pc, #196]	@ (8000f88 <UART_Test+0x150>)
 8000ec4:	2180      	movs	r1, #128	@ 0x80
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f00e fef2 	bl	800fcb0 <sniprintf>
 8000ecc:	f8c7 026c 	str.w	r0, [r7, #620]	@ 0x26c
			HAL_UART_Transmit(&huart3, (uint8_t *)msg, msg_len, 500);
 8000ed0:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	f107 0114 	add.w	r1, r7, #20
 8000eda:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000ede:	482b      	ldr	r0, [pc, #172]	@ (8000f8c <UART_Test+0x154>)
 8000ee0:	f007 ff14 	bl	8008d0c <HAL_UART_Transmit>
			return;
 8000ee4:	e045      	b.n	8000f72 <UART_Test+0x13a>
		}

		while(status == Status_Failure) {
 8000ee6:	bf00      	nop
 8000ee8:	4b25      	ldr	r3, [pc, #148]	@ (8000f80 <UART_Test+0x148>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b84      	cmp	r3, #132	@ 0x84
 8000ef0:	d0fa      	beq.n	8000ee8 <UART_Test+0xb0>
		}

		Stop_Time();
 8000ef2:	f7ff fd23 	bl	800093c <Stop_Time>
		Peri_Measured_Time = Measure_Time();
 8000ef6:	f7ff fd2b 	bl	8000950 <Measure_Time>
 8000efa:	f8c7 0270 	str.w	r0, [r7, #624]	@ 0x270
		Task.Measured_Time = Peri_Measured_Time;
 8000efe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000f02:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8000f06:	f8d7 2270 	ldr.w	r2, [r7, #624]	@ 0x270
 8000f0a:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

		if (status == Status_Success)
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <UART_Test+0x148>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	2b83      	cmp	r3, #131	@ 0x83
 8000f16:	d013      	beq.n	8000f40 <UART_Test+0x108>
		{
			break;
		}
		else
		{
			msg_len = snprintf(msg, sizeof(msg), "UART has not been sent, sending again...\r\n");
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <UART_Test+0x158>)
 8000f1e:	2180      	movs	r1, #128	@ 0x80
 8000f20:	4618      	mov	r0, r3
 8000f22:	f00e fec5 	bl	800fcb0 <sniprintf>
 8000f26:	f8c7 026c 	str.w	r0, [r7, #620]	@ 0x26c
			HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_len, 500);
 8000f2a:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	f107 0114 	add.w	r1, r7, #20
 8000f34:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000f38:	4814      	ldr	r0, [pc, #80]	@ (8000f8c <UART_Test+0x154>)
 8000f3a:	f007 fee7 	bl	8008d0c <HAL_UART_Transmit>
			return;
 8000f3e:	e018      	b.n	8000f72 <UART_Test+0x13a>
			break;
 8000f40:	bf00      	nop
		}
	}

	GetTimeAndDate();
 8000f42:	f7ff fd11 	bl	8000968 <GetTimeAndDate>
	ADC_Outcome(&Task);
 8000f46:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fd98 	bl	8000a80 <ADC_Outcome>
	msg_len = snprintf(msg, sizeof(msg), "Time:%lu\r\n UART values: %s\r\n",Task.Measured_Time,UART_MSG);
 8000f50:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8000f54:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8000f58:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000f5c:	f107 0014 	add.w	r0, r7, #20
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	4613      	mov	r3, r2
 8000f66:	4a0b      	ldr	r2, [pc, #44]	@ (8000f94 <UART_Test+0x15c>)
 8000f68:	2180      	movs	r1, #128	@ 0x80
 8000f6a:	f00e fea1 	bl	800fcb0 <sniprintf>
 8000f6e:	f8c7 026c 	str.w	r0, [r7, #620]	@ 0x26c
}
 8000f72:	f507 7721 	add.w	r7, r7, #644	@ 0x284
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd90      	pop	{r4, r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	080111e8 	.word	0x080111e8
 8000f80:	20000084 	.word	0x20000084
 8000f84:	20000434 	.word	0x20000434
 8000f88:	08011178 	.word	0x08011178
 8000f8c:	200004b8 	.word	0x200004b8
 8000f90:	0801119c 	.word	0x0801119c
 8000f94:	080111c8 	.word	0x080111c8

08000f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f9c:	f001 f93b 	bl	8002216 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa0:	f000 f824 	bl	8000fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa4:	f000 fb24 	bl	80015f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fa8:	f000 fad8 	bl	800155c <MX_DMA_Init>
  MX_I2C2_Init();
 8000fac:	f000 f8da 	bl	8001164 <MX_I2C2_Init>
  MX_I2C4_Init();
 8000fb0:	f000 f918 	bl	80011e4 <MX_I2C4_Init>
  MX_SPI1_Init();
 8000fb4:	f000 f9b2 	bl	800131c <MX_SPI1_Init>
  MX_UART5_Init();
 8000fb8:	f000 fa42 	bl	8001440 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8000fbc:	f000 fa70 	bl	80014a0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000fc0:	f000 fa9e 	bl	8001500 <MX_USB_OTG_FS_PCD_Init>
  MX_LWIP_Init();
 8000fc4:	f008 fe22 	bl	8009c0c <MX_LWIP_Init>
  MX_ADC1_Init();
 8000fc8:	f000 f87a 	bl	80010c0 <MX_ADC1_Init>
  MX_RTC_Init();
 8000fcc:	f000 f94a 	bl	8001264 <MX_RTC_Init>
  MX_TIM1_Init();
 8000fd0:	f000 f9e2 	bl	8001398 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Main_Server_init();
 8000fd4:	f7ff fc4e 	bl	8000874 <Main_Server_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 ethernetif_input(&gnetif);
 8000fd8:	4803      	ldr	r0, [pc, #12]	@ (8000fe8 <main+0x50>)
 8000fda:	f009 f9ff 	bl	800a3dc <ethernetif_input>
	 sys_check_timeouts();
 8000fde:	f00b fceb 	bl	800c9b8 <sys_check_timeouts>
	 ethernetif_input(&gnetif);
 8000fe2:	bf00      	nop
 8000fe4:	e7f8      	b.n	8000fd8 <main+0x40>
 8000fe6:	bf00      	nop
 8000fe8:	20000948 	.word	0x20000948

08000fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b094      	sub	sp, #80	@ 0x50
 8000ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff2:	f107 0320 	add.w	r3, r7, #32
 8000ff6:	2230      	movs	r2, #48	@ 0x30
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f00e fefb 	bl	800fdf6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001010:	f005 faee 	bl	80065f0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001014:	4b28      	ldr	r3, [pc, #160]	@ (80010b8 <SystemClock_Config+0xcc>)
 8001016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001018:	4a27      	ldr	r2, [pc, #156]	@ (80010b8 <SystemClock_Config+0xcc>)
 800101a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001020:	4b25      	ldr	r3, [pc, #148]	@ (80010b8 <SystemClock_Config+0xcc>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800102c:	4b23      	ldr	r3, [pc, #140]	@ (80010bc <SystemClock_Config+0xd0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001034:	4a21      	ldr	r2, [pc, #132]	@ (80010bc <SystemClock_Config+0xd0>)
 8001036:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800103a:	6013      	str	r3, [r2, #0]
 800103c:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <SystemClock_Config+0xd0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001048:	2309      	movs	r3, #9
 800104a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800104c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001050:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001052:	2301      	movs	r3, #1
 8001054:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001056:	2302      	movs	r3, #2
 8001058:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800105a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800105e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001060:	2304      	movs	r3, #4
 8001062:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001064:	2348      	movs	r3, #72	@ 0x48
 8001066:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001068:	2302      	movs	r3, #2
 800106a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800106c:	2303      	movs	r3, #3
 800106e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001070:	f107 0320 	add.w	r3, r7, #32
 8001074:	4618      	mov	r0, r3
 8001076:	f005 facb 	bl	8006610 <HAL_RCC_OscConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001080:	f000 fb64 	bl	800174c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001084:	230f      	movs	r3, #15
 8001086:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001088:	2302      	movs	r3, #2
 800108a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001094:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	2102      	movs	r1, #2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f005 fd59 	bl	8006b58 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80010ac:	f000 fb4e 	bl	800174c <Error_Handler>
  }
}
 80010b0:	bf00      	nop
 80010b2:	3750      	adds	r7, #80	@ 0x50
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40007000 	.word	0x40007000

080010c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010c6:	463b      	mov	r3, r7
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010d2:	4b21      	ldr	r3, [pc, #132]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010d4:	4a21      	ldr	r2, [pc, #132]	@ (800115c <MX_ADC1_Init+0x9c>)
 80010d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010da:	2200      	movs	r2, #0
 80010dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010de:	4b1e      	ldr	r3, [pc, #120]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010f0:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010f8:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010fe:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001100:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <MX_ADC1_Init+0xa0>)
 8001102:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001104:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001106:	2200      	movs	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800110a:	4b13      	ldr	r3, [pc, #76]	@ (8001158 <MX_ADC1_Init+0x98>)
 800110c:	2201      	movs	r2, #1
 800110e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001110:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001118:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0x98>)
 800111a:	2201      	movs	r2, #1
 800111c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800111e:	480e      	ldr	r0, [pc, #56]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001120:	f001 f8fa 	bl	8002318 <HAL_ADC_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800112a:	f000 fb0f 	bl	800174c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800112e:	2300      	movs	r3, #0
 8001130:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001132:	2301      	movs	r3, #1
 8001134:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800113a:	463b      	mov	r3, r7
 800113c:	4619      	mov	r1, r3
 800113e:	4806      	ldr	r0, [pc, #24]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001140:	f001 fac8 	bl	80026d4 <HAL_ADC_ConfigChannel>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800114a:	f000 faff 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	200000a4 	.word	0x200000a4
 800115c:	40012000 	.word	0x40012000
 8001160:	0f000001 	.word	0x0f000001

08001164 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001168:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <MX_I2C2_Init+0x74>)
 800116a:	4a1c      	ldr	r2, [pc, #112]	@ (80011dc <MX_I2C2_Init+0x78>)
 800116c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00808CD2;
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <MX_I2C2_Init+0x74>)
 8001170:	4a1b      	ldr	r2, [pc, #108]	@ (80011e0 <MX_I2C2_Init+0x7c>)
 8001172:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001174:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <MX_I2C2_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117a:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <MX_I2C2_Init+0x74>)
 800117c:	2201      	movs	r2, #1
 800117e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001180:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <MX_I2C2_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001186:	4b14      	ldr	r3, [pc, #80]	@ (80011d8 <MX_I2C2_Init+0x74>)
 8001188:	2200      	movs	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800118c:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <MX_I2C2_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001192:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <MX_I2C2_Init+0x74>)
 8001194:	2200      	movs	r2, #0
 8001196:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001198:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <MX_I2C2_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800119e:	480e      	ldr	r0, [pc, #56]	@ (80011d8 <MX_I2C2_Init+0x74>)
 80011a0:	f003 fc64 	bl	8004a6c <HAL_I2C_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80011aa:	f000 facf 	bl	800174c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ae:	2100      	movs	r1, #0
 80011b0:	4809      	ldr	r0, [pc, #36]	@ (80011d8 <MX_I2C2_Init+0x74>)
 80011b2:	f005 f83d 	bl	8006230 <HAL_I2CEx_ConfigAnalogFilter>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80011bc:	f000 fac6 	bl	800174c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80011c0:	2100      	movs	r1, #0
 80011c2:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <MX_I2C2_Init+0x74>)
 80011c4:	f005 f87f 	bl	80062c6 <HAL_I2CEx_ConfigDigitalFilter>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80011ce:	f000 fabd 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	200000ec 	.word	0x200000ec
 80011dc:	40005800 	.word	0x40005800
 80011e0:	00808cd2 	.word	0x00808cd2

080011e4 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001258 <MX_I2C4_Init+0x74>)
 80011ea:	4a1c      	ldr	r2, [pc, #112]	@ (800125c <MX_I2C4_Init+0x78>)
 80011ec:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <MX_I2C4_Init+0x74>)
 80011f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001260 <MX_I2C4_Init+0x7c>)
 80011f2:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80011f4:	4b18      	ldr	r3, [pc, #96]	@ (8001258 <MX_I2C4_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <MX_I2C4_Init+0x74>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001200:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <MX_I2C4_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001206:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <MX_I2C4_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <MX_I2C4_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001212:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <MX_I2C4_Init+0x74>)
 8001214:	2200      	movs	r2, #0
 8001216:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001218:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <MX_I2C4_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800121e:	480e      	ldr	r0, [pc, #56]	@ (8001258 <MX_I2C4_Init+0x74>)
 8001220:	f003 fc24 	bl	8004a6c <HAL_I2C_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800122a:	f000 fa8f 	bl	800174c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800122e:	2100      	movs	r1, #0
 8001230:	4809      	ldr	r0, [pc, #36]	@ (8001258 <MX_I2C4_Init+0x74>)
 8001232:	f004 fffd 	bl	8006230 <HAL_I2CEx_ConfigAnalogFilter>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 800123c:	f000 fa86 	bl	800174c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001240:	2100      	movs	r1, #0
 8001242:	4805      	ldr	r0, [pc, #20]	@ (8001258 <MX_I2C4_Init+0x74>)
 8001244:	f005 f83f 	bl	80062c6 <HAL_I2CEx_ConfigDigitalFilter>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 800124e:	f000 fa7d 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000138 	.word	0x20000138
 800125c:	40006000 	.word	0x40006000
 8001260:	00808cd2 	.word	0x00808cd2

08001264 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b088      	sub	sp, #32
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
 800127a:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001280:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <MX_RTC_Init+0xb0>)
 8001282:	4a25      	ldr	r2, [pc, #148]	@ (8001318 <MX_RTC_Init+0xb4>)
 8001284:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001286:	4b23      	ldr	r3, [pc, #140]	@ (8001314 <MX_RTC_Init+0xb0>)
 8001288:	2200      	movs	r2, #0
 800128a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800128c:	4b21      	ldr	r3, [pc, #132]	@ (8001314 <MX_RTC_Init+0xb0>)
 800128e:	227f      	movs	r2, #127	@ 0x7f
 8001290:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001292:	4b20      	ldr	r3, [pc, #128]	@ (8001314 <MX_RTC_Init+0xb0>)
 8001294:	22ff      	movs	r2, #255	@ 0xff
 8001296:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001298:	4b1e      	ldr	r3, [pc, #120]	@ (8001314 <MX_RTC_Init+0xb0>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800129e:	4b1d      	ldr	r3, [pc, #116]	@ (8001314 <MX_RTC_Init+0xb0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <MX_RTC_Init+0xb0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80012aa:	481a      	ldr	r0, [pc, #104]	@ (8001314 <MX_RTC_Init+0xb0>)
 80012ac:	f006 fa6a 	bl	8007784 <HAL_RTC_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_RTC_Init+0x56>
  {
    Error_Handler();
 80012b6:	f000 fa49 	bl	800174c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 80012be:	2300      	movs	r3, #0
 80012c0:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012ce:	f107 0308 	add.w	r3, r7, #8
 80012d2:	2201      	movs	r2, #1
 80012d4:	4619      	mov	r1, r3
 80012d6:	480f      	ldr	r0, [pc, #60]	@ (8001314 <MX_RTC_Init+0xb0>)
 80012d8:	f006 fae6 	bl	80078a8 <HAL_RTC_SetTime>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80012e2:	f000 fa33 	bl	800174c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80012e6:	2301      	movs	r3, #1
 80012e8:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 80012ea:	2301      	movs	r3, #1
 80012ec:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 80012ee:	2301      	movs	r3, #1
 80012f0:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	2201      	movs	r2, #1
 80012fa:	4619      	mov	r1, r3
 80012fc:	4805      	ldr	r0, [pc, #20]	@ (8001314 <MX_RTC_Init+0xb0>)
 80012fe:	f006 fbef 	bl	8007ae0 <HAL_RTC_SetDate>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001308:	f000 fa20 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800130c:	bf00      	nop
 800130e:	3720      	adds	r7, #32
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000304 	.word	0x20000304
 8001318:	40002800 	.word	0x40002800

0800131c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001320:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001322:	4a1c      	ldr	r2, [pc, #112]	@ (8001394 <MX_SPI1_Init+0x78>)
 8001324:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001326:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001328:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800132c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001334:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001336:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800133a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800133c:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <MX_SPI1_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <MX_SPI1_Init+0x74>)
 800134a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800134e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001352:	2200      	movs	r2, #0
 8001354:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001356:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001358:	2200      	movs	r2, #0
 800135a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_SPI1_Init+0x74>)
 800135e:	2200      	movs	r2, #0
 8001360:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001364:	2200      	movs	r2, #0
 8001366:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_SPI1_Init+0x74>)
 800136a:	2207      	movs	r2, #7
 800136c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <MX_SPI1_Init+0x74>)
 8001376:	2208      	movs	r2, #8
 8001378:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	@ (8001390 <MX_SPI1_Init+0x74>)
 800137c:	f006 fd38 	bl	8007df0 <HAL_SPI_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001386:	f000 f9e1 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000324 	.word	0x20000324
 8001394:	40013000 	.word	0x40013000

08001398 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139e:	f107 0310 	add.w	r3, r7, #16
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013b8:	4a20      	ldr	r2, [pc, #128]	@ (800143c <MX_TIM1_Init+0xa4>)
 80013ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d0:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013d6:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013dc:	4b16      	ldr	r3, [pc, #88]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013de:	2200      	movs	r2, #0
 80013e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013e2:	4815      	ldr	r0, [pc, #84]	@ (8001438 <MX_TIM1_Init+0xa0>)
 80013e4:	f007 f8c2 	bl	800856c <HAL_TIM_Base_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80013ee:	f000 f9ad 	bl	800174c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	480e      	ldr	r0, [pc, #56]	@ (8001438 <MX_TIM1_Init+0xa0>)
 8001400:	f007 f9a4 	bl	800874c <HAL_TIM_ConfigClockSource>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800140a:	f000 f99f 	bl	800174c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	4619      	mov	r1, r3
 800141e:	4806      	ldr	r0, [pc, #24]	@ (8001438 <MX_TIM1_Init+0xa0>)
 8001420:	f007 fb98 	bl	8008b54 <HAL_TIMEx_MasterConfigSynchronization>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800142a:	f000 f98f 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	3720      	adds	r7, #32
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	200003e8 	.word	0x200003e8
 800143c:	40010000 	.word	0x40010000

08001440 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001444:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <MX_UART5_Init+0x58>)
 8001446:	4a15      	ldr	r2, [pc, #84]	@ (800149c <MX_UART5_Init+0x5c>)
 8001448:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800144a:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <MX_UART5_Init+0x58>)
 800144c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001450:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_UART5_Init+0x58>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <MX_UART5_Init+0x58>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_UART5_Init+0x58>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_UART5_Init+0x58>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_UART5_Init+0x58>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_UART5_Init+0x58>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_UART5_Init+0x58>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_UART5_Init+0x58>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_UART5_Init+0x58>)
 8001484:	f007 fbf4 	bl	8008c70 <HAL_UART_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 800148e:	f000 f95d 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000434 	.word	0x20000434
 800149c:	40005000 	.word	0x40005000

080014a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014a6:	4a15      	ldr	r2, [pc, #84]	@ (80014fc <MX_USART3_UART_Init+0x5c>)
 80014a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014aa:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014b2:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014be:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014d8:	2200      	movs	r2, #0
 80014da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <MX_USART3_UART_Init+0x58>)
 80014e4:	f007 fbc4 	bl	8008c70 <HAL_UART_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80014ee:	f000 f92d 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200004b8 	.word	0x200004b8
 80014fc:	40004800 	.word	0x40004800

08001500 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001504:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001506:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800150a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800150c:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800150e:	2206      	movs	r2, #6
 8001510:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001514:	2202      	movs	r2, #2
 8001516:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001518:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800151a:	2200      	movs	r2, #0
 800151c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001520:	2202      	movs	r2, #2
 8001522:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001524:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001526:	2201      	movs	r2, #1
 8001528:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001532:	2200      	movs	r2, #0
 8001534:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001536:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001538:	2201      	movs	r2, #1
 800153a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800153e:	2200      	movs	r2, #0
 8001540:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001542:	4805      	ldr	r0, [pc, #20]	@ (8001558 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001544:	f004 ff0b 	bl	800635e <HAL_PCD_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800154e:	f000 f8fd 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	2000053c 	.word	0x2000053c

0800155c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001562:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <MX_DMA_Init+0x90>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4a21      	ldr	r2, [pc, #132]	@ (80015ec <MX_DMA_Init+0x90>)
 8001568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <MX_DMA_Init+0x90>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157a:	4b1c      	ldr	r3, [pc, #112]	@ (80015ec <MX_DMA_Init+0x90>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a1b      	ldr	r2, [pc, #108]	@ (80015ec <MX_DMA_Init+0x90>)
 8001580:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <MX_DMA_Init+0x90>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	200d      	movs	r0, #13
 8001598:	f001 fbc7 	bl	8002d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800159c:	200d      	movs	r0, #13
 800159e:	f001 fbe0 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2100      	movs	r1, #0
 80015a6:	200e      	movs	r0, #14
 80015a8:	f001 fbbf 	bl	8002d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80015ac:	200e      	movs	r0, #14
 80015ae:	f001 fbd8 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2010      	movs	r0, #16
 80015b8:	f001 fbb7 	bl	8002d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015bc:	2010      	movs	r0, #16
 80015be:	f001 fbd0 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	202f      	movs	r0, #47	@ 0x2f
 80015c8:	f001 fbaf 	bl	8002d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80015cc:	202f      	movs	r0, #47	@ 0x2f
 80015ce:	f001 fbc8 	bl	8002d62 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	2038      	movs	r0, #56	@ 0x38
 80015d8:	f001 fba7 	bl	8002d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80015dc:	2038      	movs	r0, #56	@ 0x38
 80015de:	f001 fbc0 	bl	8002d62 <HAL_NVIC_EnableIRQ>

}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800

080015f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08c      	sub	sp, #48	@ 0x30
 80015f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]
 8001604:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	4b4d      	ldr	r3, [pc, #308]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	4a4c      	ldr	r2, [pc, #304]	@ (800173c <MX_GPIO_Init+0x14c>)
 800160c:	f043 0304 	orr.w	r3, r3, #4
 8001610:	6313      	str	r3, [r2, #48]	@ 0x30
 8001612:	4b4a      	ldr	r3, [pc, #296]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	f003 0304 	and.w	r3, r3, #4
 800161a:	61bb      	str	r3, [r7, #24]
 800161c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800161e:	4b47      	ldr	r3, [pc, #284]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	4a46      	ldr	r2, [pc, #280]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001624:	f043 0320 	orr.w	r3, r3, #32
 8001628:	6313      	str	r3, [r2, #48]	@ 0x30
 800162a:	4b44      	ldr	r3, [pc, #272]	@ (800173c <MX_GPIO_Init+0x14c>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	f003 0320 	and.w	r3, r3, #32
 8001632:	617b      	str	r3, [r7, #20]
 8001634:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001636:	4b41      	ldr	r3, [pc, #260]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	4a40      	ldr	r2, [pc, #256]	@ (800173c <MX_GPIO_Init+0x14c>)
 800163c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001640:	6313      	str	r3, [r2, #48]	@ 0x30
 8001642:	4b3e      	ldr	r3, [pc, #248]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	4b3b      	ldr	r3, [pc, #236]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	4a3a      	ldr	r2, [pc, #232]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	6313      	str	r3, [r2, #48]	@ 0x30
 800165a:	4b38      	ldr	r3, [pc, #224]	@ (800173c <MX_GPIO_Init+0x14c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	4b35      	ldr	r3, [pc, #212]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a34      	ldr	r2, [pc, #208]	@ (800173c <MX_GPIO_Init+0x14c>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b32      	ldr	r3, [pc, #200]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800167e:	4b2f      	ldr	r3, [pc, #188]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	4a2e      	ldr	r2, [pc, #184]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001684:	f043 0308 	orr.w	r3, r3, #8
 8001688:	6313      	str	r3, [r2, #48]	@ 0x30
 800168a:	4b2c      	ldr	r3, [pc, #176]	@ (800173c <MX_GPIO_Init+0x14c>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001696:	4b29      	ldr	r3, [pc, #164]	@ (800173c <MX_GPIO_Init+0x14c>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	4a28      	ldr	r2, [pc, #160]	@ (800173c <MX_GPIO_Init+0x14c>)
 800169c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016a2:	4b26      	ldr	r3, [pc, #152]	@ (800173c <MX_GPIO_Init+0x14c>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80016ae:	2200      	movs	r2, #0
 80016b0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80016b4:	4822      	ldr	r0, [pc, #136]	@ (8001740 <MX_GPIO_Init+0x150>)
 80016b6:	f003 f9bf 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2140      	movs	r1, #64	@ 0x40
 80016be:	4821      	ldr	r0, [pc, #132]	@ (8001744 <MX_GPIO_Init+0x154>)
 80016c0:	f003 f9ba 	bl	8004a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80016c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 031c 	add.w	r3, r7, #28
 80016d8:	4619      	mov	r1, r3
 80016da:	481b      	ldr	r0, [pc, #108]	@ (8001748 <MX_GPIO_Init+0x158>)
 80016dc:	f003 f800 	bl	80046e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80016e0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80016e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f2:	f107 031c 	add.w	r3, r7, #28
 80016f6:	4619      	mov	r1, r3
 80016f8:	4811      	ldr	r0, [pc, #68]	@ (8001740 <MX_GPIO_Init+0x150>)
 80016fa:	f002 fff1 	bl	80046e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80016fe:	2340      	movs	r3, #64	@ 0x40
 8001700:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001702:	2301      	movs	r3, #1
 8001704:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2300      	movs	r3, #0
 800170c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800170e:	f107 031c 	add.w	r3, r7, #28
 8001712:	4619      	mov	r1, r3
 8001714:	480b      	ldr	r0, [pc, #44]	@ (8001744 <MX_GPIO_Init+0x154>)
 8001716:	f002 ffe3 	bl	80046e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800171a:	2380      	movs	r3, #128	@ 0x80
 800171c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171e:	2300      	movs	r3, #0
 8001720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 031c 	add.w	r3, r7, #28
 800172a:	4619      	mov	r1, r3
 800172c:	4805      	ldr	r0, [pc, #20]	@ (8001744 <MX_GPIO_Init+0x154>)
 800172e:	f002 ffd7 	bl	80046e0 <HAL_GPIO_Init>

}
 8001732:	bf00      	nop
 8001734:	3730      	adds	r7, #48	@ 0x30
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40020400 	.word	0x40020400
 8001744:	40021800 	.word	0x40021800
 8001748:	40020800 	.word	0x40020800

0800174c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001750:	b672      	cpsid	i
}
 8001752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <Error_Handler+0x8>

08001758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <HAL_MspInit+0x44>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001762:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <HAL_MspInit+0x44>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001768:	6413      	str	r3, [r2, #64]	@ 0x40
 800176a:	4b0c      	ldr	r3, [pc, #48]	@ (800179c <HAL_MspInit+0x44>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <HAL_MspInit+0x44>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	4a08      	ldr	r2, [pc, #32]	@ (800179c <HAL_MspInit+0x44>)
 800177c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001780:	6453      	str	r3, [r2, #68]	@ 0x44
 8001782:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_MspInit+0x44>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001786:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178e:	bf00      	nop
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800

080017a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	@ 0x28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a15      	ldr	r2, [pc, #84]	@ (8001814 <HAL_ADC_MspInit+0x74>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d123      	bne.n	800180a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017c2:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <HAL_ADC_MspInit+0x78>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c6:	4a14      	ldr	r2, [pc, #80]	@ (8001818 <HAL_ADC_MspInit+0x78>)
 80017c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ce:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_ADC_MspInit+0x78>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_ADC_MspInit+0x78>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	4a0e      	ldr	r2, [pc, #56]	@ (8001818 <HAL_ADC_MspInit+0x78>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <HAL_ADC_MspInit+0x78>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017f2:	2301      	movs	r3, #1
 80017f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f6:	2303      	movs	r3, #3
 80017f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	4619      	mov	r1, r3
 8001804:	4805      	ldr	r0, [pc, #20]	@ (800181c <HAL_ADC_MspInit+0x7c>)
 8001806:	f002 ff6b 	bl	80046e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800180a:	bf00      	nop
 800180c:	3728      	adds	r7, #40	@ 0x28
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40012000 	.word	0x40012000
 8001818:	40023800 	.word	0x40023800
 800181c:	40020000 	.word	0x40020000

08001820 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0ac      	sub	sp, #176	@ 0xb0
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001828:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001838:	f107 0318 	add.w	r3, r7, #24
 800183c:	2284      	movs	r2, #132	@ 0x84
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f00e fad8 	bl	800fdf6 <memset>
  if(hi2c->Instance==I2C2)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4aa1      	ldr	r2, [pc, #644]	@ (8001ad0 <HAL_I2C_MspInit+0x2b0>)
 800184c:	4293      	cmp	r3, r2
 800184e:	f040 809a 	bne.w	8001986 <HAL_I2C_MspInit+0x166>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001856:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001858:	2300      	movs	r3, #0
 800185a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800185e:	f107 0318 	add.w	r3, r7, #24
 8001862:	4618      	mov	r0, r3
 8001864:	f005 fb9e 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <HAL_I2C_MspInit+0x52>
    {
      Error_Handler();
 800186e:	f7ff ff6d 	bl	800174c <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001872:	4b98      	ldr	r3, [pc, #608]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a97      	ldr	r2, [pc, #604]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 8001878:	f043 0320 	orr.w	r3, r3, #32
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b95      	ldr	r3, [pc, #596]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0320 	and.w	r3, r3, #32
 8001886:	617b      	str	r3, [r7, #20]
 8001888:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800188a:	2303      	movs	r3, #3
 800188c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001890:	2312      	movs	r3, #18
 8001892:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001896:	2301      	movs	r3, #1
 8001898:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189c:	2303      	movs	r3, #3
 800189e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018a2:	2304      	movs	r3, #4
 80018a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018ac:	4619      	mov	r1, r3
 80018ae:	488a      	ldr	r0, [pc, #552]	@ (8001ad8 <HAL_I2C_MspInit+0x2b8>)
 80018b0:	f002 ff16 	bl	80046e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018b4:	4b87      	ldr	r3, [pc, #540]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80018b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b8:	4a86      	ldr	r2, [pc, #536]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80018ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018be:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c0:	4b84      	ldr	r3, [pc, #528]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80018c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	693b      	ldr	r3, [r7, #16]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Stream3;
 80018cc:	4b83      	ldr	r3, [pc, #524]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018ce:	4a84      	ldr	r2, [pc, #528]	@ (8001ae0 <HAL_I2C_MspInit+0x2c0>)
 80018d0:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80018d2:	4b82      	ldr	r3, [pc, #520]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018d4:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80018d8:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018da:	4b80      	ldr	r3, [pc, #512]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018e0:	4b7e      	ldr	r3, [pc, #504]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018e6:	4b7d      	ldr	r3, [pc, #500]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018ec:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018ee:	4b7b      	ldr	r3, [pc, #492]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018f4:	4b79      	ldr	r3, [pc, #484]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80018fa:	4b78      	ldr	r3, [pc, #480]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001900:	4b76      	ldr	r3, [pc, #472]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 8001902:	2200      	movs	r2, #0
 8001904:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001906:	4b75      	ldr	r3, [pc, #468]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 8001908:	2200      	movs	r2, #0
 800190a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 800190c:	4873      	ldr	r0, [pc, #460]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 800190e:	f001 fa43 	bl	8002d98 <HAL_DMA_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <HAL_I2C_MspInit+0xfc>
    {
      Error_Handler();
 8001918:	f7ff ff18 	bl	800174c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a6f      	ldr	r2, [pc, #444]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 8001920:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001922:	4a6e      	ldr	r2, [pc, #440]	@ (8001adc <HAL_I2C_MspInit+0x2bc>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8001928:	4b6e      	ldr	r3, [pc, #440]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 800192a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ae8 <HAL_I2C_MspInit+0x2c8>)
 800192c:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 800192e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001930:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001934:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001936:	4b6b      	ldr	r3, [pc, #428]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001938:	2240      	movs	r2, #64	@ 0x40
 800193a:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800193c:	4b69      	ldr	r3, [pc, #420]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 800193e:	2200      	movs	r2, #0
 8001940:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001942:	4b68      	ldr	r3, [pc, #416]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001944:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001948:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800194a:	4b66      	ldr	r3, [pc, #408]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 800194c:	2200      	movs	r2, #0
 800194e:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001950:	4b64      	ldr	r3, [pc, #400]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001952:	2200      	movs	r2, #0
 8001954:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8001956:	4b63      	ldr	r3, [pc, #396]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001958:	2200      	movs	r2, #0
 800195a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800195c:	4b61      	ldr	r3, [pc, #388]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 800195e:	2200      	movs	r2, #0
 8001960:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001962:	4b60      	ldr	r3, [pc, #384]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001964:	2200      	movs	r2, #0
 8001966:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001968:	485e      	ldr	r0, [pc, #376]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 800196a:	f001 fa15 	bl	8002d98 <HAL_DMA_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <HAL_I2C_MspInit+0x158>
    {
      Error_Handler();
 8001974:	f7ff feea 	bl	800174c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 800197c:	639a      	str	r2, [r3, #56]	@ 0x38
 800197e:	4a59      	ldr	r2, [pc, #356]	@ (8001ae4 <HAL_I2C_MspInit+0x2c4>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001984:	e09f      	b.n	8001ac6 <HAL_I2C_MspInit+0x2a6>
  else if(hi2c->Instance==I2C4)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a58      	ldr	r2, [pc, #352]	@ (8001aec <HAL_I2C_MspInit+0x2cc>)
 800198c:	4293      	cmp	r3, r2
 800198e:	f040 809a 	bne.w	8001ac6 <HAL_I2C_MspInit+0x2a6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001992:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001996:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001998:	2300      	movs	r3, #0
 800199a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800199e:	f107 0318 	add.w	r3, r7, #24
 80019a2:	4618      	mov	r0, r3
 80019a4:	f005 fafe 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <HAL_I2C_MspInit+0x192>
      Error_Handler();
 80019ae:	f7ff fecd 	bl	800174c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80019b2:	4b48      	ldr	r3, [pc, #288]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b6:	4a47      	ldr	r2, [pc, #284]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80019b8:	f043 0320 	orr.w	r3, r3, #32
 80019bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019be:	4b45      	ldr	r3, [pc, #276]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	f003 0320 	and.w	r3, r3, #32
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80019ca:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80019ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019d2:	2312      	movs	r3, #18
 80019d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019d8:	2301      	movs	r3, #1
 80019da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019de:	2303      	movs	r3, #3
 80019e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80019e4:	2304      	movs	r3, #4
 80019e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019ea:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019ee:	4619      	mov	r1, r3
 80019f0:	4839      	ldr	r0, [pc, #228]	@ (8001ad8 <HAL_I2C_MspInit+0x2b8>)
 80019f2:	f002 fe75 	bl	80046e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80019f6:	4b37      	ldr	r3, [pc, #220]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fa:	4a36      	ldr	r2, [pc, #216]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 80019fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a02:	4b34      	ldr	r3, [pc, #208]	@ (8001ad4 <HAL_I2C_MspInit+0x2b4>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c4_rx.Instance = DMA1_Stream2;
 8001a0e:	4b38      	ldr	r3, [pc, #224]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a10:	4a38      	ldr	r2, [pc, #224]	@ (8001af4 <HAL_I2C_MspInit+0x2d4>)
 8001a12:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Channel = DMA_CHANNEL_2;
 8001a14:	4b36      	ldr	r3, [pc, #216]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a16:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a1a:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a1c:	4b34      	ldr	r3, [pc, #208]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a22:	4b33      	ldr	r3, [pc, #204]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a28:	4b31      	ldr	r3, [pc, #196]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a2e:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a30:	4b2f      	ldr	r3, [pc, #188]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a36:	4b2e      	ldr	r3, [pc, #184]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8001a3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a42:	4b2b      	ldr	r3, [pc, #172]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
    hdma_i2c4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a48:	4b29      	ldr	r3, [pc, #164]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001a4e:	4828      	ldr	r0, [pc, #160]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a50:	f001 f9a2 	bl	8002d98 <HAL_DMA_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <HAL_I2C_MspInit+0x23e>
      Error_Handler();
 8001a5a:	f7ff fe77 	bl	800174c <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c4_rx);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a23      	ldr	r2, [pc, #140]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a62:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a64:	4a22      	ldr	r2, [pc, #136]	@ (8001af0 <HAL_I2C_MspInit+0x2d0>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c4_tx.Instance = DMA1_Stream5;
 8001a6a:	4b23      	ldr	r3, [pc, #140]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a6c:	4a23      	ldr	r2, [pc, #140]	@ (8001afc <HAL_I2C_MspInit+0x2dc>)
 8001a6e:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Channel = DMA_CHANNEL_2;
 8001a70:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a72:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a76:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a78:	4b1f      	ldr	r3, [pc, #124]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a7a:	2240      	movs	r2, #64	@ 0x40
 8001a7c:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a84:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a8a:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a92:	4b19      	ldr	r3, [pc, #100]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001a98:	4b17      	ldr	r3, [pc, #92]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a9e:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	621a      	str	r2, [r3, #32]
    hdma_i2c4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001aa4:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001aaa:	4813      	ldr	r0, [pc, #76]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001aac:	f001 f974 	bl	8002d98 <HAL_DMA_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <HAL_I2C_MspInit+0x29a>
      Error_Handler();
 8001ab6:	f7ff fe49 	bl	800174c <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c4_tx);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a0e      	ldr	r2, [pc, #56]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001abe:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8001af8 <HAL_I2C_MspInit+0x2d8>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ac6:	bf00      	nop
 8001ac8:	37b0      	adds	r7, #176	@ 0xb0
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40005800 	.word	0x40005800
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40021400 	.word	0x40021400
 8001adc:	20000184 	.word	0x20000184
 8001ae0:	40026058 	.word	0x40026058
 8001ae4:	200001e4 	.word	0x200001e4
 8001ae8:	400260b8 	.word	0x400260b8
 8001aec:	40006000 	.word	0x40006000
 8001af0:	20000244 	.word	0x20000244
 8001af4:	40026040 	.word	0x40026040
 8001af8:	200002a4 	.word	0x200002a4
 8001afc:	40026088 	.word	0x40026088

08001b00 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b0a4      	sub	sp, #144	@ 0x90
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	2284      	movs	r2, #132	@ 0x84
 8001b0e:	2100      	movs	r1, #0
 8001b10:	4618      	mov	r0, r3
 8001b12:	f00e f970 	bl	800fdf6 <memset>
  if(hrtc->Instance==RTC)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a0e      	ldr	r2, [pc, #56]	@ (8001b54 <HAL_RTC_MspInit+0x54>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d114      	bne.n	8001b4a <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001b20:	2320      	movs	r3, #32
 8001b22:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001b24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b28:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b2a:	f107 030c 	add.w	r3, r7, #12
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f005 fa38 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001b3a:	f7ff fe07 	bl	800174c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b3e:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <HAL_RTC_MspInit+0x58>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b42:	4a05      	ldr	r2, [pc, #20]	@ (8001b58 <HAL_RTC_MspInit+0x58>)
 8001b44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b48:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3790      	adds	r7, #144	@ 0x90
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40002800 	.word	0x40002800
 8001b58:	40023800 	.word	0x40023800

08001b5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	@ 0x28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a3c      	ldr	r2, [pc, #240]	@ (8001c6c <HAL_SPI_MspInit+0x110>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d171      	bne.n	8001c62 <HAL_SPI_MspInit+0x106>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b7e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	4a3b      	ldr	r2, [pc, #236]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001b84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b8a:	4b39      	ldr	r3, [pc, #228]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b96:	4b36      	ldr	r3, [pc, #216]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a35      	ldr	r2, [pc, #212]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bae:	4b30      	ldr	r3, [pc, #192]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	4a2f      	ldr	r2, [pc, #188]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001bb4:	f043 0302 	orr.w	r3, r3, #2
 8001bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bba:	4b2d      	ldr	r3, [pc, #180]	@ (8001c70 <HAL_SPI_MspInit+0x114>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001bc6:	2360      	movs	r3, #96	@ 0x60
 8001bc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	4619      	mov	r1, r3
 8001be0:	4824      	ldr	r0, [pc, #144]	@ (8001c74 <HAL_SPI_MspInit+0x118>)
 8001be2:	f002 fd7d 	bl	80046e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001be6:	2320      	movs	r3, #32
 8001be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	2302      	movs	r3, #2
 8001bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bf6:	2305      	movs	r3, #5
 8001bf8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4619      	mov	r1, r3
 8001c00:	481d      	ldr	r0, [pc, #116]	@ (8001c78 <HAL_SPI_MspInit+0x11c>)
 8001c02:	f002 fd6d 	bl	80046e0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001c06:	4b1d      	ldr	r3, [pc, #116]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c08:	4a1d      	ldr	r2, [pc, #116]	@ (8001c80 <HAL_SPI_MspInit+0x124>)
 8001c0a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c0e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001c12:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c14:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c1a:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c20:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c26:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c2e:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001c34:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c3a:	4b10      	ldr	r3, [pc, #64]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c40:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001c46:	480d      	ldr	r0, [pc, #52]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c48:	f001 f8a6 	bl	8002d98 <HAL_DMA_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 8001c52:	f7ff fd7b 	bl	800174c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a08      	ldr	r2, [pc, #32]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c5a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c5c:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <HAL_SPI_MspInit+0x120>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	@ 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40013000 	.word	0x40013000
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020000 	.word	0x40020000
 8001c78:	40020400 	.word	0x40020400
 8001c7c:	20000388 	.word	0x20000388
 8001c80:	40026410 	.word	0x40026410

08001c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <HAL_TIM_Base_MspInit+0x38>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d10b      	bne.n	8001cae <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c96:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <HAL_TIM_Base_MspInit+0x3c>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	4a09      	ldr	r2, [pc, #36]	@ (8001cc0 <HAL_TIM_Base_MspInit+0x3c>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ca2:	4b07      	ldr	r3, [pc, #28]	@ (8001cc0 <HAL_TIM_Base_MspInit+0x3c>)
 8001ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	40010000 	.word	0x40010000
 8001cc0:	40023800 	.word	0x40023800

08001cc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b0ae      	sub	sp, #184	@ 0xb8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cdc:	f107 0320 	add.w	r3, r7, #32
 8001ce0:	2284      	movs	r2, #132	@ 0x84
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f00e f886 	bl	800fdf6 <memset>
  if(huart->Instance==UART5)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a54      	ldr	r2, [pc, #336]	@ (8001e40 <HAL_UART_MspInit+0x17c>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d15e      	bne.n	8001db2 <HAL_UART_MspInit+0xee>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001cf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cf8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cfe:	f107 0320 	add.w	r3, r7, #32
 8001d02:	4618      	mov	r0, r3
 8001d04:	f005 f94e 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001d0e:	f7ff fd1d 	bl	800174c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001d12:	4b4c      	ldr	r3, [pc, #304]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	4a4b      	ldr	r2, [pc, #300]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d18:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1e:	4b49      	ldr	r3, [pc, #292]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d26:	61fb      	str	r3, [r7, #28]
 8001d28:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2a:	4b46      	ldr	r3, [pc, #280]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2e:	4a45      	ldr	r2, [pc, #276]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d30:	f043 0304 	orr.w	r3, r3, #4
 8001d34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d36:	4b43      	ldr	r3, [pc, #268]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3a:	f003 0304 	and.w	r3, r3, #4
 8001d3e:	61bb      	str	r3, [r7, #24]
 8001d40:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d42:	4b40      	ldr	r3, [pc, #256]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	4a3f      	ldr	r2, [pc, #252]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d48:	f043 0308 	orr.w	r3, r3, #8
 8001d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d62:	2302      	movs	r3, #2
 8001d64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001d74:	2308      	movs	r3, #8
 8001d76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4831      	ldr	r0, [pc, #196]	@ (8001e48 <HAL_UART_MspInit+0x184>)
 8001d82:	f002 fcad 	bl	80046e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d86:	2304      	movs	r3, #4
 8001d88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001d9e:	2308      	movs	r3, #8
 8001da0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001da4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001da8:	4619      	mov	r1, r3
 8001daa:	4828      	ldr	r0, [pc, #160]	@ (8001e4c <HAL_UART_MspInit+0x188>)
 8001dac:	f002 fc98 	bl	80046e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001db0:	e041      	b.n	8001e36 <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a26      	ldr	r2, [pc, #152]	@ (8001e50 <HAL_UART_MspInit+0x18c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d13c      	bne.n	8001e36 <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001dbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dc0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc6:	f107 0320 	add.w	r3, r7, #32
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f005 f8ea 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_UART_MspInit+0x116>
      Error_Handler();
 8001dd6:	f7ff fcb9 	bl	800174c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001dda:	4b1a      	ldr	r3, [pc, #104]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	4a19      	ldr	r2, [pc, #100]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df2:	4b14      	ldr	r3, [pc, #80]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a13      	ldr	r2, [pc, #76]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001df8:	f043 0308 	orr.w	r3, r3, #8
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_UART_MspInit+0x180>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001e0a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e24:	2307      	movs	r3, #7
 8001e26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e2a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4806      	ldr	r0, [pc, #24]	@ (8001e4c <HAL_UART_MspInit+0x188>)
 8001e32:	f002 fc55 	bl	80046e0 <HAL_GPIO_Init>
}
 8001e36:	bf00      	nop
 8001e38:	37b8      	adds	r7, #184	@ 0xb8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40005000 	.word	0x40005000
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	40020c00 	.word	0x40020c00
 8001e50:	40004800 	.word	0x40004800

08001e54 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b0ac      	sub	sp, #176	@ 0xb0
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e6c:	f107 0318 	add.w	r3, r7, #24
 8001e70:	2284      	movs	r2, #132	@ 0x84
 8001e72:	2100      	movs	r1, #0
 8001e74:	4618      	mov	r0, r3
 8001e76:	f00d ffbe 	bl	800fdf6 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e82:	d159      	bne.n	8001f38 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001e84:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e88:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e90:	f107 0318 	add.w	r3, r7, #24
 8001e94:	4618      	mov	r0, r3
 8001e96:	f005 f885 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001ea0:	f7ff fc54 	bl	800174c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea4:	4b26      	ldr	r3, [pc, #152]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea8:	4a25      	ldr	r2, [pc, #148]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001eaa:	f043 0301 	orr.w	r3, r3, #1
 8001eae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb0:	4b23      	ldr	r3, [pc, #140]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001ebc:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001ec0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ed6:	230a      	movs	r3, #10
 8001ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001edc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4818      	ldr	r0, [pc, #96]	@ (8001f44 <HAL_PCD_MspInit+0xf0>)
 8001ee4:	f002 fbfc 	bl	80046e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001ee8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001eec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001efc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f00:	4619      	mov	r1, r3
 8001f02:	4810      	ldr	r0, [pc, #64]	@ (8001f44 <HAL_PCD_MspInit+0xf0>)
 8001f04:	f002 fbec 	bl	80046e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f08:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f12:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f14:	4b0a      	ldr	r3, [pc, #40]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4b07      	ldr	r3, [pc, #28]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f24:	4a06      	ldr	r2, [pc, #24]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001f26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f2a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f2c:	4b04      	ldr	r3, [pc, #16]	@ (8001f40 <HAL_PCD_MspInit+0xec>)
 8001f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001f38:	bf00      	nop
 8001f3a:	37b0      	adds	r7, #176	@ 0xb0
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40020000 	.word	0x40020000

08001f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f4c:	bf00      	nop
 8001f4e:	e7fd      	b.n	8001f4c <NMI_Handler+0x4>

08001f50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <HardFault_Handler+0x4>

08001f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f5c:	bf00      	nop
 8001f5e:	e7fd      	b.n	8001f5c <MemManage_Handler+0x4>

08001f60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <BusFault_Handler+0x4>

08001f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <UsageFault_Handler+0x4>

08001f70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9e:	f000 f977 	bl	8002290 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
	...

08001fa8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8001fac:	4802      	ldr	r0, [pc, #8]	@ (8001fb8 <DMA1_Stream2_IRQHandler+0x10>)
 8001fae:	f001 f823 	bl	8002ff8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000244 	.word	0x20000244

08001fbc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001fc0:	4802      	ldr	r0, [pc, #8]	@ (8001fcc <DMA1_Stream3_IRQHandler+0x10>)
 8001fc2:	f001 f819 	bl	8002ff8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000184 	.word	0x20000184

08001fd0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 8001fd4:	4802      	ldr	r0, [pc, #8]	@ (8001fe0 <DMA1_Stream5_IRQHandler+0x10>)
 8001fd6:	f001 f80f 	bl	8002ff8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	200002a4 	.word	0x200002a4

08001fe4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001fe8:	4802      	ldr	r0, [pc, #8]	@ (8001ff4 <DMA1_Stream7_IRQHandler+0x10>)
 8001fea:	f001 f805 	bl	8002ff8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200001e4 	.word	0x200001e4

08001ff8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001ffc:	4802      	ldr	r0, [pc, #8]	@ (8002008 <DMA2_Stream0_IRQHandler+0x10>)
 8001ffe:	f000 fffb 	bl	8002ff8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000388 	.word	0x20000388

0800200c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
	return 1;
 8002010:	2301      	movs	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <_kill>:

int _kill(int pid, int sig)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002026:	4b05      	ldr	r3, [pc, #20]	@ (800203c <_kill+0x20>)
 8002028:	2216      	movs	r2, #22
 800202a:	601a      	str	r2, [r3, #0]
	return -1;
 800202c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002030:	4618      	mov	r0, r3
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	20009374 	.word	0x20009374

08002040 <_exit>:

void _exit (int status)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002048:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f7ff ffe5 	bl	800201c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002052:	bf00      	nop
 8002054:	e7fd      	b.n	8002052 <_exit+0x12>

08002056 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	e00a      	b.n	800207e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002068:	f3af 8000 	nop.w
 800206c:	4601      	mov	r1, r0
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	1c5a      	adds	r2, r3, #1
 8002072:	60ba      	str	r2, [r7, #8]
 8002074:	b2ca      	uxtb	r2, r1
 8002076:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3301      	adds	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	429a      	cmp	r2, r3
 8002084:	dbf0      	blt.n	8002068 <_read+0x12>
	}

return len;
 8002086:	687b      	ldr	r3, [r7, #4]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	e009      	b.n	80020b6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	60ba      	str	r2, [r7, #8]
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3301      	adds	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	dbf1      	blt.n	80020a2 <_write+0x12>
	}
	return len;
 80020be:	687b      	ldr	r3, [r7, #4]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <_close>:

int _close(int file)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
	return -1;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020f0:	605a      	str	r2, [r3, #4]
	return 0;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <_isatty>:

int _isatty(int file)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	return 1;
 8002108:	2301      	movs	r3, #1
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002116:	b480      	push	{r7}
 8002118:	b085      	sub	sp, #20
 800211a:	af00      	add	r7, sp, #0
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
	return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002138:	4a14      	ldr	r2, [pc, #80]	@ (800218c <_sbrk+0x5c>)
 800213a:	4b15      	ldr	r3, [pc, #84]	@ (8002190 <_sbrk+0x60>)
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002144:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <_sbrk+0x64>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d102      	bne.n	8002152 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <_sbrk+0x64>)
 800214e:	4a12      	ldr	r2, [pc, #72]	@ (8002198 <_sbrk+0x68>)
 8002150:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002152:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <_sbrk+0x64>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	429a      	cmp	r2, r3
 800215e:	d205      	bcs.n	800216c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002160:	4b0e      	ldr	r3, [pc, #56]	@ (800219c <_sbrk+0x6c>)
 8002162:	220c      	movs	r2, #12
 8002164:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800216a:	e009      	b.n	8002180 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <_sbrk+0x64>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <_sbrk+0x64>)
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	4a06      	ldr	r2, [pc, #24]	@ (8002194 <_sbrk+0x64>)
 800217c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800217e:	68fb      	ldr	r3, [r7, #12]
}
 8002180:	4618      	mov	r0, r3
 8002182:	371c      	adds	r7, #28
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	20050000 	.word	0x20050000
 8002190:	00000400 	.word	0x00000400
 8002194:	20000940 	.word	0x20000940
 8002198:	20009388 	.word	0x20009388
 800219c:	20009374 	.word	0x20009374

080021a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <SystemInit+0x20>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021aa:	4a05      	ldr	r2, [pc, #20]	@ (80021c0 <SystemInit+0x20>)
 80021ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80021c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021c8:	480d      	ldr	r0, [pc, #52]	@ (8002200 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021ca:	490e      	ldr	r1, [pc, #56]	@ (8002204 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002208 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021d0:	e002      	b.n	80021d8 <LoopCopyDataInit>

080021d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021d6:	3304      	adds	r3, #4

080021d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021dc:	d3f9      	bcc.n	80021d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021de:	4a0b      	ldr	r2, [pc, #44]	@ (800220c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021e0:	4c0b      	ldr	r4, [pc, #44]	@ (8002210 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021e4:	e001      	b.n	80021ea <LoopFillZerobss>

080021e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021e8:	3204      	adds	r2, #4

080021ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021ec:	d3fb      	bcc.n	80021e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021ee:	f7ff ffd7 	bl	80021a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021f2:	f00d fe4f 	bl	800fe94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021f6:	f7fe fecf 	bl	8000f98 <main>
  bx  lr    
 80021fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021fc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002204:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002208:	080129a0 	.word	0x080129a0
  ldr r2, =_sbss
 800220c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002210:	20009384 	.word	0x20009384

08002214 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002214:	e7fe      	b.n	8002214 <ADC_IRQHandler>

08002216 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800221a:	2003      	movs	r0, #3
 800221c:	f000 fd7a 	bl	8002d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002220:	2000      	movs	r0, #0
 8002222:	f000 f805 	bl	8002230 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002226:	f7ff fa97 	bl	8001758 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	bd80      	pop	{r7, pc}

08002230 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <HAL_InitTick+0x54>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b12      	ldr	r3, [pc, #72]	@ (8002288 <HAL_InitTick+0x58>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	4619      	mov	r1, r3
 8002242:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002246:	fbb3 f3f1 	udiv	r3, r3, r1
 800224a:	fbb2 f3f3 	udiv	r3, r2, r3
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fd95 	bl	8002d7e <HAL_SYSTICK_Config>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e00e      	b.n	800227c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b0f      	cmp	r3, #15
 8002262:	d80a      	bhi.n	800227a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002264:	2200      	movs	r2, #0
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800226c:	f000 fd5d 	bl	8002d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002270:	4a06      	ldr	r2, [pc, #24]	@ (800228c <HAL_InitTick+0x5c>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002276:	2300      	movs	r3, #0
 8002278:	e000      	b.n	800227c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000000 	.word	0x20000000
 8002288:	20000008 	.word	0x20000008
 800228c:	20000004 	.word	0x20000004

08002290 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_IncTick+0x20>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	461a      	mov	r2, r3
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <HAL_IncTick+0x24>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4413      	add	r3, r2
 80022a0:	4a04      	ldr	r2, [pc, #16]	@ (80022b4 <HAL_IncTick+0x24>)
 80022a2:	6013      	str	r3, [r2, #0]
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	20000008 	.word	0x20000008
 80022b4:	20000944 	.word	0x20000944

080022b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return uwTick;
 80022bc:	4b03      	ldr	r3, [pc, #12]	@ (80022cc <HAL_GetTick+0x14>)
 80022be:	681b      	ldr	r3, [r3, #0]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000944 	.word	0x20000944

080022d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022d8:	f7ff ffee 	bl	80022b8 <HAL_GetTick>
 80022dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022e8:	d005      	beq.n	80022f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <HAL_Delay+0x44>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4413      	add	r3, r2
 80022f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022f6:	bf00      	nop
 80022f8:	f7ff ffde 	bl	80022b8 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	429a      	cmp	r2, r3
 8002306:	d8f7      	bhi.n	80022f8 <HAL_Delay+0x28>
  {
  }
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000008 	.word	0x20000008

08002318 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e031      	b.n	8002392 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	2b00      	cmp	r3, #0
 8002334:	d109      	bne.n	800234a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff fa32 	bl	80017a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	f003 0310 	and.w	r3, r3, #16
 8002352:	2b00      	cmp	r3, #0
 8002354:	d116      	bne.n	8002384 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <HAL_ADC_Init+0x84>)
 800235c:	4013      	ands	r3, r2
 800235e:	f043 0202 	orr.w	r2, r3, #2
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 fb0a 	bl	8002980 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	f023 0303 	bic.w	r3, r3, #3
 800237a:	f043 0201 	orr.w	r2, r3, #1
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
 8002382:	e001      	b.n	8002388 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002390:	7bfb      	ldrb	r3, [r7, #15]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	ffffeefd 	.word	0xffffeefd

080023a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d101      	bne.n	80023ba <HAL_ADC_Start+0x1a>
 80023b6:	2302      	movs	r3, #2
 80023b8:	e0ad      	b.n	8002516 <HAL_ADC_Start+0x176>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d018      	beq.n	8002402 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80023e0:	4b50      	ldr	r3, [pc, #320]	@ (8002524 <HAL_ADC_Start+0x184>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a50      	ldr	r2, [pc, #320]	@ (8002528 <HAL_ADC_Start+0x188>)
 80023e6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ea:	0c9a      	lsrs	r2, r3, #18
 80023ec:	4613      	mov	r3, r2
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	4413      	add	r3, r2
 80023f2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80023f4:	e002      	b.n	80023fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	3b01      	subs	r3, #1
 80023fa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f9      	bne.n	80023f6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	2b01      	cmp	r3, #1
 800240e:	d175      	bne.n	80024fc <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002414:	4b45      	ldr	r3, [pc, #276]	@ (800252c <HAL_ADC_Start+0x18c>)
 8002416:	4013      	ands	r3, r2
 8002418:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800242a:	2b00      	cmp	r3, #0
 800242c:	d007      	beq.n	800243e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002436:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800244a:	d106      	bne.n	800245a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002450:	f023 0206 	bic.w	r2, r3, #6
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	645a      	str	r2, [r3, #68]	@ 0x44
 8002458:	e002      	b.n	8002460 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002470:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002472:	4b2f      	ldr	r3, [pc, #188]	@ (8002530 <HAL_ADC_Start+0x190>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f003 031f 	and.w	r3, r3, #31
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10f      	bne.n	800249e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d143      	bne.n	8002514 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689a      	ldr	r2, [r3, #8]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	e03a      	b.n	8002514 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a24      	ldr	r2, [pc, #144]	@ (8002534 <HAL_ADC_Start+0x194>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d10e      	bne.n	80024c6 <HAL_ADC_Start+0x126>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d107      	bne.n	80024c6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024c4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80024c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <HAL_ADC_Start+0x190>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d120      	bne.n	8002514 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a18      	ldr	r2, [pc, #96]	@ (8002538 <HAL_ADC_Start+0x198>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d11b      	bne.n	8002514 <HAL_ADC_Start+0x174>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d114      	bne.n	8002514 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	e00b      	b.n	8002514 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002500:	f043 0210 	orr.w	r2, r3, #16
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250c:	f043 0201 	orr.w	r2, r3, #1
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3714      	adds	r7, #20
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000000 	.word	0x20000000
 8002528:	431bde83 	.word	0x431bde83
 800252c:	fffff8fe 	.word	0xfffff8fe
 8002530:	40012300 	.word	0x40012300
 8002534:	40012000 	.word	0x40012000
 8002538:	40012200 	.word	0x40012200

0800253c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800254a:	2b01      	cmp	r3, #1
 800254c:	d101      	bne.n	8002552 <HAL_ADC_Stop+0x16>
 800254e:	2302      	movs	r3, #2
 8002550:	e01f      	b.n	8002592 <HAL_ADC_Stop+0x56>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2201      	movs	r2, #1
 8002556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f022 0201 	bic.w	r2, r2, #1
 8002568:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d107      	bne.n	8002588 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800257c:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <HAL_ADC_Stop+0x64>)
 800257e:	4013      	ands	r3, r2
 8002580:	f043 0201 	orr.w	r2, r3, #1
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	ffffeefe 	.word	0xffffeefe

080025a4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c0:	d113      	bne.n	80025ea <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025d0:	d10b      	bne.n	80025ea <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	f043 0220 	orr.w	r2, r3, #32
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e063      	b.n	80026b2 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80025ea:	f7ff fe65 	bl	80022b8 <HAL_GetTick>
 80025ee:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025f0:	e021      	b.n	8002636 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025f8:	d01d      	beq.n	8002636 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d007      	beq.n	8002610 <HAL_ADC_PollForConversion+0x6c>
 8002600:	f7ff fe5a 	bl	80022b8 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d212      	bcs.n	8002636 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b02      	cmp	r3, #2
 800261c:	d00b      	beq.n	8002636 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f043 0204 	orr.w	r2, r3, #4
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e03d      	b.n	80026b2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b02      	cmp	r3, #2
 8002642:	d1d6      	bne.n	80025f2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f06f 0212 	mvn.w	r2, #18
 800264c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d123      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800266c:	2b00      	cmp	r3, #0
 800266e:	d11f      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002676:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800267a:	2b00      	cmp	r3, #0
 800267c:	d006      	beq.n	800268c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002688:	2b00      	cmp	r3, #0
 800268a:	d111      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d105      	bne.n	80026b0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	f043 0201 	orr.w	r2, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d101      	bne.n	80026f0 <HAL_ADC_ConfigChannel+0x1c>
 80026ec:	2302      	movs	r3, #2
 80026ee:	e136      	b.n	800295e <HAL_ADC_ConfigChannel+0x28a>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b09      	cmp	r3, #9
 80026fe:	d93a      	bls.n	8002776 <HAL_ADC_ConfigChannel+0xa2>
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002708:	d035      	beq.n	8002776 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68d9      	ldr	r1, [r3, #12]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	b29b      	uxth	r3, r3
 8002716:	461a      	mov	r2, r3
 8002718:	4613      	mov	r3, r2
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4413      	add	r3, r2
 800271e:	3b1e      	subs	r3, #30
 8002720:	2207      	movs	r2, #7
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43da      	mvns	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	400a      	ands	r2, r1
 800272e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a8d      	ldr	r2, [pc, #564]	@ (800296c <HAL_ADC_ConfigChannel+0x298>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d10a      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68d9      	ldr	r1, [r3, #12]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	061a      	lsls	r2, r3, #24
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800274e:	e035      	b.n	80027bc <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68d9      	ldr	r1, [r3, #12]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	b29b      	uxth	r3, r3
 8002760:	4618      	mov	r0, r3
 8002762:	4603      	mov	r3, r0
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4403      	add	r3, r0
 8002768:	3b1e      	subs	r3, #30
 800276a:	409a      	lsls	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002774:	e022      	b.n	80027bc <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6919      	ldr	r1, [r3, #16]
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	b29b      	uxth	r3, r3
 8002782:	461a      	mov	r2, r3
 8002784:	4613      	mov	r3, r2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4413      	add	r3, r2
 800278a:	2207      	movs	r2, #7
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43da      	mvns	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	400a      	ands	r2, r1
 8002798:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	6919      	ldr	r1, [r3, #16]
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	4603      	mov	r3, r0
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	4403      	add	r3, r0
 80027b2:	409a      	lsls	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b06      	cmp	r3, #6
 80027c2:	d824      	bhi.n	800280e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3b05      	subs	r3, #5
 80027d6:	221f      	movs	r2, #31
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43da      	mvns	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	400a      	ands	r2, r1
 80027e4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	4618      	mov	r0, r3
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	3b05      	subs	r3, #5
 8002800:	fa00 f203 	lsl.w	r2, r0, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	635a      	str	r2, [r3, #52]	@ 0x34
 800280c:	e04c      	b.n	80028a8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b0c      	cmp	r3, #12
 8002814:	d824      	bhi.n	8002860 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	3b23      	subs	r3, #35	@ 0x23
 8002828:	221f      	movs	r2, #31
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43da      	mvns	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	400a      	ands	r2, r1
 8002836:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	b29b      	uxth	r3, r3
 8002844:	4618      	mov	r0, r3
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	3b23      	subs	r3, #35	@ 0x23
 8002852:	fa00 f203 	lsl.w	r2, r0, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	631a      	str	r2, [r3, #48]	@ 0x30
 800285e:	e023      	b.n	80028a8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	3b41      	subs	r3, #65	@ 0x41
 8002872:	221f      	movs	r2, #31
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43da      	mvns	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	400a      	ands	r2, r1
 8002880:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	b29b      	uxth	r3, r3
 800288e:	4618      	mov	r0, r3
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	4413      	add	r3, r2
 800289a:	3b41      	subs	r3, #65	@ 0x41
 800289c:	fa00 f203 	lsl.w	r2, r0, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a30      	ldr	r2, [pc, #192]	@ (8002970 <HAL_ADC_ConfigChannel+0x29c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d10a      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x1f4>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80028ba:	d105      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80028bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 80028c2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80028c6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a28      	ldr	r2, [pc, #160]	@ (8002970 <HAL_ADC_ConfigChannel+0x29c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d10f      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x21e>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b12      	cmp	r3, #18
 80028d8:	d10b      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80028da:	4b26      	ldr	r3, [pc, #152]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	4a25      	ldr	r2, [pc, #148]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 80028e0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80028e4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80028e6:	4b23      	ldr	r3, [pc, #140]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	4a22      	ldr	r2, [pc, #136]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 80028ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80028f0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002970 <HAL_ADC_ConfigChannel+0x29c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d12b      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x280>
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a1a      	ldr	r2, [pc, #104]	@ (800296c <HAL_ADC_ConfigChannel+0x298>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d003      	beq.n	800290e <HAL_ADC_ConfigChannel+0x23a>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b11      	cmp	r3, #17
 800290c:	d122      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800290e:	4b19      	ldr	r3, [pc, #100]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	4a18      	ldr	r2, [pc, #96]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 8002914:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002918:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800291a:	4b16      	ldr	r3, [pc, #88]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	4a15      	ldr	r2, [pc, #84]	@ (8002974 <HAL_ADC_ConfigChannel+0x2a0>)
 8002920:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002924:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a10      	ldr	r2, [pc, #64]	@ (800296c <HAL_ADC_ConfigChannel+0x298>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d111      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002930:	4b11      	ldr	r3, [pc, #68]	@ (8002978 <HAL_ADC_ConfigChannel+0x2a4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a11      	ldr	r2, [pc, #68]	@ (800297c <HAL_ADC_ConfigChannel+0x2a8>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	0c9a      	lsrs	r2, r3, #18
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002946:	e002      	b.n	800294e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	3b01      	subs	r3, #1
 800294c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1f9      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	10000012 	.word	0x10000012
 8002970:	40012000 	.word	0x40012000
 8002974:	40012300 	.word	0x40012300
 8002978:	20000000 	.word	0x20000000
 800297c:	431bde83 	.word	0x431bde83

08002980 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002988:	4b78      	ldr	r3, [pc, #480]	@ (8002b6c <ADC_Init+0x1ec>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	4a77      	ldr	r2, [pc, #476]	@ (8002b6c <ADC_Init+0x1ec>)
 800298e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002992:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002994:	4b75      	ldr	r3, [pc, #468]	@ (8002b6c <ADC_Init+0x1ec>)
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4973      	ldr	r1, [pc, #460]	@ (8002b6c <ADC_Init+0x1ec>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	6859      	ldr	r1, [r3, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	021a      	lsls	r2, r3, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80029d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6859      	ldr	r1, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	430a      	orrs	r2, r1
 80029e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6899      	ldr	r1, [r3, #8]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a0e:	4a58      	ldr	r2, [pc, #352]	@ (8002b70 <ADC_Init+0x1f0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d022      	beq.n	8002a5a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a22:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6899      	ldr	r1, [r3, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6899      	ldr	r1, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	e00f      	b.n	8002a7a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a78:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0202 	bic.w	r2, r2, #2
 8002a88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6899      	ldr	r1, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	005a      	lsls	r2, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01b      	beq.n	8002ae0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ab6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002ac6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6859      	ldr	r1, [r3, #4]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	035a      	lsls	r2, r3, #13
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	e007      	b.n	8002af0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002aee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002afe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	051a      	lsls	r2, r3, #20
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689a      	ldr	r2, [r3, #8]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002b24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6899      	ldr	r1, [r3, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002b32:	025a      	lsls	r2, r3, #9
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6899      	ldr	r1, [r3, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	029a      	lsls	r2, r3, #10
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	609a      	str	r2, [r3, #8]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	40012300 	.word	0x40012300
 8002b70:	0f000001 	.word	0x0f000001

08002b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b84:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b90:	4013      	ands	r3, r2
 8002b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002b9c:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ba2:	4a04      	ldr	r2, [pc, #16]	@ (8002bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	60d3      	str	r3, [r2, #12]
}
 8002ba8:	bf00      	nop
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000ed00 	.word	0xe000ed00
 8002bb8:	05fa0000 	.word	0x05fa0000

08002bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bc0:	4b04      	ldr	r3, [pc, #16]	@ (8002bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	f003 0307 	and.w	r3, r3, #7
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	e000ed00 	.word	0xe000ed00

08002bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	db0b      	blt.n	8002c02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	f003 021f 	and.w	r2, r3, #31
 8002bf0:	4907      	ldr	r1, [pc, #28]	@ (8002c10 <__NVIC_EnableIRQ+0x38>)
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	2001      	movs	r0, #1
 8002bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8002bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000e100 	.word	0xe000e100

08002c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	6039      	str	r1, [r7, #0]
 8002c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	db0a      	blt.n	8002c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	490c      	ldr	r1, [pc, #48]	@ (8002c60 <__NVIC_SetPriority+0x4c>)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	0112      	lsls	r2, r2, #4
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	440b      	add	r3, r1
 8002c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c3c:	e00a      	b.n	8002c54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	4908      	ldr	r1, [pc, #32]	@ (8002c64 <__NVIC_SetPriority+0x50>)
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	3b04      	subs	r3, #4
 8002c4c:	0112      	lsls	r2, r2, #4
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	440b      	add	r3, r1
 8002c52:	761a      	strb	r2, [r3, #24]
}
 8002c54:	bf00      	nop
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000e100 	.word	0xe000e100
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b089      	sub	sp, #36	@ 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f1c3 0307 	rsb	r3, r3, #7
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	bf28      	it	cs
 8002c86:	2304      	movcs	r3, #4
 8002c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	2b06      	cmp	r3, #6
 8002c90:	d902      	bls.n	8002c98 <NVIC_EncodePriority+0x30>
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3b03      	subs	r3, #3
 8002c96:	e000      	b.n	8002c9a <NVIC_EncodePriority+0x32>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	401a      	ands	r2, r3
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cba:	43d9      	mvns	r1, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc0:	4313      	orrs	r3, r2
         );
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3724      	adds	r7, #36	@ 0x24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ce0:	d301      	bcc.n	8002ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00f      	b.n	8002d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d10 <SysTick_Config+0x40>)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cee:	210f      	movs	r1, #15
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cf4:	f7ff ff8e 	bl	8002c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf8:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <SysTick_Config+0x40>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cfe:	4b04      	ldr	r3, [pc, #16]	@ (8002d10 <SysTick_Config+0x40>)
 8002d00:	2207      	movs	r2, #7
 8002d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	e000e010 	.word	0xe000e010

08002d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff ff29 	bl	8002b74 <__NVIC_SetPriorityGrouping>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}

08002d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d2a:	b580      	push	{r7, lr}
 8002d2c:	b086      	sub	sp, #24
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	4603      	mov	r3, r0
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
 8002d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d3c:	f7ff ff3e 	bl	8002bbc <__NVIC_GetPriorityGrouping>
 8002d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	6978      	ldr	r0, [r7, #20]
 8002d48:	f7ff ff8e 	bl	8002c68 <NVIC_EncodePriority>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d52:	4611      	mov	r1, r2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff ff5d 	bl	8002c14 <__NVIC_SetPriority>
}
 8002d5a:	bf00      	nop
 8002d5c:	3718      	adds	r7, #24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b082      	sub	sp, #8
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	4603      	mov	r3, r0
 8002d6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff ff31 	bl	8002bd8 <__NVIC_EnableIRQ>
}
 8002d76:	bf00      	nop
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b082      	sub	sp, #8
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff ffa2 	bl	8002cd0 <SysTick_Config>
 8002d8c:	4603      	mov	r3, r0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
	...

08002d98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002da4:	f7ff fa88 	bl	80022b8 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d101      	bne.n	8002db4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e099      	b.n	8002ee8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0201 	bic.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dd4:	e00f      	b.n	8002df6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dd6:	f7ff fa6f 	bl	80022b8 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b05      	cmp	r3, #5
 8002de2:	d908      	bls.n	8002df6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2220      	movs	r2, #32
 8002de8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2203      	movs	r2, #3
 8002dee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e078      	b.n	8002ee8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1e8      	bne.n	8002dd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	4b38      	ldr	r3, [pc, #224]	@ (8002ef0 <HAL_DMA_Init+0x158>)
 8002e10:	4013      	ands	r3, r2
 8002e12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d107      	bne.n	8002e60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	697a      	ldr	r2, [r7, #20]
 8002e66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f023 0307 	bic.w	r3, r3, #7
 8002e76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d117      	bne.n	8002eba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00e      	beq.n	8002eba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 fab3 	bl	8003408 <DMA_CheckFifoParam>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2240      	movs	r2, #64	@ 0x40
 8002eac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e016      	b.n	8002ee8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	697a      	ldr	r2, [r7, #20]
 8002ec0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fa6a 	bl	800339c <DMA_CalcBaseAndBitshift>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed0:	223f      	movs	r2, #63	@ 0x3f
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	f010803f 	.word	0xf010803f

08002ef4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f02:	2300      	movs	r3, #0
 8002f04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_DMA_Start_IT+0x26>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e048      	b.n	8002fac <HAL_DMA_Start_IT+0xb8>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d137      	bne.n	8002f9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2202      	movs	r2, #2
 8002f32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	68b9      	ldr	r1, [r7, #8]
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 f9fc 	bl	8003340 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f4c:	223f      	movs	r2, #63	@ 0x3f
 8002f4e:	409a      	lsls	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0216 	orr.w	r2, r2, #22
 8002f62:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695a      	ldr	r2, [r3, #20]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002f72:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d007      	beq.n	8002f8c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 0208 	orr.w	r2, r2, #8
 8002f8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	e005      	b.n	8002faa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3718      	adds	r7, #24
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d004      	beq.n	8002fd2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2280      	movs	r2, #128	@ 0x80
 8002fcc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00c      	b.n	8002fec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2205      	movs	r2, #5
 8002fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0201 	bic.w	r2, r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003004:	4b8e      	ldr	r3, [pc, #568]	@ (8003240 <HAL_DMA_IRQHandler+0x248>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a8e      	ldr	r2, [pc, #568]	@ (8003244 <HAL_DMA_IRQHandler+0x24c>)
 800300a:	fba2 2303 	umull	r2, r3, r2, r3
 800300e:	0a9b      	lsrs	r3, r3, #10
 8003010:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003016:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003022:	2208      	movs	r2, #8
 8003024:	409a      	lsls	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4013      	ands	r3, r2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d01a      	beq.n	8003064 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0304 	and.w	r3, r3, #4
 8003038:	2b00      	cmp	r3, #0
 800303a:	d013      	beq.n	8003064 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0204 	bic.w	r2, r2, #4
 800304a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003050:	2208      	movs	r2, #8
 8003052:	409a      	lsls	r2, r3
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800305c:	f043 0201 	orr.w	r2, r3, #1
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003068:	2201      	movs	r2, #1
 800306a:	409a      	lsls	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4013      	ands	r3, r2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d012      	beq.n	800309a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003086:	2201      	movs	r2, #1
 8003088:	409a      	lsls	r2, r3
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003092:	f043 0202 	orr.w	r2, r3, #2
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309e:	2204      	movs	r2, #4
 80030a0:	409a      	lsls	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d012      	beq.n	80030d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00b      	beq.n	80030d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030bc:	2204      	movs	r2, #4
 80030be:	409a      	lsls	r2, r3
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c8:	f043 0204 	orr.w	r2, r3, #4
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d4:	2210      	movs	r2, #16
 80030d6:	409a      	lsls	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d043      	beq.n	8003168 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d03c      	beq.n	8003168 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f2:	2210      	movs	r2, #16
 80030f4:	409a      	lsls	r2, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d018      	beq.n	800313a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d108      	bne.n	8003128 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d024      	beq.n	8003168 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	4798      	blx	r3
 8003126:	e01f      	b.n	8003168 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312c:	2b00      	cmp	r3, #0
 800312e:	d01b      	beq.n	8003168 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
 8003138:	e016      	b.n	8003168 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d107      	bne.n	8003158 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0208 	bic.w	r2, r2, #8
 8003156:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316c:	2220      	movs	r2, #32
 800316e:	409a      	lsls	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4013      	ands	r3, r2
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 808f 	beq.w	8003298 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0310 	and.w	r3, r3, #16
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 8087 	beq.w	8003298 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318e:	2220      	movs	r2, #32
 8003190:	409a      	lsls	r2, r3
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b05      	cmp	r3, #5
 80031a0:	d136      	bne.n	8003210 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0216 	bic.w	r2, r2, #22
 80031b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695a      	ldr	r2, [r3, #20]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d103      	bne.n	80031d2 <HAL_DMA_IRQHandler+0x1da>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d007      	beq.n	80031e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0208 	bic.w	r2, r2, #8
 80031e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e6:	223f      	movs	r2, #63	@ 0x3f
 80031e8:	409a      	lsls	r2, r3
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003202:	2b00      	cmp	r3, #0
 8003204:	d07e      	beq.n	8003304 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	4798      	blx	r3
        }
        return;
 800320e:	e079      	b.n	8003304 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d01d      	beq.n	800325a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10d      	bne.n	8003248 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003230:	2b00      	cmp	r3, #0
 8003232:	d031      	beq.n	8003298 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	4798      	blx	r3
 800323c:	e02c      	b.n	8003298 <HAL_DMA_IRQHandler+0x2a0>
 800323e:	bf00      	nop
 8003240:	20000000 	.word	0x20000000
 8003244:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800324c:	2b00      	cmp	r3, #0
 800324e:	d023      	beq.n	8003298 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	4798      	blx	r3
 8003258:	e01e      	b.n	8003298 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10f      	bne.n	8003288 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 0210 	bic.w	r2, r2, #16
 8003276:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d003      	beq.n	8003298 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	2b00      	cmp	r3, #0
 800329e:	d032      	beq.n	8003306 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d022      	beq.n	80032f2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2205      	movs	r2, #5
 80032b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0201 	bic.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	3301      	adds	r3, #1
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d307      	bcc.n	80032e0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f2      	bne.n	80032c4 <HAL_DMA_IRQHandler+0x2cc>
 80032de:	e000      	b.n	80032e2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032e0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d005      	beq.n	8003306 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	4798      	blx	r3
 8003302:	e000      	b.n	8003306 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003304:	bf00      	nop
    }
  }
}
 8003306:	3718      	adds	r7, #24
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800331a:	b2db      	uxtb	r3, r3
}
 800331c:	4618      	mov	r0, r3
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003334:	4618      	mov	r0, r3
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800335c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	2b40      	cmp	r3, #64	@ 0x40
 800336c:	d108      	bne.n	8003380 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800337e:	e007      	b.n	8003390 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	60da      	str	r2, [r3, #12]
}
 8003390:	bf00      	nop
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	3b10      	subs	r3, #16
 80033ac:	4a13      	ldr	r2, [pc, #76]	@ (80033fc <DMA_CalcBaseAndBitshift+0x60>)
 80033ae:	fba2 2303 	umull	r2, r3, r2, r3
 80033b2:	091b      	lsrs	r3, r3, #4
 80033b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033b6:	4a12      	ldr	r2, [pc, #72]	@ (8003400 <DMA_CalcBaseAndBitshift+0x64>)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4413      	add	r3, r2
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	d908      	bls.n	80033dc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <DMA_CalcBaseAndBitshift+0x68>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	1d1a      	adds	r2, r3, #4
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	659a      	str	r2, [r3, #88]	@ 0x58
 80033da:	e006      	b.n	80033ea <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	461a      	mov	r2, r3
 80033e2:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <DMA_CalcBaseAndBitshift+0x68>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	aaaaaaab 	.word	0xaaaaaaab
 8003400:	08012820 	.word	0x08012820
 8003404:	fffffc00 	.word	0xfffffc00

08003408 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003408:	b480      	push	{r7}
 800340a:	b085      	sub	sp, #20
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003418:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d11f      	bne.n	8003462 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	2b03      	cmp	r3, #3
 8003426:	d856      	bhi.n	80034d6 <DMA_CheckFifoParam+0xce>
 8003428:	a201      	add	r2, pc, #4	@ (adr r2, 8003430 <DMA_CheckFifoParam+0x28>)
 800342a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342e:	bf00      	nop
 8003430:	08003441 	.word	0x08003441
 8003434:	08003453 	.word	0x08003453
 8003438:	08003441 	.word	0x08003441
 800343c:	080034d7 	.word	0x080034d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d046      	beq.n	80034da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003450:	e043      	b.n	80034da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003456:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800345a:	d140      	bne.n	80034de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003460:	e03d      	b.n	80034de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	699b      	ldr	r3, [r3, #24]
 8003466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800346a:	d121      	bne.n	80034b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	2b03      	cmp	r3, #3
 8003470:	d837      	bhi.n	80034e2 <DMA_CheckFifoParam+0xda>
 8003472:	a201      	add	r2, pc, #4	@ (adr r2, 8003478 <DMA_CheckFifoParam+0x70>)
 8003474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003478:	08003489 	.word	0x08003489
 800347c:	0800348f 	.word	0x0800348f
 8003480:	08003489 	.word	0x08003489
 8003484:	080034a1 	.word	0x080034a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
      break;
 800348c:	e030      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003492:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d025      	beq.n	80034e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800349e:	e022      	b.n	80034e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034a8:	d11f      	bne.n	80034ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034ae:	e01c      	b.n	80034ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d903      	bls.n	80034be <DMA_CheckFifoParam+0xb6>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d003      	beq.n	80034c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034bc:	e018      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	73fb      	strb	r3, [r7, #15]
      break;
 80034c2:	e015      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00e      	beq.n	80034ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
      break;
 80034d4:	e00b      	b.n	80034ee <DMA_CheckFifoParam+0xe6>
      break;
 80034d6:	bf00      	nop
 80034d8:	e00a      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      break;
 80034da:	bf00      	nop
 80034dc:	e008      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      break;
 80034de:	bf00      	nop
 80034e0:	e006      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      break;
 80034e2:	bf00      	nop
 80034e4:	e004      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      break;
 80034e6:	bf00      	nop
 80034e8:	e002      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80034ea:	bf00      	nop
 80034ec:	e000      	b.n	80034f0 <DMA_CheckFifoParam+0xe8>
      break;
 80034ee:	bf00      	nop
    }
  } 
  
  return status; 
 80034f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop

08003500 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b088      	sub	sp, #32
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8003510:	4ba0      	ldr	r3, [pc, #640]	@ (8003794 <HAL_ETH_Init+0x294>)
 8003512:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8003514:	2300      	movs	r3, #0
 8003516:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003518:	2300      	movs	r3, #0
 800351a:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e180      	b.n	8003828 <HAL_ETH_Init+0x328>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d106      	bne.n	8003540 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f006 fc98 	bl	8009e70 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003540:	4b95      	ldr	r3, [pc, #596]	@ (8003798 <HAL_ETH_Init+0x298>)
 8003542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003544:	4a94      	ldr	r2, [pc, #592]	@ (8003798 <HAL_ETH_Init+0x298>)
 8003546:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800354a:	6453      	str	r3, [r2, #68]	@ 0x44
 800354c:	4b92      	ldr	r3, [pc, #584]	@ (8003798 <HAL_ETH_Init+0x298>)
 800354e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003550:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003558:	4b90      	ldr	r3, [pc, #576]	@ (800379c <HAL_ETH_Init+0x29c>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	4a8f      	ldr	r2, [pc, #572]	@ (800379c <HAL_ETH_Init+0x29c>)
 800355e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003562:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003564:	4b8d      	ldr	r3, [pc, #564]	@ (800379c <HAL_ETH_Init+0x29c>)
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	498b      	ldr	r1, [pc, #556]	@ (800379c <HAL_ETH_Init+0x29c>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6812      	ldr	r2, [r2, #0]
 8003580:	f043 0301 	orr.w	r3, r3, #1
 8003584:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003588:	6013      	str	r3, [r2, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800358a:	f7fe fe95 	bl	80022b8 <HAL_GetTick>
 800358e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003590:	e011      	b.n	80035b6 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8003592:	f7fe fe91 	bl	80022b8 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80035a0:	d909      	bls.n	80035b6 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2203      	movs	r2, #3
 80035a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e138      	b.n	8003828 <HAL_ETH_Init+0x328>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1e4      	bne.n	8003592 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	f023 031c 	bic.w	r3, r3, #28
 80035d6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80035d8:	f003 fcb0 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 80035dc:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	4a6f      	ldr	r2, [pc, #444]	@ (80037a0 <HAL_ETH_Init+0x2a0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d908      	bls.n	80035f8 <HAL_ETH_Init+0xf8>
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	4a6e      	ldr	r2, [pc, #440]	@ (80037a4 <HAL_ETH_Init+0x2a4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d804      	bhi.n	80035f8 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	f043 0308 	orr.w	r3, r3, #8
 80035f4:	61fb      	str	r3, [r7, #28]
 80035f6:	e027      	b.n	8003648 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	4a6a      	ldr	r2, [pc, #424]	@ (80037a4 <HAL_ETH_Init+0x2a4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d908      	bls.n	8003612 <HAL_ETH_Init+0x112>
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	4a64      	ldr	r2, [pc, #400]	@ (8003794 <HAL_ETH_Init+0x294>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d204      	bcs.n	8003612 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f043 030c 	orr.w	r3, r3, #12
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	e01a      	b.n	8003648 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	4a5f      	ldr	r2, [pc, #380]	@ (8003794 <HAL_ETH_Init+0x294>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d303      	bcc.n	8003622 <HAL_ETH_Init+0x122>
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	4a62      	ldr	r2, [pc, #392]	@ (80037a8 <HAL_ETH_Init+0x2a8>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d911      	bls.n	8003646 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	4a60      	ldr	r2, [pc, #384]	@ (80037a8 <HAL_ETH_Init+0x2a8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d908      	bls.n	800363c <HAL_ETH_Init+0x13c>
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	4a5f      	ldr	r2, [pc, #380]	@ (80037ac <HAL_ETH_Init+0x2ac>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d804      	bhi.n	800363c <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f043 0304 	orr.w	r3, r3, #4
 8003638:	61fb      	str	r3, [r7, #28]
 800363a:	e005      	b.n	8003648 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f043 0310 	orr.w	r3, r3, #16
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	e000      	b.n	8003648 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8003646:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8003650:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003654:	2100      	movs	r1, #0
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fb94 	bl	8003d84 <HAL_ETH_WritePHYRegister>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00b      	beq.n	800367a <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8003666:	6939      	ldr	r1, [r7, #16]
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 fd49 	bl	8004100 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2201      	movs	r2, #1
 8003672:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e0d6      	b.n	8003828 <HAL_ETH_Init+0x328>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800367a:	20ff      	movs	r0, #255	@ 0xff
 800367c:	f7fe fe28 	bl	80022d0 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 80a4 	beq.w	80037d2 <HAL_ETH_Init+0x2d2>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800368a:	f7fe fe15 	bl	80022b8 <HAL_GetTick>
 800368e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003690:	f107 030c 	add.w	r3, r7, #12
 8003694:	461a      	mov	r2, r3
 8003696:	2101      	movs	r1, #1
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 fb0b 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800369e:	f7fe fe0b 	bl	80022b8 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d90f      	bls.n	80036d0 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80036b4:	6939      	ldr	r1, [r7, #16]
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 fd22 	bl	8004100 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
        return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e0ab      	b.n	8003828 <HAL_ETH_Init+0x328>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0304 	and.w	r3, r3, #4
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0da      	beq.n	8003690 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80036da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036de:	2100      	movs	r1, #0
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 fb4f 	bl	8003d84 <HAL_ETH_WritePHYRegister>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00b      	beq.n	8003704 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80036f0:	6939      	ldr	r1, [r7, #16]
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 fd04 	bl	8004100 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8003700:	2301      	movs	r3, #1
 8003702:	e091      	b.n	8003828 <HAL_ETH_Init+0x328>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8003704:	f7fe fdd8 	bl	80022b8 <HAL_GetTick>
 8003708:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800370a:	f107 030c 	add.w	r3, r7, #12
 800370e:	461a      	mov	r2, r3
 8003710:	2101      	movs	r1, #1
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 face 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003718:	f7fe fdce 	bl	80022b8 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003726:	4293      	cmp	r3, r2
 8003728:	d90f      	bls.n	800374a <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800372e:	6939      	ldr	r1, [r7, #16]
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fce5 	bl	8004100 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
        return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e06e      	b.n	8003828 <HAL_ETH_Init+0x328>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d0da      	beq.n	800370a <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8003754:	f107 030c 	add.w	r3, r7, #12
 8003758:	461a      	mov	r2, r3
 800375a:	2110      	movs	r1, #16
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 faa9 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00b      	beq.n	8003780 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800376c:	6939      	ldr	r1, [r7, #16]
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fcc6 	bl	8004100 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800377c:	2301      	movs	r3, #1
 800377e:	e053      	b.n	8003828 <HAL_ETH_Init+0x328>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b00      	cmp	r3, #0
 8003788:	d012      	beq.n	80037b0 <HAL_ETH_Init+0x2b0>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	e010      	b.n	80037b6 <HAL_ETH_Init+0x2b6>
 8003794:	03938700 	.word	0x03938700
 8003798:	40023800 	.word	0x40023800
 800379c:	40013800 	.word	0x40013800
 80037a0:	01312cff 	.word	0x01312cff
 80037a4:	02160ebf 	.word	0x02160ebf
 80037a8:	05f5e0ff 	.word	0x05f5e0ff
 80037ac:	08f0d17f 	.word	0x08f0d17f
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <HAL_ETH_Init+0x2c8>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	609a      	str	r2, [r3, #8]
 80037c6:	e026      	b.n	8003816 <HAL_ETH_Init+0x316>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80037ce:	609a      	str	r2, [r3, #8]
 80037d0:	e021      	b.n	8003816 <HAL_ETH_Init+0x316>
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	08db      	lsrs	r3, r3, #3
 80037d8:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	085b      	lsrs	r3, r3, #1
 80037e0:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80037e2:	4313      	orrs	r3, r2
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	461a      	mov	r2, r3
 80037e8:	2100      	movs	r1, #0
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 faca 	bl	8003d84 <HAL_ETH_WritePHYRegister>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00b      	beq.n	800380e <HAL_ETH_Init+0x30e>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80037fa:	6939      	ldr	r1, [r7, #16]
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f000 fc7f 	bl	8004100 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e00c      	b.n	8003828 <HAL_ETH_Init+0x328>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800380e:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8003812:	f7fe fd5d 	bl	80022d0 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8003816:	6939      	ldr	r1, [r7, #16]
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 fc71 	bl	8004100 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Return function status */
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3720      	adds	r7, #32
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
 800383c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_ETH_DMATxDescListInit+0x20>
 800384c:	2302      	movs	r3, #2
 800384e:	e051      	b.n	80038f4 <HAL_ETH_DMATxDescListInit+0xc4>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2202      	movs	r2, #2
 800385c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
 800386a:	e030      	b.n	80038ce <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	015b      	lsls	r3, r3, #5
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	4413      	add	r3, r2
 8003874:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800387c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8003884:	fb02 f303 	mul.w	r3, r2, r3
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	4413      	add	r3, r2
 800388c:	461a      	mov	r2, r3
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d105      	bne.n	80038a6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	3b01      	subs	r3, #1
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d208      	bcs.n	80038c2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	3301      	adds	r3, #1
 80038b4:	015b      	lsls	r3, r3, #5
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	4413      	add	r3, r2
 80038ba:	461a      	mov	r2, r3
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	60da      	str	r2, [r3, #12]
 80038c0:	e002      	b.n	80038c8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	3301      	adds	r3, #1
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d3ca      	bcc.n	800386c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80038e0:	6113      	str	r3, [r2, #16]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	371c      	adds	r7, #28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003918:	2b01      	cmp	r3, #1
 800391a:	d101      	bne.n	8003920 <HAL_ETH_DMARxDescListInit+0x20>
 800391c:	2302      	movs	r3, #2
 800391e:	e055      	b.n	80039cc <HAL_ETH_DMARxDescListInit+0xcc>
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8003936:	2300      	movs	r3, #0
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	e034      	b.n	80039a6 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	015b      	lsls	r3, r3, #5
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	4413      	add	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800394c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	f244 52f4 	movw	r2, #17908	@ 0x45f4
 8003954:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800395c:	fb02 f303 	mul.w	r3, r2, r3
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	4413      	add	r3, r2
 8003964:	461a      	mov	r2, r3
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d105      	bne.n	800397e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	3b01      	subs	r3, #1
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	429a      	cmp	r2, r3
 8003986:	d208      	bcs.n	800399a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	3301      	adds	r3, #1
 800398c:	015b      	lsls	r3, r3, #5
 800398e:	68ba      	ldr	r2, [r7, #8]
 8003990:	4413      	add	r3, r2
 8003992:	461a      	mov	r2, r3
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	60da      	str	r2, [r3, #12]
 8003998:	e002      	b.n	80039a0 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	3301      	adds	r3, #1
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d3c6      	bcc.n	800393c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80039b8:	60d3      	str	r3, [r2, #12]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	617b      	str	r3, [r7, #20]
 80039e6:	2300      	movs	r3, #0
 80039e8:	60fb      	str	r3, [r7, #12]
 80039ea:	2300      	movs	r3, #0
 80039ec:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d101      	bne.n	80039fc <HAL_ETH_TransmitFrame+0x24>
 80039f8:	2302      	movs	r3, #2
 80039fa:	e0cc      	b.n	8003b96 <HAL_ETH_TransmitFrame+0x1be>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  if (FrameLength == 0) 
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d109      	bne.n	8003a26 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
    return  HAL_ERROR;                                    
 8003a22:	2301      	movs	r3, #1
 8003a24:	e0b7      	b.n	8003b96 <HAL_ETH_TransmitFrame+0x1be>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	da09      	bge.n	8003a44 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2212      	movs	r2, #18
 8003a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
    return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0a8      	b.n	8003b96 <HAL_ETH_TransmitFrame+0x1be>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d915      	bls.n	8003a7a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	4a54      	ldr	r2, [pc, #336]	@ (8003ba4 <HAL_ETH_TransmitFrame+0x1cc>)
 8003a52:	fba2 2303 	umull	r2, r3, r2, r3
 8003a56:	0a9b      	lsrs	r3, r3, #10
 8003a58:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	4b51      	ldr	r3, [pc, #324]	@ (8003ba4 <HAL_ETH_TransmitFrame+0x1cc>)
 8003a5e:	fba3 1302 	umull	r1, r3, r3, r2
 8003a62:	0a9b      	lsrs	r3, r3, #10
 8003a64:	f240 51f4 	movw	r1, #1524	@ 0x5f4
 8003a68:	fb01 f303 	mul.w	r3, r1, r3
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d005      	beq.n	8003a7e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	3301      	adds	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e001      	b.n	8003a7e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d11c      	bne.n	8003abe <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8e:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 8003a92:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8003a9e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aaa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003aae:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003abc:	e04b      	b.n	8003b56 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	e044      	b.n	8003b4e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ace:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003ad2:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d107      	bne.n	8003aea <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003ae8:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aee:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8003af2:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d116      	bne.n	8003b2c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b08:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003b0c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	4a25      	ldr	r2, [pc, #148]	@ (8003ba8 <HAL_ETH_TransmitFrame+0x1d0>)
 8003b12:	fb03 f202 	mul.w	r2, r3, r2
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	4413      	add	r3, r2
 8003b1a:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8003b1e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8003b2a:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b36:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003b3a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	461a      	mov	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	62da      	str	r2, [r3, #44]	@ 0x2c
    for (i=0; i< bufcount; i++)
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	613b      	str	r3, [r7, #16]
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d3b6      	bcc.n	8003ac4 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00d      	beq.n	8003b84 <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b70:	461a      	mov	r2, r3
 8003b72:	2304      	movs	r3, #4
 8003b74:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b7e:	461a      	mov	r2, r3
 8003b80:	2300      	movs	r3, #0
 8003b82:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	371c      	adds	r7, #28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	ac02b00b 	.word	0xac02b00b
 8003ba8:	fffffa0c 	.word	0xfffffa0c

08003bac <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d101      	bne.n	8003bc6 <HAL_ETH_GetReceivedFrame+0x1a>
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	e070      	b.n	8003ca8 <HAL_ETH_GetReceivedFrame+0xfc>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	db5a      	blt.n	8003c96 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d030      	beq.n	8003c50 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf2:	1c5a      	adds	r2, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d103      	bne.n	8003c08 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	631a      	str	r2, [r3, #48]	@ 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	635a      	str	r2, [r3, #52]	@ 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	0c1b      	lsrs	r3, r3, #16
 8003c18:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003c1c:	3b04      	subs	r3, #4
 8003c1e:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	641a      	str	r2, [r3, #64]	@ 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	461a      	mov	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
      
      /* Return function status */
      return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	e02b      	b.n	8003ca8 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d010      	beq.n	8003c80 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	631a      	str	r2, [r3, #48]	@ 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	635a      	str	r2, [r3, #52]	@ 0x34
      (heth->RxFrameInfos).SegCount = 1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	639a      	str	r2, [r3, #56]	@ 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	461a      	mov	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c7e:	e00a      	b.n	8003c96 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	639a      	str	r2, [r3, #56]	@ 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	461a      	mov	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	629a      	str	r2, [r3, #40]	@ 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	607a      	str	r2, [r7, #4]
 8003cc0:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b82      	cmp	r3, #130	@ 0x82
 8003cd4:	d101      	bne.n	8003cda <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e050      	b.n	8003d7c <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2282      	movs	r2, #130	@ 0x82
 8003cde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f003 031c 	and.w	r3, r3, #28
 8003cf0:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8a1b      	ldrh	r3, [r3, #16]
 8003cf6:	02db      	lsls	r3, r3, #11
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8003d00:	897b      	ldrh	r3, [r7, #10]
 8003d02:	019b      	lsls	r3, r3, #6
 8003d04:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f023 0302 	bic.w	r3, r3, #2
 8003d14:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	f043 0301 	orr.w	r3, r3, #1
 8003d1c:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003d26:	f7fe fac7 	bl	80022b8 <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d2c:	e015      	b.n	8003d5a <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8003d2e:	f7fe fac3 	bl	80022b8 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d3c:	d309      	bcc.n	8003d52 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
      return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e014      	b.n	8003d7c <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f003 0301 	and.w	r3, r3, #1
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1e4      	bne.n	8003d2e <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Return function status */
  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3718      	adds	r7, #24
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	607a      	str	r2, [r7, #4]
 8003d90:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8003d96:	2300      	movs	r3, #0
 8003d98:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b42      	cmp	r3, #66	@ 0x42
 8003da4:	d101      	bne.n	8003daa <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8003da6:	2302      	movs	r3, #2
 8003da8:	e04e      	b.n	8003e48 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2242      	movs	r2, #66	@ 0x42
 8003dae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f003 031c 	and.w	r3, r3, #28
 8003dc0:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8a1b      	ldrh	r3, [r3, #16]
 8003dc6:	02db      	lsls	r3, r3, #11
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8003dd0:	897b      	ldrh	r3, [r7, #10]
 8003dd2:	019b      	lsls	r3, r3, #6
 8003dd4:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f043 0302 	orr.w	r3, r3, #2
 8003de4:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003e00:	f7fe fa5a 	bl	80022b8 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003e06:	e015      	b.n	8003e34 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8003e08:	f7fe fa56 	bl	80022b8 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e16:	d309      	bcc.n	8003e2c <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    
      return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e00d      	b.n	8003e48 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d1e4      	bne.n	8003e08 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Return function status */
  return HAL_OK; 
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_ETH_Start+0x16>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e01f      	b.n	8003ea6 <HAL_ETH_Start+0x56>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2202      	movs	r2, #2
 8003e72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 fb40 	bl	80044fc <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 fb77 	bl	8004570 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 fc06 	bl	8004694 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 fbab 	bl	80045e4 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 fbd4 	bl	800463c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b082      	sub	sp, #8
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <HAL_ETH_Stop+0x16>
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e01f      	b.n	8003f04 <HAL_ETH_Stop+0x56>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f000 fb9b 	bl	8004610 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fbc4 	bl	8004668 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 fb62 	bl	80045aa <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 fbd4 	bl	8004694 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fb22 	bl	8004536 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3708      	adds	r7, #8
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003f16:	2300      	movs	r3, #0
 8003f18:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d101      	bne.n	8003f28 <HAL_ETH_ConfigMAC+0x1c>
 8003f24:	2302      	movs	r3, #2
 8003f26:	e0e4      	b.n	80040f2 <HAL_ETH_ConfigMAC+0x1e6>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 80b1 	beq.w	80040a2 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	4b6c      	ldr	r3, [pc, #432]	@ (80040fc <HAL_ETH_ConfigMAC+0x1f0>)
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8003f58:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8003f5e:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8003f64:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8003f6a:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8003f70:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8003f76:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8003f7c:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8003f82:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8003f88:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8003f8e:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         macconf->AutomaticPadCRCStrip | 
 8003f94:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         macconf->BackOffLimit | 
 8003f9a:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003fb2:	2001      	movs	r0, #1
 8003fb4:	f7fe f98c 	bl	80022d0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
                                          macconf->SourceAddrFilter |
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003fc8:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                          macconf->SourceAddrFilter |
 8003fce:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                          macconf->PassControlFrames |
 8003fd4:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                          macconf->BroadcastFramesReception | 
 8003fda:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                                          macconf->DestinationAddrFilter |
 8003fe0:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                                          macconf->PromiscuousMode |
 8003fe6:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8003ff2:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003ff4:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ffe:	2001      	movs	r0, #1
 8004000:	f7fe f966 	bl	80022d0 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004014:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800401e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800402e:	4013      	ands	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004036:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800403c:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                          macconf->ZeroQuantaPause |
 8004042:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                          macconf->PauseLowThreshold |
 8004048:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
                          macconf->UnicastPauseFrameDetect | 
 800404e:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                          macconf->ReceiveFlowControl |
 8004054:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	4313      	orrs	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800406c:	2001      	movs	r0, #1
 800406e:	f7fe f92f 	bl	80022d0 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
                                              macconf->VLANTagIdentifier);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8004092:	2001      	movs	r0, #1
 8004094:	f7fe f91c 	bl	80022d0 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	61da      	str	r2, [r3, #28]
 80040a0:	e01e      	b.n	80040e0 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80040b0:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	689a      	ldr	r2, [r3, #8]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	4313      	orrs	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80040d2:	2001      	movs	r0, #1
 80040d4:	f7fe f8fc 	bl	80022d0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  
  /* Return function status */
  return HAL_OK;  
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	ff20810f 	.word	0xff20810f

08004100 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b0b0      	sub	sp, #192	@ 0xc0
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800410a:	2300      	movs	r3, #0
 800410c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800411c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004124:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8004126:	2300      	movs	r3, #0
 8004128:	64bb      	str	r3, [r7, #72]	@ 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800412a:	2300      	movs	r3, #0
 800412c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800412e:	2300      	movs	r3, #0
 8004130:	653b      	str	r3, [r7, #80]	@ 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8004132:	2300      	movs	r3, #0
 8004134:	657b      	str	r3, [r7, #84]	@ 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8004136:	2300      	movs	r3, #0
 8004138:	65bb      	str	r3, [r7, #88]	@ 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800413a:	2300      	movs	r3, #0
 800413c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d103      	bne.n	800414e <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8004146:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800414a:	663b      	str	r3, [r7, #96]	@ 0x60
 800414c:	e001      	b.n	8004152 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800414e:	2300      	movs	r3, #0
 8004150:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8004152:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004156:	667b      	str	r3, [r7, #100]	@ 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8004158:	2300      	movs	r3, #0
 800415a:	66bb      	str	r3, [r7, #104]	@ 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800415c:	2300      	movs	r3, #0
 800415e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8004160:	2300      	movs	r3, #0
 8004162:	673b      	str	r3, [r7, #112]	@ 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8004164:	2300      	movs	r3, #0
 8004166:	677b      	str	r3, [r7, #116]	@ 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8004168:	2300      	movs	r3, #0
 800416a:	67bb      	str	r3, [r7, #120]	@ 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800416c:	2340      	movs	r3, #64	@ 0x40
 800416e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8004170:	2300      	movs	r3, #0
 8004172:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8004176:	2300      	movs	r3, #0
 8004178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800417c:	2300      	movs	r3, #0
 800417e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8004182:	2300      	movs	r3, #0
 8004184:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  macinit.HashTableHigh = 0x0;
 800418e:	2300      	movs	r3, #0
 8004190:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  macinit.HashTableLow = 0x0;
 8004194:	2300      	movs	r3, #0
 8004196:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  macinit.PauseTime = 0x0;
 800419a:	2300      	movs	r3, #0
 800419c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80041a0:	2380      	movs	r3, #128	@ 0x80
 80041a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80041a6:	2300      	movs	r3, #0
 80041a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80041ac:	2300      	movs	r3, #0
 80041ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80041b2:	2300      	movs	r3, #0
 80041b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80041b8:	2300      	movs	r3, #0
 80041ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80041be:	2300      	movs	r3, #0
 80041c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  macinit.VLANTagIdentifier = 0x0;
 80041c4:	2300      	movs	r3, #0
 80041c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80041d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80041d8:	4ba9      	ldr	r3, [pc, #676]	@ (8004480 <ETH_MACDMAConfig+0x380>)
 80041da:	4013      	ands	r3, r2
 80041dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80041e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
                       macinit.Jabber | 
 80041e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80041e4:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80041e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                       macinit.Jabber | 
 80041e8:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80041ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
                       macinit.InterFrameGap |
 80041ec:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80041f2:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80041f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
                       (heth->Init).Speed | 
 80041f6:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80041f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
                       macinit.ReceiveOwn |
 80041fa:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8004200:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8004202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
                       (heth->Init).DuplexMode | 
 8004204:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8004206:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
                       macinit.ChecksumOffload |    
 8004208:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800420a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
                       macinit.RetryTransmission | 
 800420c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800420e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8004210:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8004212:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
                       macinit.BackOffLimit | 
 8004214:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8004216:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800421a:	4313      	orrs	r3, r2
 800421c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004228:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004234:	2001      	movs	r0, #1
 8004236:	f7fe f84b 	bl	80022d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004242:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004244:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
                                        macinit.SourceAddrFilter |
 8004246:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004248:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800424a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
                                        macinit.SourceAddrFilter |
 800424c:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800424e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
                                        macinit.PassControlFrames |
 8004252:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8004254:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                                        macinit.BroadcastFramesReception | 
 8004258:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800425a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
                                        macinit.DestinationAddrFilter |
 800425e:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8004260:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
                                        macinit.PromiscuousMode |
 8004264:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8004268:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8004270:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004272:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800427e:	2001      	movs	r0, #1
 8004280:	f7fe f826 	bl	80022d0 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800428c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004296:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80042a0:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80042ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80042b0:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80042b4:	4013      	ands	r3, r2
 80042b6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80042ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042be:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80042c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80042c4:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80042c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
                        macinit.ZeroQuantaPause |
 80042ca:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80042cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
                        macinit.PauseLowThreshold |
 80042d0:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80042d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
                        macinit.UnicastPauseFrameDetect | 
 80042d6:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80042d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
                        macinit.ReceiveFlowControl |
 80042dc:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80042de:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80042f0:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80042fc:	2001      	movs	r0, #1
 80042fe:	f7fd ffe7 	bl	80022d0 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800430a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800430c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
                                            macinit.VLANTagIdentifier);
 8004310:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004326:	2001      	movs	r0, #1
 8004328:	f7fd ffd2 	bl	80022d0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004334:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8004336:	2300      	movs	r3, #0
 8004338:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800433a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800433e:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8004340:	2300      	movs	r3, #0
 8004342:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8004344:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004348:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800434a:	2300      	movs	r3, #0
 800434c:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800434e:	2300      	movs	r3, #0
 8004350:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8004352:	2300      	movs	r3, #0
 8004354:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004356:	2300      	movs	r3, #0
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800435a:	2304      	movs	r3, #4
 800435c:	62bb      	str	r3, [r7, #40]	@ 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800435e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8004364:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004368:	633b      	str	r3, [r7, #48]	@ 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800436a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800436e:	637b      	str	r3, [r7, #52]	@ 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004370:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004374:	63bb      	str	r3, [r7, #56]	@ 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8004376:	2380      	movs	r3, #128	@ 0x80
 8004378:	63fb      	str	r3, [r7, #60]	@ 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800437a:	2300      	movs	r3, #0
 800437c:	643b      	str	r3, [r7, #64]	@ 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800437e:	2300      	movs	r3, #0
 8004380:	647b      	str	r3, [r7, #68]	@ 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8004390:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8004394:	4b3b      	ldr	r3, [pc, #236]	@ (8004484 <ETH_MACDMAConfig+0x384>)
 8004396:	4013      	ands	r3, r2
 8004398:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800439c:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800439e:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80043a0:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80043a2:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80043a4:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80043a6:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80043a8:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80043aa:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80043ac:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80043ae:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80043b0:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80043b2:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80043b4:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80043b8:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80043ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                         dmainit.ReceiveThresholdControl |
 80043bc:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80043be:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80043d0:	461a      	mov	r2, r3
 80043d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80043d6:	6193      	str	r3, [r2, #24]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80043e6:	2001      	movs	r0, #1
 80043e8:	f7fd ff72 	bl	80022d0 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80043f4:	461a      	mov	r2, r3
 80043f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80043fa:	6193      	str	r3, [r2, #24]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80043fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
                                          dmainit.FixedBurst |
 80043fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004400:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                          dmainit.FixedBurst |
 8004404:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8004406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004408:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800440a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                                          dmainit.TxDMABurstLength |
 800440c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800440e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004410:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8004412:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8004414:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8004416:	4313      	orrs	r3, r2
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004420:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004424:	6013      	str	r3, [r2, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004434:	2001      	movs	r0, #1
 8004436:	f7fd ff4b 	bl	80022d0 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004442:	461a      	mov	r2, r3
 8004444:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004448:	6013      	str	r3, [r2, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d10b      	bne.n	800446a <ETH_MACDMAConfig+0x36a>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800445a:	69d9      	ldr	r1, [r3, #28]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	4b09      	ldr	r3, [pc, #36]	@ (8004488 <ETH_MACDMAConfig+0x388>)
 8004462:	430b      	orrs	r3, r1
 8004464:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004468:	61d3      	str	r3, [r2, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	461a      	mov	r2, r3
 8004470:	2100      	movs	r1, #0
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f80a 	bl	800448c <ETH_MACAddressConfig>
}
 8004478:	bf00      	nop
 800447a:	37c0      	adds	r7, #192	@ 0xc0
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}
 8004480:	ff20810f 	.word	0xff20810f
 8004484:	f8de3f23 	.word	0xf8de3f23
 8004488:	00010040 	.word	0x00010040

0800448c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3305      	adds	r3, #5
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	021b      	lsls	r3, r3, #8
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	3204      	adds	r2, #4
 80044a4:	7812      	ldrb	r2, [r2, #0]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80044aa:	68ba      	ldr	r2, [r7, #8]
 80044ac:	4b11      	ldr	r3, [pc, #68]	@ (80044f4 <ETH_MACAddressConfig+0x68>)
 80044ae:	4413      	add	r3, r2
 80044b0:	461a      	mov	r2, r3
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	3303      	adds	r3, #3
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	061a      	lsls	r2, r3, #24
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	3302      	adds	r3, #2
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	041b      	lsls	r3, r3, #16
 80044c6:	431a      	orrs	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	3301      	adds	r3, #1
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	021b      	lsls	r3, r3, #8
 80044d0:	4313      	orrs	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	7812      	ldrb	r2, [r2, #0]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <ETH_MACAddressConfig+0x6c>)
 80044de:	4413      	add	r3, r2
 80044e0:	461a      	mov	r2, r3
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	6013      	str	r3, [r2, #0]
}
 80044e6:	bf00      	nop
 80044e8:	371c      	adds	r7, #28
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	40028040 	.word	0x40028040
 80044f8:	40028044 	.word	0x40028044

080044fc <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f042 0208 	orr.w	r2, r2, #8
 8004516:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004520:	2001      	movs	r0, #1
 8004522:	f7fd fed5 	bl	80022d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	601a      	str	r2, [r3, #0]
}
 800452e:	bf00      	nop
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8004536:	b580      	push	{r7, lr}
 8004538:	b084      	sub	sp, #16
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0208 	bic.w	r2, r2, #8
 8004550:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800455a:	2001      	movs	r0, #1
 800455c:	f7fd feb8 	bl	80022d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	601a      	str	r2, [r3, #0]
}
 8004568:	bf00      	nop
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004578:	2300      	movs	r3, #0
 800457a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0204 	orr.w	r2, r2, #4
 800458a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004594:	2001      	movs	r0, #1
 8004596:	f7fd fe9b 	bl	80022d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	601a      	str	r2, [r3, #0]
}
 80045a2:	bf00      	nop
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b084      	sub	sp, #16
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80045b2:	2300      	movs	r3, #0
 80045b4:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0204 	bic.w	r2, r2, #4
 80045c4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80045ce:	2001      	movs	r0, #1
 80045d0:	f7fd fe7e 	bl	80022d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	601a      	str	r2, [r3, #0]
}
 80045dc:	bf00      	nop
 80045de:	3710      	adds	r7, #16
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80045fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004602:	6193      	str	r3, [r2, #24]
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800462a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800462e:	6193      	str	r3, [r2, #24]
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	6812      	ldr	r2, [r2, #0]
 8004652:	f043 0302 	orr.w	r3, r3, #2
 8004656:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800465a:	6193      	str	r3, [r2, #24]
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	6812      	ldr	r2, [r2, #0]
 800467e:	f023 0302 	bic.w	r3, r3, #2
 8004682:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004686:	6193      	str	r3, [r2, #24]
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800469c:	2300      	movs	r3, #0
 800469e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6812      	ldr	r2, [r2, #0]
 80046ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80046b6:	6193      	str	r3, [r2, #24]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80046c4:	2001      	movs	r0, #1
 80046c6:	f7fd fe03 	bl	80022d0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80046d4:	6193      	str	r3, [r2, #24]
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
	...

080046e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b089      	sub	sp, #36	@ 0x24
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80046ea:	2300      	movs	r3, #0
 80046ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80046ee:	2300      	movs	r3, #0
 80046f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80046f2:	2300      	movs	r3, #0
 80046f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80046f6:	2300      	movs	r3, #0
 80046f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80046fa:	2300      	movs	r3, #0
 80046fc:	61fb      	str	r3, [r7, #28]
 80046fe:	e175      	b.n	80049ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004700:	2201      	movs	r2, #1
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	4013      	ands	r3, r2
 8004712:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004714:	693a      	ldr	r2, [r7, #16]
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	429a      	cmp	r2, r3
 800471a:	f040 8164 	bne.w	80049e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d005      	beq.n	8004736 <HAL_GPIO_Init+0x56>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f003 0303 	and.w	r3, r3, #3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d130      	bne.n	8004798 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	2203      	movs	r2, #3
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	43db      	mvns	r3, r3
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	4013      	ands	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	68da      	ldr	r2, [r3, #12]
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	005b      	lsls	r3, r3, #1
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	4313      	orrs	r3, r2
 800475e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800476c:	2201      	movs	r2, #1
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	091b      	lsrs	r3, r3, #4
 8004782:	f003 0201 	and.w	r2, r3, #1
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	4313      	orrs	r3, r2
 8004790:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 0303 	and.w	r3, r3, #3
 80047a0:	2b03      	cmp	r3, #3
 80047a2:	d017      	beq.n	80047d4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	2203      	movs	r2, #3
 80047b0:	fa02 f303 	lsl.w	r3, r2, r3
 80047b4:	43db      	mvns	r3, r3
 80047b6:	69ba      	ldr	r2, [r7, #24]
 80047b8:	4013      	ands	r3, r2
 80047ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f003 0303 	and.w	r3, r3, #3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d123      	bne.n	8004828 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	08da      	lsrs	r2, r3, #3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	3208      	adds	r2, #8
 80047e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	220f      	movs	r2, #15
 80047f8:	fa02 f303 	lsl.w	r3, r2, r3
 80047fc:	43db      	mvns	r3, r3
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	4013      	ands	r3, r2
 8004802:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	691a      	ldr	r2, [r3, #16]
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	f003 0307 	and.w	r3, r3, #7
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	fa02 f303 	lsl.w	r3, r2, r3
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	4313      	orrs	r3, r2
 8004818:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	08da      	lsrs	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	3208      	adds	r2, #8
 8004822:	69b9      	ldr	r1, [r7, #24]
 8004824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	2203      	movs	r2, #3
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	43db      	mvns	r3, r3
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	4013      	ands	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f003 0203 	and.w	r2, r3, #3
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	4313      	orrs	r3, r2
 8004854:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 80be 	beq.w	80049e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800486a:	4b66      	ldr	r3, [pc, #408]	@ (8004a04 <HAL_GPIO_Init+0x324>)
 800486c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486e:	4a65      	ldr	r2, [pc, #404]	@ (8004a04 <HAL_GPIO_Init+0x324>)
 8004870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004874:	6453      	str	r3, [r2, #68]	@ 0x44
 8004876:	4b63      	ldr	r3, [pc, #396]	@ (8004a04 <HAL_GPIO_Init+0x324>)
 8004878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800487e:	60fb      	str	r3, [r7, #12]
 8004880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004882:	4a61      	ldr	r2, [pc, #388]	@ (8004a08 <HAL_GPIO_Init+0x328>)
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	089b      	lsrs	r3, r3, #2
 8004888:	3302      	adds	r3, #2
 800488a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800488e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	f003 0303 	and.w	r3, r3, #3
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	220f      	movs	r2, #15
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43db      	mvns	r3, r3
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	4013      	ands	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <HAL_GPIO_Init+0x32c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d037      	beq.n	800491e <HAL_GPIO_Init+0x23e>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a57      	ldr	r2, [pc, #348]	@ (8004a10 <HAL_GPIO_Init+0x330>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d031      	beq.n	800491a <HAL_GPIO_Init+0x23a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a56      	ldr	r2, [pc, #344]	@ (8004a14 <HAL_GPIO_Init+0x334>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d02b      	beq.n	8004916 <HAL_GPIO_Init+0x236>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a55      	ldr	r2, [pc, #340]	@ (8004a18 <HAL_GPIO_Init+0x338>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d025      	beq.n	8004912 <HAL_GPIO_Init+0x232>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a54      	ldr	r2, [pc, #336]	@ (8004a1c <HAL_GPIO_Init+0x33c>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d01f      	beq.n	800490e <HAL_GPIO_Init+0x22e>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a53      	ldr	r2, [pc, #332]	@ (8004a20 <HAL_GPIO_Init+0x340>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d019      	beq.n	800490a <HAL_GPIO_Init+0x22a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a52      	ldr	r2, [pc, #328]	@ (8004a24 <HAL_GPIO_Init+0x344>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d013      	beq.n	8004906 <HAL_GPIO_Init+0x226>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a51      	ldr	r2, [pc, #324]	@ (8004a28 <HAL_GPIO_Init+0x348>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00d      	beq.n	8004902 <HAL_GPIO_Init+0x222>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a50      	ldr	r2, [pc, #320]	@ (8004a2c <HAL_GPIO_Init+0x34c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d007      	beq.n	80048fe <HAL_GPIO_Init+0x21e>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004a30 <HAL_GPIO_Init+0x350>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d101      	bne.n	80048fa <HAL_GPIO_Init+0x21a>
 80048f6:	2309      	movs	r3, #9
 80048f8:	e012      	b.n	8004920 <HAL_GPIO_Init+0x240>
 80048fa:	230a      	movs	r3, #10
 80048fc:	e010      	b.n	8004920 <HAL_GPIO_Init+0x240>
 80048fe:	2308      	movs	r3, #8
 8004900:	e00e      	b.n	8004920 <HAL_GPIO_Init+0x240>
 8004902:	2307      	movs	r3, #7
 8004904:	e00c      	b.n	8004920 <HAL_GPIO_Init+0x240>
 8004906:	2306      	movs	r3, #6
 8004908:	e00a      	b.n	8004920 <HAL_GPIO_Init+0x240>
 800490a:	2305      	movs	r3, #5
 800490c:	e008      	b.n	8004920 <HAL_GPIO_Init+0x240>
 800490e:	2304      	movs	r3, #4
 8004910:	e006      	b.n	8004920 <HAL_GPIO_Init+0x240>
 8004912:	2303      	movs	r3, #3
 8004914:	e004      	b.n	8004920 <HAL_GPIO_Init+0x240>
 8004916:	2302      	movs	r3, #2
 8004918:	e002      	b.n	8004920 <HAL_GPIO_Init+0x240>
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <HAL_GPIO_Init+0x240>
 800491e:	2300      	movs	r3, #0
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	f002 0203 	and.w	r2, r2, #3
 8004926:	0092      	lsls	r2, r2, #2
 8004928:	4093      	lsls	r3, r2
 800492a:	69ba      	ldr	r2, [r7, #24]
 800492c:	4313      	orrs	r3, r2
 800492e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004930:	4935      	ldr	r1, [pc, #212]	@ (8004a08 <HAL_GPIO_Init+0x328>)
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	089b      	lsrs	r3, r3, #2
 8004936:	3302      	adds	r3, #2
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800493e:	4b3d      	ldr	r3, [pc, #244]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	43db      	mvns	r3, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4013      	ands	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004962:	4a34      	ldr	r2, [pc, #208]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004968:	4b32      	ldr	r3, [pc, #200]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	43db      	mvns	r3, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4013      	ands	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	4313      	orrs	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800498c:	4a29      	ldr	r2, [pc, #164]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004992:	4b28      	ldr	r3, [pc, #160]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	43db      	mvns	r3, r3
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	4013      	ands	r3, r2
 80049a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80049ae:	69ba      	ldr	r2, [r7, #24]
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049b6:	4a1f      	ldr	r2, [pc, #124]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	43db      	mvns	r3, r3
 80049c6:	69ba      	ldr	r2, [r7, #24]
 80049c8:	4013      	ands	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80049d8:	69ba      	ldr	r2, [r7, #24]
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049e0:	4a14      	ldr	r2, [pc, #80]	@ (8004a34 <HAL_GPIO_Init+0x354>)
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	3301      	adds	r3, #1
 80049ea:	61fb      	str	r3, [r7, #28]
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	2b0f      	cmp	r3, #15
 80049f0:	f67f ae86 	bls.w	8004700 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80049f4:	bf00      	nop
 80049f6:	bf00      	nop
 80049f8:	3724      	adds	r7, #36	@ 0x24
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40013800 	.word	0x40013800
 8004a0c:	40020000 	.word	0x40020000
 8004a10:	40020400 	.word	0x40020400
 8004a14:	40020800 	.word	0x40020800
 8004a18:	40020c00 	.word	0x40020c00
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40021400 	.word	0x40021400
 8004a24:	40021800 	.word	0x40021800
 8004a28:	40021c00 	.word	0x40021c00
 8004a2c:	40022000 	.word	0x40022000
 8004a30:	40022400 	.word	0x40022400
 8004a34:	40013c00 	.word	0x40013c00

08004a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	460b      	mov	r3, r1
 8004a42:	807b      	strh	r3, [r7, #2]
 8004a44:	4613      	mov	r3, r2
 8004a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a48:	787b      	ldrb	r3, [r7, #1]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a4e:	887a      	ldrh	r2, [r7, #2]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004a54:	e003      	b.n	8004a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004a56:	887b      	ldrh	r3, [r7, #2]
 8004a58:	041a      	lsls	r2, r3, #16
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	619a      	str	r2, [r3, #24]
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
	...

08004a6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e07f      	b.n	8004b7e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d106      	bne.n	8004a98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f7fc fec4 	bl	8001820 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2224      	movs	r2, #36	@ 0x24
 8004a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0201 	bic.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004abc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004acc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d107      	bne.n	8004ae6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689a      	ldr	r2, [r3, #8]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ae2:	609a      	str	r2, [r3, #8]
 8004ae4:	e006      	b.n	8004af4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	689a      	ldr	r2, [r3, #8]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004af2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d104      	bne.n	8004b06 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6859      	ldr	r1, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	4b1d      	ldr	r3, [pc, #116]	@ (8004b88 <HAL_I2C_Init+0x11c>)
 8004b12:	430b      	orrs	r3, r1
 8004b14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68da      	ldr	r2, [r3, #12]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691a      	ldr	r2, [r3, #16]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	69d9      	ldr	r1, [r3, #28]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a1a      	ldr	r2, [r3, #32]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2220      	movs	r2, #32
 8004b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	02008000 	.word	0x02008000

08004b8c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af02      	add	r7, sp, #8
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	607a      	str	r2, [r7, #4]
 8004b96:	461a      	mov	r2, r3
 8004b98:	460b      	mov	r3, r1
 8004b9a:	817b      	strh	r3, [r7, #10]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b20      	cmp	r3, #32
 8004baa:	f040 80cd 	bne.w	8004d48 <HAL_I2C_Master_Transmit_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bbc:	d101      	bne.n	8004bc2 <HAL_I2C_Master_Transmit_DMA+0x36>
    {
      return HAL_BUSY;
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e0c3      	b.n	8004d4a <HAL_I2C_Master_Transmit_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_I2C_Master_Transmit_DMA+0x44>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e0bc      	b.n	8004d4a <HAL_I2C_Master_Transmit_DMA+0x1be>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2221      	movs	r2, #33	@ 0x21
 8004bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2210      	movs	r2, #16
 8004be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	893a      	ldrh	r2, [r7, #8]
 8004bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	4a55      	ldr	r2, [pc, #340]	@ (8004d54 <HAL_I2C_Master_Transmit_DMA+0x1c8>)
 8004bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4a55      	ldr	r2, [pc, #340]	@ (8004d58 <HAL_I2C_Master_Transmit_DMA+0x1cc>)
 8004c04:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	2bff      	cmp	r3, #255	@ 0xff
 8004c0e:	d906      	bls.n	8004c1e <HAL_I2C_Master_Transmit_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	22ff      	movs	r2, #255	@ 0xff
 8004c14:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004c16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c1a:	617b      	str	r3, [r7, #20]
 8004c1c:	e007      	b.n	8004c2e <HAL_I2C_Master_Transmit_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004c28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c2c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d070      	beq.n	8004d18 <HAL_I2C_Master_Transmit_DMA+0x18c>
    {
      if (hi2c->hdmatx != NULL)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d020      	beq.n	8004c80 <HAL_I2C_Master_Transmit_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c42:	4a46      	ldr	r2, [pc, #280]	@ (8004d5c <HAL_I2C_Master_Transmit_DMA+0x1d0>)
 8004c44:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	4a45      	ldr	r2, [pc, #276]	@ (8004d60 <HAL_I2C_Master_Transmit_DMA+0x1d4>)
 8004c4c:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c52:	2200      	movs	r2, #0
 8004c54:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	3328      	adds	r3, #40	@ 0x28
 8004c6a:	461a      	mov	r2, r3
                                         hi2c->XferSize);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004c70:	f7fe f940 	bl	8002ef4 <HAL_DMA_Start_IT>
 8004c74:	4603      	mov	r3, r0
 8004c76:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004c78:	7cfb      	ldrb	r3, [r7, #19]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d138      	bne.n	8004cf0 <HAL_I2C_Master_Transmit_DMA+0x164>
 8004c7e:	e013      	b.n	8004ca8 <HAL_I2C_Master_Transmit_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e050      	b.n	8004d4a <HAL_I2C_Master_Transmit_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cac:	b2da      	uxtb	r2, r3
 8004cae:	8979      	ldrh	r1, [r7, #10]
 8004cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8004d64 <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f001 f9c6 	bl	8006048 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004cd6:	2110      	movs	r1, #16
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f001 f9e7 	bl	80060ac <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cec:	601a      	str	r2, [r3, #0]
 8004cee:	e029      	b.n	8004d44 <HAL_I2C_Master_Transmit_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d04:	f043 0210 	orr.w	r2, r3, #16
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e018      	b.n	8004d4a <HAL_I2C_Master_Transmit_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	4a13      	ldr	r2, [pc, #76]	@ (8004d68 <HAL_I2C_Master_Transmit_DMA+0x1dc>)
 8004d1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d22:	b2da      	uxtb	r2, r3
 8004d24:	8979      	ldrh	r1, [r7, #10]
 8004d26:	4b0f      	ldr	r3, [pc, #60]	@ (8004d64 <HAL_I2C_Master_Transmit_DMA+0x1d8>)
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f001 f98a 	bl	8006048 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004d3c:	2101      	movs	r1, #1
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f001 f9b4 	bl	80060ac <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	e000      	b.n	8004d4a <HAL_I2C_Master_Transmit_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8004d48:	2302      	movs	r3, #2
  }
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3718      	adds	r7, #24
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	ffff0000 	.word	0xffff0000
 8004d58:	08005293 	.word	0x08005293
 8004d5c:	08005f03 	.word	0x08005f03
 8004d60:	08005f99 	.word	0x08005f99
 8004d64:	80002000 	.word	0x80002000
 8004d68:	08004e3d 	.word	0x08004e3d

08004d6c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004d88:	bf00      	nop
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004d9c:	bf00      	nop
 8004d9e:	370c      	adds	r7, #12
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	70fb      	strb	r3, [r7, #3]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af02      	add	r7, sp, #8
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <I2C_Master_ISR_IT+0x1e>
 8004e56:	2302      	movs	r3, #2
 8004e58:	e114      	b.n	8005084 <I2C_Master_ISR_IT+0x248>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	091b      	lsrs	r3, r3, #4
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d013      	beq.n	8004e96 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	091b      	lsrs	r3, r3, #4
 8004e72:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00d      	beq.n	8004e96 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2210      	movs	r2, #16
 8004e80:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e86:	f043 0204 	orr.w	r2, r3, #4
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f001 f813 	bl	8005eba <I2C_Flush_TXDR>
 8004e94:	e0e1      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	089b      	lsrs	r3, r3, #2
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d023      	beq.n	8004eea <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	089b      	lsrs	r3, r3, #2
 8004ea6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d01d      	beq.n	8004eea <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f023 0304 	bic.w	r3, r3, #4
 8004eb4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec0:	b2d2      	uxtb	r2, r2
 8004ec2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ee8:	e0b7      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	085b      	lsrs	r3, r3, #1
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01e      	beq.n	8004f34 <I2C_Master_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	085b      	lsrs	r3, r3, #1
 8004efa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d018      	beq.n	8004f34 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f06:	781a      	ldrb	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f32:	e092      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	09db      	lsrs	r3, r3, #7
 8004f38:	f003 0301 	and.w	r3, r3, #1
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d05d      	beq.n	8004ffc <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	099b      	lsrs	r3, r3, #6
 8004f44:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d057      	beq.n	8004ffc <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d040      	beq.n	8004fd8 <I2C_Master_ISR_IT+0x19c>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d13c      	bne.n	8004fd8 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f6a:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	2bff      	cmp	r3, #255	@ 0xff
 8004f74:	d90e      	bls.n	8004f94 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	22ff      	movs	r2, #255	@ 0xff
 8004f7a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	8a79      	ldrh	r1, [r7, #18]
 8004f84:	2300      	movs	r3, #0
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f001 f85b 	bl	8006048 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f92:	e032      	b.n	8004ffa <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004fa6:	d00b      	beq.n	8004fc0 <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fac:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004fb2:	8a79      	ldrh	r1, [r7, #18]
 8004fb4:	2000      	movs	r0, #0
 8004fb6:	9000      	str	r0, [sp, #0]
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f001 f845 	bl	8006048 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fbe:	e01c      	b.n	8004ffa <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc4:	b2da      	uxtb	r2, r3
 8004fc6:	8a79      	ldrh	r1, [r7, #18]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f001 f839 	bl	8006048 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fd6:	e010      	b.n	8004ffa <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004fe6:	d003      	beq.n	8004ff0 <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 fba9 	bl	8005740 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004fee:	e034      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004ff0:	2140      	movs	r1, #64	@ 0x40
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fe6a 	bl	8005ccc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ff8:	e02f      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
 8004ffa:	e02e      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	099b      	lsrs	r3, r3, #6
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	d028      	beq.n	800505a <I2C_Master_ISR_IT+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	099b      	lsrs	r3, r3, #6
 800500c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005010:	2b00      	cmp	r3, #0
 8005012:	d022      	beq.n	800505a <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d119      	bne.n	8005052 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005028:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800502c:	d015      	beq.n	800505a <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005032:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005036:	d108      	bne.n	800504a <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685a      	ldr	r2, [r3, #4]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005046:	605a      	str	r2, [r3, #4]
 8005048:	e007      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 fb78 	bl	8005740 <I2C_ITMasterSeqCplt>
 8005050:	e003      	b.n	800505a <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005052:	2140      	movs	r1, #64	@ 0x40
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f000 fe39 	bl	8005ccc <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	095b      	lsrs	r3, r3, #5
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	2b00      	cmp	r3, #0
 8005064:	d009      	beq.n	800507a <I2C_Master_ISR_IT+0x23e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	095b      	lsrs	r3, r3, #5
 800506a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005072:	6979      	ldr	r1, [r7, #20]
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fbff 	bl	8005878 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <I2C_Slave_ISR_IT+0x24>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e0ec      	b.n	800528a <I2C_Slave_ISR_IT+0x1fe>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d009      	beq.n	80050d8 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d003      	beq.n	80050d8 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80050d0:	6939      	ldr	r1, [r7, #16]
 80050d2:	68f8      	ldr	r0, [r7, #12]
 80050d4:	f000 fc9a 	bl	8005a0c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	091b      	lsrs	r3, r3, #4
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d04d      	beq.n	8005180 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	091b      	lsrs	r3, r3, #4
 80050e8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d047      	beq.n	8005180 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d128      	bne.n	800514c <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b28      	cmp	r3, #40	@ 0x28
 8005104:	d108      	bne.n	8005118 <I2C_Slave_ISR_IT+0x8c>
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800510c:	d104      	bne.n	8005118 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800510e:	6939      	ldr	r1, [r7, #16]
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f000 fd85 	bl	8005c20 <I2C_ITListenCplt>
 8005116:	e032      	b.n	800517e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b29      	cmp	r3, #41	@ 0x29
 8005122:	d10e      	bne.n	8005142 <I2C_Slave_ISR_IT+0xb6>
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800512a:	d00a      	beq.n	8005142 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2210      	movs	r2, #16
 8005132:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 fec0 	bl	8005eba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 fb3d 	bl	80057ba <I2C_ITSlaveSeqCplt>
 8005140:	e01d      	b.n	800517e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2210      	movs	r2, #16
 8005148:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800514a:	e096      	b.n	800527a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2210      	movs	r2, #16
 8005152:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005158:	f043 0204 	orr.w	r2, r3, #4
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d004      	beq.n	8005170 <I2C_Slave_ISR_IT+0xe4>
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800516c:	f040 8085 	bne.w	800527a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005174:	4619      	mov	r1, r3
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 fda8 	bl	8005ccc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800517c:	e07d      	b.n	800527a <I2C_Slave_ISR_IT+0x1ee>
 800517e:	e07c      	b.n	800527a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	089b      	lsrs	r3, r3, #2
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	2b00      	cmp	r3, #0
 800518a:	d030      	beq.n	80051ee <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	089b      	lsrs	r3, r3, #2
 8005190:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005194:	2b00      	cmp	r3, #0
 8005196:	d02a      	beq.n	80051ee <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d018      	beq.n	80051d4 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ac:	b2d2      	uxtb	r2, r2
 80051ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b4:	1c5a      	adds	r2, r3, #1
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051be:	3b01      	subs	r3, #1
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d14f      	bne.n	800527e <I2C_Slave_ISR_IT+0x1f2>
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051e4:	d04b      	beq.n	800527e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 fae7 	bl	80057ba <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80051ec:	e047      	b.n	800527e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	08db      	lsrs	r3, r3, #3
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	08db      	lsrs	r3, r3, #3
 80051fe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005202:	2b00      	cmp	r3, #0
 8005204:	d004      	beq.n	8005210 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005206:	6939      	ldr	r1, [r7, #16]
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 fa15 	bl	8005638 <I2C_ITAddrCplt>
 800520e:	e037      	b.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	085b      	lsrs	r3, r3, #1
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d031      	beq.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	085b      	lsrs	r3, r3, #1
 8005220:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005224:	2b00      	cmp	r3, #0
 8005226:	d02b      	beq.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522c:	b29b      	uxth	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d018      	beq.n	8005264 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005236:	781a      	ldrb	r2, [r3, #0]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800524c:	b29b      	uxth	r3, r3
 800524e:	3b01      	subs	r3, #1
 8005250:	b29a      	uxth	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800525a:	3b01      	subs	r3, #1
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005262:	e00d      	b.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800526a:	d002      	beq.n	8005272 <I2C_Slave_ISR_IT+0x1e6>
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d106      	bne.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 faa1 	bl	80057ba <I2C_ITSlaveSeqCplt>
 8005278:	e002      	b.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800527a:	bf00      	nop
 800527c:	e000      	b.n	8005280 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800527e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b088      	sub	sp, #32
 8005296:	af02      	add	r7, sp, #8
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <I2C_Master_ISR_DMA+0x1a>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e0e1      	b.n	8005470 <I2C_Master_ISR_DMA+0x1de>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	091b      	lsrs	r3, r3, #4
 80052b8:	f003 0301 	and.w	r3, r3, #1
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d017      	beq.n	80052f0 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	091b      	lsrs	r3, r3, #4
 80052c4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d011      	beq.n	80052f0 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2210      	movs	r2, #16
 80052d2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d8:	f043 0204 	orr.w	r2, r3, #4
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80052e0:	2120      	movs	r1, #32
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f000 fee2 	bl	80060ac <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 fde6 	bl	8005eba <I2C_Flush_TXDR>
 80052ee:	e0ba      	b.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	09db      	lsrs	r3, r3, #7
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d072      	beq.n	80053e2 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	099b      	lsrs	r3, r3, #6
 8005300:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005304:	2b00      	cmp	r3, #0
 8005306:	d06c      	beq.n	80053e2 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005316:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800531c:	b29b      	uxth	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d04e      	beq.n	80053c0 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	b29b      	uxth	r3, r3
 800532a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800532e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005334:	b29b      	uxth	r3, r3
 8005336:	2bff      	cmp	r3, #255	@ 0xff
 8005338:	d906      	bls.n	8005348 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	22ff      	movs	r2, #255	@ 0xff
 800533e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8005340:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005344:	617b      	str	r3, [r7, #20]
 8005346:	e010      	b.n	800536a <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005356:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800535a:	d003      	beq.n	8005364 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	e002      	b.n	800536a <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005364:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005368:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536e:	b2da      	uxtb	r2, r3
 8005370:	8a79      	ldrh	r1, [r7, #18]
 8005372:	2300      	movs	r3, #0
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	68f8      	ldr	r0, [r7, #12]
 800537a:	f000 fe65 	bl	8006048 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b22      	cmp	r3, #34	@ 0x22
 800539a:	d108      	bne.n	80053ae <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053aa:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80053ac:	e05b      	b.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053bc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80053be:	e052      	b.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053ce:	d003      	beq.n	80053d8 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f000 f9b5 	bl	8005740 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80053d6:	e046      	b.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80053d8:	2140      	movs	r1, #64	@ 0x40
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f000 fc76 	bl	8005ccc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80053e0:	e041      	b.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	099b      	lsrs	r3, r3, #6
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d029      	beq.n	8005442 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	099b      	lsrs	r3, r3, #6
 80053f2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d023      	beq.n	8005442 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fe:	b29b      	uxth	r3, r3
 8005400:	2b00      	cmp	r3, #0
 8005402:	d119      	bne.n	8005438 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800540e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005412:	d027      	beq.n	8005464 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005418:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800541c:	d108      	bne.n	8005430 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800542c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800542e:	e019      	b.n	8005464 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f000 f985 	bl	8005740 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005436:	e015      	b.n	8005464 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005438:	2140      	movs	r1, #64	@ 0x40
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 fc46 	bl	8005ccc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005440:	e010      	b.n	8005464 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	095b      	lsrs	r3, r3, #5
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00b      	beq.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	095b      	lsrs	r3, r3, #5
 8005452:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005456:	2b00      	cmp	r3, #0
 8005458:	d005      	beq.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fa0b 	bl	8005878 <I2C_ITMasterCplt>
 8005462:	e000      	b.n	8005466 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005464:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3718      	adds	r7, #24
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b088      	sub	sp, #32
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005488:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800548a:	2300      	movs	r3, #0
 800548c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <I2C_Slave_ISR_DMA+0x24>
 8005498:	2302      	movs	r3, #2
 800549a:	e0c9      	b.n	8005630 <I2C_Slave_ISR_DMA+0x1b8>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	095b      	lsrs	r3, r3, #5
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d009      	beq.n	80054c4 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	095b      	lsrs	r3, r3, #5
 80054b4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80054bc:	68b9      	ldr	r1, [r7, #8]
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 faa4 	bl	8005a0c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	091b      	lsrs	r3, r3, #4
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 809a 	beq.w	8005606 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	091b      	lsrs	r3, r3, #4
 80054d6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 8093 	beq.w	8005606 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	0b9b      	lsrs	r3, r3, #14
 80054e4:	f003 0301 	and.w	r3, r3, #1
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d105      	bne.n	80054f8 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	0bdb      	lsrs	r3, r3, #15
 80054f0:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d07f      	beq.n	80055f8 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00d      	beq.n	800551c <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	0bdb      	lsrs	r3, r3, #15
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d007      	beq.n	800551c <I2C_Slave_ISR_DMA+0xa4>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8005518:	2301      	movs	r3, #1
 800551a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00d      	beq.n	8005540 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	0b9b      	lsrs	r3, r3, #14
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d007      	beq.n	8005540 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 800553c:	2301      	movs	r3, #1
 800553e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d128      	bne.n	8005598 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b28      	cmp	r3, #40	@ 0x28
 8005550:	d108      	bne.n	8005564 <I2C_Slave_ISR_DMA+0xec>
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005558:	d104      	bne.n	8005564 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800555a:	68b9      	ldr	r1, [r7, #8]
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fb5f 	bl	8005c20 <I2C_ITListenCplt>
 8005562:	e048      	b.n	80055f6 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b29      	cmp	r3, #41	@ 0x29
 800556e:	d10e      	bne.n	800558e <I2C_Slave_ISR_DMA+0x116>
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005576:	d00a      	beq.n	800558e <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2210      	movs	r2, #16
 800557e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f000 fc9a 	bl	8005eba <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 f917 	bl	80057ba <I2C_ITSlaveSeqCplt>
 800558c:	e033      	b.n	80055f6 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2210      	movs	r2, #16
 8005594:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005596:	e034      	b.n	8005602 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2210      	movs	r2, #16
 800559e:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a4:	f043 0204 	orr.w	r2, r3, #4
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055b2:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d003      	beq.n	80055c2 <I2C_Slave_ISR_DMA+0x14a>
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055c0:	d11f      	bne.n	8005602 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80055c2:	7dfb      	ldrb	r3, [r7, #23]
 80055c4:	2b21      	cmp	r3, #33	@ 0x21
 80055c6:	d002      	beq.n	80055ce <I2C_Slave_ISR_DMA+0x156>
 80055c8:	7dfb      	ldrb	r3, [r7, #23]
 80055ca:	2b29      	cmp	r3, #41	@ 0x29
 80055cc:	d103      	bne.n	80055d6 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2221      	movs	r2, #33	@ 0x21
 80055d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80055d4:	e008      	b.n	80055e8 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80055d6:	7dfb      	ldrb	r3, [r7, #23]
 80055d8:	2b22      	cmp	r3, #34	@ 0x22
 80055da:	d002      	beq.n	80055e2 <I2C_Slave_ISR_DMA+0x16a>
 80055dc:	7dfb      	ldrb	r3, [r7, #23]
 80055de:	2b2a      	cmp	r3, #42	@ 0x2a
 80055e0:	d102      	bne.n	80055e8 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2222      	movs	r2, #34	@ 0x22
 80055e6:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ec:	4619      	mov	r1, r3
 80055ee:	68f8      	ldr	r0, [r7, #12]
 80055f0:	f000 fb6c 	bl	8005ccc <I2C_ITError>
      if (treatdmanack == 1U)
 80055f4:	e005      	b.n	8005602 <I2C_Slave_ISR_DMA+0x18a>
 80055f6:	e004      	b.n	8005602 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2210      	movs	r2, #16
 80055fe:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005600:	e011      	b.n	8005626 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8005602:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005604:	e00f      	b.n	8005626 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	08db      	lsrs	r3, r3, #3
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	2b00      	cmp	r3, #0
 8005610:	d009      	beq.n	8005626 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	08db      	lsrs	r3, r3, #3
 8005616:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800561a:	2b00      	cmp	r3, #0
 800561c:	d003      	beq.n	8005626 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800561e:	68b9      	ldr	r1, [r7, #8]
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 f809 	bl	8005638 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3720      	adds	r7, #32
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005648:	b2db      	uxtb	r3, r3
 800564a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800564e:	2b28      	cmp	r3, #40	@ 0x28
 8005650:	d16a      	bne.n	8005728 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	0c1b      	lsrs	r3, r3, #16
 800565a:	b2db      	uxtb	r3, r3
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	0c1b      	lsrs	r3, r3, #16
 800566a:	b29b      	uxth	r3, r3
 800566c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8005670:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	b29b      	uxth	r3, r3
 800567a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800567e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	b29b      	uxth	r3, r3
 8005688:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800568c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d138      	bne.n	8005708 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005696:	897b      	ldrh	r3, [r7, #10]
 8005698:	09db      	lsrs	r3, r3, #7
 800569a:	b29a      	uxth	r2, r3
 800569c:	89bb      	ldrh	r3, [r7, #12]
 800569e:	4053      	eors	r3, r2
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	f003 0306 	and.w	r3, r3, #6
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d11c      	bne.n	80056e4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80056aa:	897b      	ldrh	r3, [r7, #10]
 80056ac:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b2:	1c5a      	adds	r2, r3, #1
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d13b      	bne.n	8005738 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2208      	movs	r2, #8
 80056cc:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80056d6:	89ba      	ldrh	r2, [r7, #12]
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	4619      	mov	r1, r3
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f7ff fb6d 	bl	8004dbc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80056e2:	e029      	b.n	8005738 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80056e4:	893b      	ldrh	r3, [r7, #8]
 80056e6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80056e8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fd41 	bl	8006174 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80056fa:	89ba      	ldrh	r2, [r7, #12]
 80056fc:	7bfb      	ldrb	r3, [r7, #15]
 80056fe:	4619      	mov	r1, r3
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f7ff fb5b 	bl	8004dbc <HAL_I2C_AddrCallback>
}
 8005706:	e017      	b.n	8005738 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005708:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fd31 	bl	8006174 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800571a:	89ba      	ldrh	r2, [r7, #12]
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	4619      	mov	r1, r3
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7ff fb4b 	bl	8004dbc <HAL_I2C_AddrCallback>
}
 8005726:	e007      	b.n	8005738 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2208      	movs	r2, #8
 800572e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8005738:	bf00      	nop
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b21      	cmp	r3, #33	@ 0x21
 800575a:	d115      	bne.n	8005788 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2220      	movs	r2, #32
 8005760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2211      	movs	r2, #17
 8005768:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005770:	2101      	movs	r1, #1
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 fcfe 	bl	8006174 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7ff faf3 	bl	8004d6c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005786:	e014      	b.n	80057b2 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2220      	movs	r2, #32
 800578c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2212      	movs	r2, #18
 8005794:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800579c:	2102      	movs	r1, #2
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 fce8 	bl	8006174 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7ff fae7 	bl	8004d80 <HAL_I2C_MasterRxCpltCallback>
}
 80057b2:	bf00      	nop
 80057b4:	3708      	adds	r7, #8
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	0b9b      	lsrs	r3, r3, #14
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d008      	beq.n	80057f0 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	e00d      	b.n	800580c <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	0bdb      	lsrs	r3, r3, #15
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d007      	beq.n	800580c <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800580a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b29      	cmp	r3, #41	@ 0x29
 8005816:	d112      	bne.n	800583e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2228      	movs	r2, #40	@ 0x28
 800581c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2221      	movs	r2, #33	@ 0x21
 8005824:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005826:	2101      	movs	r1, #1
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fca3 	bl	8006174 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff faac 	bl	8004d94 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800583c:	e017      	b.n	800586e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b2a      	cmp	r3, #42	@ 0x2a
 8005848:	d111      	bne.n	800586e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2228      	movs	r2, #40	@ 0x28
 800584e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2222      	movs	r2, #34	@ 0x22
 8005856:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005858:	2102      	movs	r1, #2
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 fc8a 	bl	8006174 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f7ff fa9d 	bl	8004da8 <HAL_I2C_SlaveRxCpltCallback>
}
 800586e:	bf00      	nop
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
	...

08005878 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2220      	movs	r2, #32
 800588c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b21      	cmp	r3, #33	@ 0x21
 8005898:	d107      	bne.n	80058aa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800589a:	2101      	movs	r1, #1
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 fc69 	bl	8006174 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2211      	movs	r2, #17
 80058a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80058a8:	e00c      	b.n	80058c4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	2b22      	cmp	r3, #34	@ 0x22
 80058b4:	d106      	bne.n	80058c4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80058b6:	2102      	movs	r1, #2
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fc5b 	bl	8006174 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2212      	movs	r2, #18
 80058c2:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6859      	ldr	r1, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	4b4d      	ldr	r3, [pc, #308]	@ (8005a04 <I2C_ITMasterCplt+0x18c>)
 80058d0:	400b      	ands	r3, r1
 80058d2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a4a      	ldr	r2, [pc, #296]	@ (8005a08 <I2C_ITMasterCplt+0x190>)
 80058de:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	091b      	lsrs	r3, r3, #4
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d009      	beq.n	8005900 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2210      	movs	r2, #16
 80058f2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f8:	f043 0204 	orr.w	r2, r3, #4
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005906:	b2db      	uxtb	r3, r3
 8005908:	2b60      	cmp	r3, #96	@ 0x60
 800590a:	d10b      	bne.n	8005924 <I2C_ITMasterCplt+0xac>
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	089b      	lsrs	r3, r3, #2
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	d005      	beq.n	8005924 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591e:	b2db      	uxtb	r3, r3
 8005920:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005922:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fac8 	bl	8005eba <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800592e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b60      	cmp	r3, #96	@ 0x60
 800593a:	d002      	beq.n	8005942 <I2C_ITMasterCplt+0xca>
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d006      	beq.n	8005950 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005946:	4619      	mov	r1, r3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f9bf 	bl	8005ccc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800594e:	e054      	b.n	80059fa <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b21      	cmp	r3, #33	@ 0x21
 800595a:	d124      	bne.n	80059a6 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b40      	cmp	r3, #64	@ 0x40
 8005974:	d10b      	bne.n	800598e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f7ff fa30 	bl	8004dec <HAL_I2C_MemTxCpltCallback>
}
 800598c:	e035      	b.n	80059fa <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7ff f9e4 	bl	8004d6c <HAL_I2C_MasterTxCpltCallback>
}
 80059a4:	e029      	b.n	80059fa <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b22      	cmp	r3, #34	@ 0x22
 80059b0:	d123      	bne.n	80059fa <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b40      	cmp	r3, #64	@ 0x40
 80059ca:	d10b      	bne.n	80059e4 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff fa0f 	bl	8004e00 <HAL_I2C_MemRxCpltCallback>
}
 80059e2:	e00a      	b.n	80059fa <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f7ff f9c3 	bl	8004d80 <HAL_I2C_MasterRxCpltCallback>
}
 80059fa:	bf00      	nop
 80059fc:	3718      	adds	r7, #24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	fe00e800 	.word	0xfe00e800
 8005a08:	ffff0000 	.word	0xffff0000

08005a0c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a28:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a32:	7bfb      	ldrb	r3, [r7, #15]
 8005a34:	2b21      	cmp	r3, #33	@ 0x21
 8005a36:	d002      	beq.n	8005a3e <I2C_ITSlaveCplt+0x32>
 8005a38:	7bfb      	ldrb	r3, [r7, #15]
 8005a3a:	2b29      	cmp	r3, #41	@ 0x29
 8005a3c:	d108      	bne.n	8005a50 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005a3e:	f248 0101 	movw	r1, #32769	@ 0x8001
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 fb96 	bl	8006174 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2221      	movs	r2, #33	@ 0x21
 8005a4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a4e:	e00d      	b.n	8005a6c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
 8005a52:	2b22      	cmp	r3, #34	@ 0x22
 8005a54:	d002      	beq.n	8005a5c <I2C_ITSlaveCplt+0x50>
 8005a56:	7bfb      	ldrb	r3, [r7, #15]
 8005a58:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a5a:	d107      	bne.n	8005a6c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005a5c:	f248 0102 	movw	r1, #32770	@ 0x8002
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 fb87 	bl	8006174 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2222      	movs	r2, #34	@ 0x22
 8005a6a:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a7a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	6859      	ldr	r1, [r3, #4]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	4b64      	ldr	r3, [pc, #400]	@ (8005c18 <I2C_ITSlaveCplt+0x20c>)
 8005a88:	400b      	ands	r3, r1
 8005a8a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 fa14 	bl	8005eba <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	0b9b      	lsrs	r3, r3, #14
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d013      	beq.n	8005ac6 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005aac:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d020      	beq.n	8005af8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ac4:	e018      	b.n	8005af8 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	0bdb      	lsrs	r3, r3, #15
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d012      	beq.n	8005af8 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ae0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d006      	beq.n	8005af8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	089b      	lsrs	r3, r3, #2
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d020      	beq.n	8005b46 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f023 0304 	bic.w	r3, r3, #4
 8005b0a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1e:	1c5a      	adds	r2, r3, #1
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00c      	beq.n	8005b46 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b30:	3b01      	subs	r3, #1
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	b29a      	uxth	r2, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d005      	beq.n	8005b5c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b54:	f043 0204 	orr.w	r2, r3, #4
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d010      	beq.n	8005b94 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b76:	4619      	mov	r1, r3
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 f8a7 	bl	8005ccc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b28      	cmp	r3, #40	@ 0x28
 8005b88:	d141      	bne.n	8005c0e <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005b8a:	6979      	ldr	r1, [r7, #20]
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 f847 	bl	8005c20 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b92:	e03c      	b.n	8005c0e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b98:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b9c:	d014      	beq.n	8005bc8 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f7ff fe0b 	bl	80057ba <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a1d      	ldr	r2, [pc, #116]	@ (8005c1c <I2C_ITSlaveCplt+0x210>)
 8005ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2220      	movs	r2, #32
 8005bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7ff f909 	bl	8004dd8 <HAL_I2C_ListenCpltCallback>
}
 8005bc6:	e022      	b.n	8005c0e <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	2b22      	cmp	r3, #34	@ 0x22
 8005bd2:	d10e      	bne.n	8005bf2 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7ff f8dc 	bl	8004da8 <HAL_I2C_SlaveRxCpltCallback>
}
 8005bf0:	e00d      	b.n	8005c0e <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f7ff f8c3 	bl	8004d94 <HAL_I2C_SlaveTxCpltCallback>
}
 8005c0e:	bf00      	nop
 8005c10:	3718      	adds	r7, #24
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	fe00e800 	.word	0xfe00e800
 8005c1c:	ffff0000 	.word	0xffff0000

08005c20 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a26      	ldr	r2, [pc, #152]	@ (8005cc8 <I2C_ITListenCplt+0xa8>)
 8005c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	089b      	lsrs	r3, r3, #2
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d022      	beq.n	8005c9e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c62:	b2d2      	uxtb	r2, r2
 8005c64:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d012      	beq.n	8005c9e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c96:	f043 0204 	orr.w	r2, r3, #4
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005c9e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fa66 	bl	8006174 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2210      	movs	r2, #16
 8005cae:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f7ff f88d 	bl	8004dd8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005cbe:	bf00      	nop
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	ffff0000 	.word	0xffff0000

08005ccc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a5d      	ldr	r2, [pc, #372]	@ (8005e60 <I2C_ITError+0x194>)
 8005cea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
 8005d00:	2b28      	cmp	r3, #40	@ 0x28
 8005d02:	d005      	beq.n	8005d10 <I2C_ITError+0x44>
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
 8005d06:	2b29      	cmp	r3, #41	@ 0x29
 8005d08:	d002      	beq.n	8005d10 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005d0a:	7bfb      	ldrb	r3, [r7, #15]
 8005d0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d0e:	d10b      	bne.n	8005d28 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d10:	2103      	movs	r1, #3
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fa2e 	bl	8006174 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2228      	movs	r2, #40	@ 0x28
 8005d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a50      	ldr	r2, [pc, #320]	@ (8005e64 <I2C_ITError+0x198>)
 8005d24:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d26:	e011      	b.n	8005d4c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d28:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 fa21 	bl	8006174 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b60      	cmp	r3, #96	@ 0x60
 8005d3c:	d003      	beq.n	8005d46 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2220      	movs	r2, #32
 8005d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    }
    hi2c->XferISR       = NULL;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d50:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d039      	beq.n	8005dce <I2C_ITError+0x102>
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2b11      	cmp	r3, #17
 8005d5e:	d002      	beq.n	8005d66 <I2C_ITError+0x9a>
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	2b21      	cmp	r3, #33	@ 0x21
 8005d64:	d133      	bne.n	8005dce <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d74:	d107      	bne.n	8005d86 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005d84:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fd fabe 	bl	800330c <HAL_DMA_GetState>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d017      	beq.n	8005dc6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d9a:	4a33      	ldr	r2, [pc, #204]	@ (8005e68 <I2C_ITError+0x19c>)
 8005d9c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fd f902 	bl	8002fb4 <HAL_DMA_Abort_IT>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d04d      	beq.n	8005e52 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005dc4:	e045      	b.n	8005e52 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f850 	bl	8005e6c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005dcc:	e041      	b.n	8005e52 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d039      	beq.n	8005e4a <I2C_ITError+0x17e>
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	2b12      	cmp	r3, #18
 8005dda:	d002      	beq.n	8005de2 <I2C_ITError+0x116>
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b22      	cmp	r3, #34	@ 0x22
 8005de0:	d133      	bne.n	8005e4a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005df0:	d107      	bne.n	8005e02 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e00:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fd fa80 	bl	800330c <HAL_DMA_GetState>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d017      	beq.n	8005e42 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e16:	4a14      	ldr	r2, [pc, #80]	@ (8005e68 <I2C_ITError+0x19c>)
 8005e18:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7fd f8c4 	bl	8002fb4 <HAL_DMA_Abort_IT>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d011      	beq.n	8005e56 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e40:	e009      	b.n	8005e56 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f812 	bl	8005e6c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e48:	e005      	b.n	8005e56 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f80e 	bl	8005e6c <I2C_TreatErrorCallback>
  }
}
 8005e50:	e002      	b.n	8005e58 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005e52:	bf00      	nop
 8005e54:	e000      	b.n	8005e58 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e56:	bf00      	nop
}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	ffff0000 	.word	0xffff0000
 8005e64:	0800508d 	.word	0x0800508d
 8005e68:	0800600d 	.word	0x0800600d

08005e6c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	2b60      	cmp	r3, #96	@ 0x60
 8005e7e:	d10e      	bne.n	8005e9e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2220      	movs	r2, #32
 8005e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7fe ffc6 	bl	8004e28 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e9c:	e009      	b.n	8005eb2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f7fe ffb1 	bl	8004e14 <HAL_I2C_ErrorCallback>
}
 8005eb2:	bf00      	nop
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d103      	bne.n	8005ed8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d007      	beq.n	8005ef6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	699a      	ldr	r2, [r3, #24]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f042 0201 	orr.w	r2, r2, #1
 8005ef4:	619a      	str	r2, [r3, #24]
  }
}
 8005ef6:	bf00      	nop
 8005ef8:	370c      	adds	r7, #12
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr

08005f02 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f1e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d104      	bne.n	8005f34 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005f2a:	2120      	movs	r1, #32
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 f8bd 	bl	80060ac <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005f32:	e02d      	b.n	8005f90 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005f3c:	441a      	add	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	2bff      	cmp	r3, #255	@ 0xff
 8005f4a:	d903      	bls.n	8005f54 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	22ff      	movs	r2, #255	@ 0xff
 8005f50:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005f52:	e004      	b.n	8005f5e <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f66:	4619      	mov	r1, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	3328      	adds	r3, #40	@ 0x28
 8005f6e:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005f74:	f7fc ffbe 	bl	8002ef4 <HAL_DMA_Start_IT>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d004      	beq.n	8005f88 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005f7e:	2110      	movs	r1, #16
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f7ff fea3 	bl	8005ccc <I2C_ITError>
}
 8005f86:	e003      	b.n	8005f90 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005f88:	2140      	movs	r1, #64	@ 0x40
 8005f8a:	68f8      	ldr	r0, [r7, #12]
 8005f8c:	f000 f88e 	bl	80060ac <I2C_Enable_IRQ>
}
 8005f90:	bf00      	nop
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa8:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d007      	beq.n	8005fc2 <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d007      	beq.n	8005fda <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7fd f9a4 	bl	8003328 <HAL_DMA_GetError>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d00e      	beq.n	8006004 <I2C_DMAError+0x6c>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00b      	beq.n	8006004 <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ffa:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005ffc:	2110      	movs	r1, #16
 8005ffe:	68b8      	ldr	r0, [r7, #8]
 8006000:	f7ff fe64 	bl	8005ccc <I2C_ITError>
  }
}
 8006004:	bf00      	nop
 8006006:	3710      	adds	r7, #16
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006018:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006026:	2200      	movs	r2, #0
 8006028:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800602e:	2b00      	cmp	r3, #0
 8006030:	d003      	beq.n	800603a <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006036:	2200      	movs	r2, #0
 8006038:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f7ff ff16 	bl	8005e6c <I2C_TreatErrorCallback>
}
 8006040:	bf00      	nop
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	607b      	str	r3, [r7, #4]
 8006052:	460b      	mov	r3, r1
 8006054:	817b      	strh	r3, [r7, #10]
 8006056:	4613      	mov	r3, r2
 8006058:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800605a:	897b      	ldrh	r3, [r7, #10]
 800605c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006060:	7a7b      	ldrb	r3, [r7, #9]
 8006062:	041b      	lsls	r3, r3, #16
 8006064:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006068:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	4313      	orrs	r3, r2
 8006072:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006076:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	6a3b      	ldr	r3, [r7, #32]
 8006080:	0d5b      	lsrs	r3, r3, #21
 8006082:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006086:	4b08      	ldr	r3, [pc, #32]	@ (80060a8 <I2C_TransferConfig+0x60>)
 8006088:	430b      	orrs	r3, r1
 800608a:	43db      	mvns	r3, r3
 800608c:	ea02 0103 	and.w	r1, r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	430a      	orrs	r2, r1
 8006098:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800609a:	bf00      	nop
 800609c:	371c      	adds	r7, #28
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	03ff63ff 	.word	0x03ff63ff

080060ac <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c0:	4a2a      	ldr	r2, [pc, #168]	@ (800616c <I2C_Enable_IRQ+0xc0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d004      	beq.n	80060d0 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80060ca:	4a29      	ldr	r2, [pc, #164]	@ (8006170 <I2C_Enable_IRQ+0xc4>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d11d      	bne.n	800610c <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80060d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	da03      	bge.n	80060e0 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80060de:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80060e0:	887b      	ldrh	r3, [r7, #2]
 80060e2:	2b10      	cmp	r3, #16
 80060e4:	d103      	bne.n	80060ee <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80060ec:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80060ee:	887b      	ldrh	r3, [r7, #2]
 80060f0:	2b20      	cmp	r3, #32
 80060f2:	d103      	bne.n	80060fc <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80060fa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80060fc:	887b      	ldrh	r3, [r7, #2]
 80060fe:	2b40      	cmp	r3, #64	@ 0x40
 8006100:	d125      	bne.n	800614e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006108:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800610a:	e020      	b.n	800614e <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800610c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006110:	2b00      	cmp	r3, #0
 8006112:	da03      	bge.n	800611c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800611a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800611c:	887b      	ldrh	r3, [r7, #2]
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d003      	beq.n	800612e <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800612c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800612e:	887b      	ldrh	r3, [r7, #2]
 8006130:	f003 0302 	and.w	r3, r3, #2
 8006134:	2b00      	cmp	r3, #0
 8006136:	d003      	beq.n	8006140 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800613e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006140:	887b      	ldrh	r3, [r7, #2]
 8006142:	2b20      	cmp	r3, #32
 8006144:	d103      	bne.n	800614e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f043 0320 	orr.w	r3, r3, #32
 800614c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6819      	ldr	r1, [r3, #0]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	430a      	orrs	r2, r1
 800615c:	601a      	str	r2, [r3, #0]
}
 800615e:	bf00      	nop
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	08005293 	.word	0x08005293
 8006170:	08005479 	.word	0x08005479

08006174 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006180:	2300      	movs	r3, #0
 8006182:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006184:	887b      	ldrh	r3, [r7, #2]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00f      	beq.n	80061ae <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8006194:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800619c:	b2db      	uxtb	r3, r3
 800619e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80061a2:	2b28      	cmp	r3, #40	@ 0x28
 80061a4:	d003      	beq.n	80061ae <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80061ac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80061ae:	887b      	ldrh	r3, [r7, #2]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00f      	beq.n	80061d8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80061be:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80061cc:	2b28      	cmp	r3, #40	@ 0x28
 80061ce:	d003      	beq.n	80061d8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80061d6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80061d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	da03      	bge.n	80061e8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80061e6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80061e8:	887b      	ldrh	r3, [r7, #2]
 80061ea:	2b10      	cmp	r3, #16
 80061ec:	d103      	bne.n	80061f6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80061f4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80061f6:	887b      	ldrh	r3, [r7, #2]
 80061f8:	2b20      	cmp	r3, #32
 80061fa:	d103      	bne.n	8006204 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f043 0320 	orr.w	r3, r3, #32
 8006202:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006204:	887b      	ldrh	r3, [r7, #2]
 8006206:	2b40      	cmp	r3, #64	@ 0x40
 8006208:	d103      	bne.n	8006212 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006210:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6819      	ldr	r1, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	43da      	mvns	r2, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	400a      	ands	r2, r1
 8006222:	601a      	str	r2, [r3, #0]
}
 8006224:	bf00      	nop
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b20      	cmp	r3, #32
 8006244:	d138      	bne.n	80062b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006250:	2302      	movs	r3, #2
 8006252:	e032      	b.n	80062ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2224      	movs	r2, #36	@ 0x24
 8006260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f022 0201 	bic.w	r2, r2, #1
 8006272:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006282:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6819      	ldr	r1, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f042 0201 	orr.w	r2, r2, #1
 80062a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2220      	movs	r2, #32
 80062a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	e000      	b.n	80062ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80062b8:	2302      	movs	r3, #2
  }
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	370c      	adds	r7, #12
 80062be:	46bd      	mov	sp, r7
 80062c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c4:	4770      	bx	lr

080062c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80062c6:	b480      	push	{r7}
 80062c8:	b085      	sub	sp, #20
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
 80062ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	2b20      	cmp	r3, #32
 80062da:	d139      	bne.n	8006350 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d101      	bne.n	80062ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80062e6:	2302      	movs	r3, #2
 80062e8:	e033      	b.n	8006352 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2224      	movs	r2, #36	@ 0x24
 80062f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 0201 	bic.w	r2, r2, #1
 8006308:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006318:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	021b      	lsls	r3, r3, #8
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	4313      	orrs	r3, r2
 8006322:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0201 	orr.w	r2, r2, #1
 800633a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800634c:	2300      	movs	r3, #0
 800634e:	e000      	b.n	8006352 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006350:	2302      	movs	r3, #2
  }
}
 8006352:	4618      	mov	r0, r3
 8006354:	3714      	adds	r7, #20
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800635e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006360:	b08f      	sub	sp, #60	@ 0x3c
 8006362:	af0a      	add	r7, sp, #40	@ 0x28
 8006364:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e116      	b.n	800659e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 33bd 	ldrb.w	r3, [r3, #957]	@ 0x3bd
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d106      	bne.n	8006390 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fb fd62 	bl	8001e54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2203      	movs	r2, #3
 8006394:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800639c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d102      	bne.n	80063aa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f003 f996 	bl	80096e0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	603b      	str	r3, [r7, #0]
 80063ba:	687e      	ldr	r6, [r7, #4]
 80063bc:	466d      	mov	r5, sp
 80063be:	f106 0410 	add.w	r4, r6, #16
 80063c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80063c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80063c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80063c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80063ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80063ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80063d2:	1d33      	adds	r3, r6, #4
 80063d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80063d6:	6838      	ldr	r0, [r7, #0]
 80063d8:	f003 f92a 	bl	8009630 <USB_CoreInit>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d005      	beq.n	80063ee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2202      	movs	r2, #2
 80063e6:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e0d7      	b.n	800659e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2100      	movs	r1, #0
 80063f4:	4618      	mov	r0, r3
 80063f6:	f003 f984 	bl	8009702 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80063fa:	2300      	movs	r3, #0
 80063fc:	73fb      	strb	r3, [r7, #15]
 80063fe:	e04a      	b.n	8006496 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006400:	7bfa      	ldrb	r2, [r7, #15]
 8006402:	6879      	ldr	r1, [r7, #4]
 8006404:	4613      	mov	r3, r2
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	1a9b      	subs	r3, r3, r2
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	440b      	add	r3, r1
 800640e:	333d      	adds	r3, #61	@ 0x3d
 8006410:	2201      	movs	r2, #1
 8006412:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006414:	7bfa      	ldrb	r2, [r7, #15]
 8006416:	6879      	ldr	r1, [r7, #4]
 8006418:	4613      	mov	r3, r2
 800641a:	00db      	lsls	r3, r3, #3
 800641c:	1a9b      	subs	r3, r3, r2
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	440b      	add	r3, r1
 8006422:	333c      	adds	r3, #60	@ 0x3c
 8006424:	7bfa      	ldrb	r2, [r7, #15]
 8006426:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006428:	7bfa      	ldrb	r2, [r7, #15]
 800642a:	7bfb      	ldrb	r3, [r7, #15]
 800642c:	b298      	uxth	r0, r3
 800642e:	6879      	ldr	r1, [r7, #4]
 8006430:	4613      	mov	r3, r2
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	1a9b      	subs	r3, r3, r2
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	440b      	add	r3, r1
 800643a:	3342      	adds	r3, #66	@ 0x42
 800643c:	4602      	mov	r2, r0
 800643e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006440:	7bfa      	ldrb	r2, [r7, #15]
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	4613      	mov	r3, r2
 8006446:	00db      	lsls	r3, r3, #3
 8006448:	1a9b      	subs	r3, r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	440b      	add	r3, r1
 800644e:	333f      	adds	r3, #63	@ 0x3f
 8006450:	2200      	movs	r2, #0
 8006452:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006454:	7bfa      	ldrb	r2, [r7, #15]
 8006456:	6879      	ldr	r1, [r7, #4]
 8006458:	4613      	mov	r3, r2
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	440b      	add	r3, r1
 8006462:	3344      	adds	r3, #68	@ 0x44
 8006464:	2200      	movs	r2, #0
 8006466:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006468:	7bfa      	ldrb	r2, [r7, #15]
 800646a:	6879      	ldr	r1, [r7, #4]
 800646c:	4613      	mov	r3, r2
 800646e:	00db      	lsls	r3, r3, #3
 8006470:	1a9b      	subs	r3, r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	440b      	add	r3, r1
 8006476:	3348      	adds	r3, #72	@ 0x48
 8006478:	2200      	movs	r2, #0
 800647a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800647c:	7bfa      	ldrb	r2, [r7, #15]
 800647e:	6879      	ldr	r1, [r7, #4]
 8006480:	4613      	mov	r3, r2
 8006482:	00db      	lsls	r3, r3, #3
 8006484:	1a9b      	subs	r3, r3, r2
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	440b      	add	r3, r1
 800648a:	3350      	adds	r3, #80	@ 0x50
 800648c:	2200      	movs	r2, #0
 800648e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006490:	7bfb      	ldrb	r3, [r7, #15]
 8006492:	3301      	adds	r3, #1
 8006494:	73fb      	strb	r3, [r7, #15]
 8006496:	7bfa      	ldrb	r2, [r7, #15]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	429a      	cmp	r2, r3
 800649e:	d3af      	bcc.n	8006400 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064a0:	2300      	movs	r3, #0
 80064a2:	73fb      	strb	r3, [r7, #15]
 80064a4:	e044      	b.n	8006530 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80064a6:	7bfa      	ldrb	r2, [r7, #15]
 80064a8:	6879      	ldr	r1, [r7, #4]
 80064aa:	4613      	mov	r3, r2
 80064ac:	00db      	lsls	r3, r3, #3
 80064ae:	1a9b      	subs	r3, r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	440b      	add	r3, r1
 80064b4:	f203 13fd 	addw	r3, r3, #509	@ 0x1fd
 80064b8:	2200      	movs	r2, #0
 80064ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80064bc:	7bfa      	ldrb	r2, [r7, #15]
 80064be:	6879      	ldr	r1, [r7, #4]
 80064c0:	4613      	mov	r3, r2
 80064c2:	00db      	lsls	r3, r3, #3
 80064c4:	1a9b      	subs	r3, r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	440b      	add	r3, r1
 80064ca:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 80064ce:	7bfa      	ldrb	r2, [r7, #15]
 80064d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80064d2:	7bfa      	ldrb	r2, [r7, #15]
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	00db      	lsls	r3, r3, #3
 80064da:	1a9b      	subs	r3, r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	440b      	add	r3, r1
 80064e0:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80064e4:	2200      	movs	r2, #0
 80064e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80064e8:	7bfa      	ldrb	r2, [r7, #15]
 80064ea:	6879      	ldr	r1, [r7, #4]
 80064ec:	4613      	mov	r3, r2
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	1a9b      	subs	r3, r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	440b      	add	r3, r1
 80064f6:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 80064fa:	2200      	movs	r2, #0
 80064fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80064fe:	7bfa      	ldrb	r2, [r7, #15]
 8006500:	6879      	ldr	r1, [r7, #4]
 8006502:	4613      	mov	r3, r2
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	1a9b      	subs	r3, r3, r2
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	440b      	add	r3, r1
 800650c:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006514:	7bfa      	ldrb	r2, [r7, #15]
 8006516:	6879      	ldr	r1, [r7, #4]
 8006518:	4613      	mov	r3, r2
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	1a9b      	subs	r3, r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	440b      	add	r3, r1
 8006522:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8006526:	2200      	movs	r2, #0
 8006528:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	3301      	adds	r3, #1
 800652e:	73fb      	strb	r3, [r7, #15]
 8006530:	7bfa      	ldrb	r2, [r7, #15]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	429a      	cmp	r2, r3
 8006538:	d3b5      	bcc.n	80064a6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	603b      	str	r3, [r7, #0]
 8006540:	687e      	ldr	r6, [r7, #4]
 8006542:	466d      	mov	r5, sp
 8006544:	f106 0410 	add.w	r4, r6, #16
 8006548:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800654a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800654c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800654e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006550:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006554:	e885 0003 	stmia.w	r5, {r0, r1}
 8006558:	1d33      	adds	r3, r6, #4
 800655a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800655c:	6838      	ldr	r0, [r7, #0]
 800655e:	f003 f91d 	bl	800979c <USB_DevInit>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d005      	beq.n	8006574 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
    return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e014      	b.n	800659e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006588:	2b01      	cmp	r3, #1
 800658a:	d102      	bne.n	8006592 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 f80b 	bl	80065a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4618      	mov	r0, r3
 8006598:	f003 fad7 	bl	8009b4a <USB_DevDisconnect>

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080065a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
  hpcd->LPM_State = LPM_L0;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065d6:	4b05      	ldr	r3, [pc, #20]	@ (80065ec <HAL_PCDEx_ActivateLPM+0x44>)
 80065d8:	4313      	orrs	r3, r2
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr
 80065ec:	10000003 	.word	0x10000003

080065f0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80065f0:	b480      	push	{r7}
 80065f2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065f4:	4b05      	ldr	r3, [pc, #20]	@ (800660c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a04      	ldr	r2, [pc, #16]	@ (800660c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80065fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065fe:	6013      	str	r3, [r2, #0]
}
 8006600:	bf00      	nop
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	40007000 	.word	0x40007000

08006610 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006618:	2300      	movs	r3, #0
 800661a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d101      	bne.n	8006626 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e291      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 8087 	beq.w	8006742 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006634:	4b96      	ldr	r3, [pc, #600]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 030c 	and.w	r3, r3, #12
 800663c:	2b04      	cmp	r3, #4
 800663e:	d00c      	beq.n	800665a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006640:	4b93      	ldr	r3, [pc, #588]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 030c 	and.w	r3, r3, #12
 8006648:	2b08      	cmp	r3, #8
 800664a:	d112      	bne.n	8006672 <HAL_RCC_OscConfig+0x62>
 800664c:	4b90      	ldr	r3, [pc, #576]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006654:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006658:	d10b      	bne.n	8006672 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800665a:	4b8d      	ldr	r3, [pc, #564]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d06c      	beq.n	8006740 <HAL_RCC_OscConfig+0x130>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d168      	bne.n	8006740 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e26b      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800667a:	d106      	bne.n	800668a <HAL_RCC_OscConfig+0x7a>
 800667c:	4b84      	ldr	r3, [pc, #528]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a83      	ldr	r2, [pc, #524]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006686:	6013      	str	r3, [r2, #0]
 8006688:	e02e      	b.n	80066e8 <HAL_RCC_OscConfig+0xd8>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10c      	bne.n	80066ac <HAL_RCC_OscConfig+0x9c>
 8006692:	4b7f      	ldr	r3, [pc, #508]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a7e      	ldr	r2, [pc, #504]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006698:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	4b7c      	ldr	r3, [pc, #496]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a7b      	ldr	r2, [pc, #492]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	e01d      	b.n	80066e8 <HAL_RCC_OscConfig+0xd8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80066b4:	d10c      	bne.n	80066d0 <HAL_RCC_OscConfig+0xc0>
 80066b6:	4b76      	ldr	r3, [pc, #472]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a75      	ldr	r2, [pc, #468]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	4b73      	ldr	r3, [pc, #460]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a72      	ldr	r2, [pc, #456]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066cc:	6013      	str	r3, [r2, #0]
 80066ce:	e00b      	b.n	80066e8 <HAL_RCC_OscConfig+0xd8>
 80066d0:	4b6f      	ldr	r3, [pc, #444]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a6e      	ldr	r2, [pc, #440]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066da:	6013      	str	r3, [r2, #0]
 80066dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a6b      	ldr	r2, [pc, #428]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80066e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d013      	beq.n	8006718 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f0:	f7fb fde2 	bl	80022b8 <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066f8:	f7fb fdde 	bl	80022b8 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b64      	cmp	r3, #100	@ 0x64
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e21f      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800670a:	4b61      	ldr	r3, [pc, #388]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d0f0      	beq.n	80066f8 <HAL_RCC_OscConfig+0xe8>
 8006716:	e014      	b.n	8006742 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006718:	f7fb fdce 	bl	80022b8 <HAL_GetTick>
 800671c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800671e:	e008      	b.n	8006732 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006720:	f7fb fdca 	bl	80022b8 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b64      	cmp	r3, #100	@ 0x64
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e20b      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006732:	4b57      	ldr	r3, [pc, #348]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1f0      	bne.n	8006720 <HAL_RCC_OscConfig+0x110>
 800673e:	e000      	b.n	8006742 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b00      	cmp	r3, #0
 800674c:	d069      	beq.n	8006822 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800674e:	4b50      	ldr	r3, [pc, #320]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 030c 	and.w	r3, r3, #12
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00b      	beq.n	8006772 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800675a:	4b4d      	ldr	r3, [pc, #308]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 030c 	and.w	r3, r3, #12
 8006762:	2b08      	cmp	r3, #8
 8006764:	d11c      	bne.n	80067a0 <HAL_RCC_OscConfig+0x190>
 8006766:	4b4a      	ldr	r3, [pc, #296]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d116      	bne.n	80067a0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006772:	4b47      	ldr	r3, [pc, #284]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0302 	and.w	r3, r3, #2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d005      	beq.n	800678a <HAL_RCC_OscConfig+0x17a>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	2b01      	cmp	r3, #1
 8006784:	d001      	beq.n	800678a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e1df      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800678a:	4b41      	ldr	r3, [pc, #260]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	00db      	lsls	r3, r3, #3
 8006798:	493d      	ldr	r1, [pc, #244]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800679a:	4313      	orrs	r3, r2
 800679c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800679e:	e040      	b.n	8006822 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d023      	beq.n	80067f0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067a8:	4b39      	ldr	r3, [pc, #228]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a38      	ldr	r2, [pc, #224]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067ae:	f043 0301 	orr.w	r3, r3, #1
 80067b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b4:	f7fb fd80 	bl	80022b8 <HAL_GetTick>
 80067b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ba:	e008      	b.n	80067ce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067bc:	f7fb fd7c 	bl	80022b8 <HAL_GetTick>
 80067c0:	4602      	mov	r2, r0
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d901      	bls.n	80067ce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e1bd      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ce:	4b30      	ldr	r3, [pc, #192]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d0f0      	beq.n	80067bc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067da:	4b2d      	ldr	r3, [pc, #180]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	00db      	lsls	r3, r3, #3
 80067e8:	4929      	ldr	r1, [pc, #164]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	600b      	str	r3, [r1, #0]
 80067ee:	e018      	b.n	8006822 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067f0:	4b27      	ldr	r3, [pc, #156]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a26      	ldr	r2, [pc, #152]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 80067f6:	f023 0301 	bic.w	r3, r3, #1
 80067fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fc:	f7fb fd5c 	bl	80022b8 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006804:	f7fb fd58 	bl	80022b8 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b02      	cmp	r3, #2
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e199      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006816:	4b1e      	ldr	r3, [pc, #120]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f0      	bne.n	8006804 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d038      	beq.n	80068a0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d019      	beq.n	800686a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006836:	4b16      	ldr	r3, [pc, #88]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800683a:	4a15      	ldr	r2, [pc, #84]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800683c:	f043 0301 	orr.w	r3, r3, #1
 8006840:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006842:	f7fb fd39 	bl	80022b8 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006848:	e008      	b.n	800685c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800684a:	f7fb fd35 	bl	80022b8 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d901      	bls.n	800685c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e176      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800685c:	4b0c      	ldr	r3, [pc, #48]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800685e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0f0      	beq.n	800684a <HAL_RCC_OscConfig+0x23a>
 8006868:	e01a      	b.n	80068a0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800686a:	4b09      	ldr	r3, [pc, #36]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 800686c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800686e:	4a08      	ldr	r2, [pc, #32]	@ (8006890 <HAL_RCC_OscConfig+0x280>)
 8006870:	f023 0301 	bic.w	r3, r3, #1
 8006874:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006876:	f7fb fd1f 	bl	80022b8 <HAL_GetTick>
 800687a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800687c:	e00a      	b.n	8006894 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800687e:	f7fb fd1b 	bl	80022b8 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	2b02      	cmp	r3, #2
 800688a:	d903      	bls.n	8006894 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	e15c      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
 8006890:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006894:	4b91      	ldr	r3, [pc, #580]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006898:	f003 0302 	and.w	r3, r3, #2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1ee      	bne.n	800687e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0304 	and.w	r3, r3, #4
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 80a4 	beq.w	80069f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068ae:	4b8b      	ldr	r3, [pc, #556]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10d      	bne.n	80068d6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ba:	4b88      	ldr	r3, [pc, #544]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068be:	4a87      	ldr	r2, [pc, #540]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80068c6:	4b85      	ldr	r3, [pc, #532]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ce:	60bb      	str	r3, [r7, #8]
 80068d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068d2:	2301      	movs	r3, #1
 80068d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068d6:	4b82      	ldr	r3, [pc, #520]	@ (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d118      	bne.n	8006914 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80068e2:	4b7f      	ldr	r3, [pc, #508]	@ (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 80068e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ee:	f7fb fce3 	bl	80022b8 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068f4:	e008      	b.n	8006908 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068f6:	f7fb fcdf 	bl	80022b8 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b64      	cmp	r3, #100	@ 0x64
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e120      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006908:	4b75      	ldr	r3, [pc, #468]	@ (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006910:	2b00      	cmp	r3, #0
 8006912:	d0f0      	beq.n	80068f6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d106      	bne.n	800692a <HAL_RCC_OscConfig+0x31a>
 800691c:	4b6f      	ldr	r3, [pc, #444]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 800691e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006920:	4a6e      	ldr	r2, [pc, #440]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006922:	f043 0301 	orr.w	r3, r3, #1
 8006926:	6713      	str	r3, [r2, #112]	@ 0x70
 8006928:	e02d      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d10c      	bne.n	800694c <HAL_RCC_OscConfig+0x33c>
 8006932:	4b6a      	ldr	r3, [pc, #424]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006936:	4a69      	ldr	r2, [pc, #420]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006938:	f023 0301 	bic.w	r3, r3, #1
 800693c:	6713      	str	r3, [r2, #112]	@ 0x70
 800693e:	4b67      	ldr	r3, [pc, #412]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006942:	4a66      	ldr	r2, [pc, #408]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006944:	f023 0304 	bic.w	r3, r3, #4
 8006948:	6713      	str	r3, [r2, #112]	@ 0x70
 800694a:	e01c      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	2b05      	cmp	r3, #5
 8006952:	d10c      	bne.n	800696e <HAL_RCC_OscConfig+0x35e>
 8006954:	4b61      	ldr	r3, [pc, #388]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006958:	4a60      	ldr	r2, [pc, #384]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 800695a:	f043 0304 	orr.w	r3, r3, #4
 800695e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006960:	4b5e      	ldr	r3, [pc, #376]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006964:	4a5d      	ldr	r2, [pc, #372]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006966:	f043 0301 	orr.w	r3, r3, #1
 800696a:	6713      	str	r3, [r2, #112]	@ 0x70
 800696c:	e00b      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
 800696e:	4b5b      	ldr	r3, [pc, #364]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006972:	4a5a      	ldr	r2, [pc, #360]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006974:	f023 0301 	bic.w	r3, r3, #1
 8006978:	6713      	str	r3, [r2, #112]	@ 0x70
 800697a:	4b58      	ldr	r3, [pc, #352]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 800697c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800697e:	4a57      	ldr	r2, [pc, #348]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006980:	f023 0304 	bic.w	r3, r3, #4
 8006984:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d015      	beq.n	80069ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800698e:	f7fb fc93 	bl	80022b8 <HAL_GetTick>
 8006992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006994:	e00a      	b.n	80069ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006996:	f7fb fc8f 	bl	80022b8 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d901      	bls.n	80069ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e0ce      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ac:	4b4b      	ldr	r3, [pc, #300]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069b0:	f003 0302 	and.w	r3, r3, #2
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0ee      	beq.n	8006996 <HAL_RCC_OscConfig+0x386>
 80069b8:	e014      	b.n	80069e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069ba:	f7fb fc7d 	bl	80022b8 <HAL_GetTick>
 80069be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069c0:	e00a      	b.n	80069d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069c2:	f7fb fc79 	bl	80022b8 <HAL_GetTick>
 80069c6:	4602      	mov	r2, r0
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d901      	bls.n	80069d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e0b8      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069d8:	4b40      	ldr	r3, [pc, #256]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1ee      	bne.n	80069c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80069e4:	7dfb      	ldrb	r3, [r7, #23]
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d105      	bne.n	80069f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069ea:	4b3c      	ldr	r3, [pc, #240]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ee:	4a3b      	ldr	r2, [pc, #236]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069f4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 80a4 	beq.w	8006b48 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a00:	4b36      	ldr	r3, [pc, #216]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f003 030c 	and.w	r3, r3, #12
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d06b      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d149      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a14:	4b31      	ldr	r3, [pc, #196]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a30      	ldr	r2, [pc, #192]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a20:	f7fb fc4a 	bl	80022b8 <HAL_GetTick>
 8006a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a26:	e008      	b.n	8006a3a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a28:	f7fb fc46 	bl	80022b8 <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e087      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a3a:	4b28      	ldr	r3, [pc, #160]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1f0      	bne.n	8006a28 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69da      	ldr	r2, [r3, #28]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a54:	019b      	lsls	r3, r3, #6
 8006a56:	431a      	orrs	r2, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5c:	085b      	lsrs	r3, r3, #1
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	041b      	lsls	r3, r3, #16
 8006a62:	431a      	orrs	r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a68:	061b      	lsls	r3, r3, #24
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006a72:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a74:	4b19      	ldr	r3, [pc, #100]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a18      	ldr	r2, [pc, #96]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a80:	f7fb fc1a 	bl	80022b8 <HAL_GetTick>
 8006a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a86:	e008      	b.n	8006a9a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a88:	f7fb fc16 	bl	80022b8 <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d901      	bls.n	8006a9a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006a96:	2303      	movs	r3, #3
 8006a98:	e057      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a9a:	4b10      	ldr	r3, [pc, #64]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d0f0      	beq.n	8006a88 <HAL_RCC_OscConfig+0x478>
 8006aa6:	e04f      	b.n	8006b48 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a0b      	ldr	r2, [pc, #44]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab4:	f7fb fc00 	bl	80022b8 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aba:	e008      	b.n	8006ace <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006abc:	f7fb fbfc 	bl	80022b8 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d901      	bls.n	8006ace <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e03d      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ace:	4b03      	ldr	r3, [pc, #12]	@ (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f0      	bne.n	8006abc <HAL_RCC_OscConfig+0x4ac>
 8006ada:	e035      	b.n	8006b48 <HAL_RCC_OscConfig+0x538>
 8006adc:	40023800 	.word	0x40023800
 8006ae0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8006b54 <HAL_RCC_OscConfig+0x544>)
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d028      	beq.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d121      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d11a      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006b14:	4013      	ands	r3, r2
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b1a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d111      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2a:	085b      	lsrs	r3, r3, #1
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d107      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d001      	beq.n	8006b48 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e000      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3718      	adds	r7, #24
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	40023800 	.word	0x40023800

08006b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e0d0      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b70:	4b6a      	ldr	r3, [pc, #424]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 030f 	and.w	r3, r3, #15
 8006b78:	683a      	ldr	r2, [r7, #0]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d910      	bls.n	8006ba0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b7e:	4b67      	ldr	r3, [pc, #412]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f023 020f 	bic.w	r2, r3, #15
 8006b86:	4965      	ldr	r1, [pc, #404]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b8e:	4b63      	ldr	r3, [pc, #396]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 030f 	and.w	r3, r3, #15
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d001      	beq.n	8006ba0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e0b8      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d020      	beq.n	8006bee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d005      	beq.n	8006bc4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bb8:	4b59      	ldr	r3, [pc, #356]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	4a58      	ldr	r2, [pc, #352]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006bc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0308 	and.w	r3, r3, #8
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d005      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006bd0:	4b53      	ldr	r3, [pc, #332]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	4a52      	ldr	r2, [pc, #328]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006bda:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bdc:	4b50      	ldr	r3, [pc, #320]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	494d      	ldr	r1, [pc, #308]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d040      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d107      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c02:	4b47      	ldr	r3, [pc, #284]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d115      	bne.n	8006c3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e07f      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d107      	bne.n	8006c2a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c1a:	4b41      	ldr	r3, [pc, #260]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d109      	bne.n	8006c3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e073      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e06b      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c3a:	4b39      	ldr	r3, [pc, #228]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	f023 0203 	bic.w	r2, r3, #3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	4936      	ldr	r1, [pc, #216]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c4c:	f7fb fb34 	bl	80022b8 <HAL_GetTick>
 8006c50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c52:	e00a      	b.n	8006c6a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c54:	f7fb fb30 	bl	80022b8 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d901      	bls.n	8006c6a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e053      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	f003 020c 	and.w	r2, r3, #12
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d1eb      	bne.n	8006c54 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c7c:	4b27      	ldr	r3, [pc, #156]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 030f 	and.w	r3, r3, #15
 8006c84:	683a      	ldr	r2, [r7, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d210      	bcs.n	8006cac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8a:	4b24      	ldr	r3, [pc, #144]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f023 020f 	bic.w	r2, r3, #15
 8006c92:	4922      	ldr	r1, [pc, #136]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9a:	4b20      	ldr	r3, [pc, #128]	@ (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 030f 	and.w	r3, r3, #15
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d001      	beq.n	8006cac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e032      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0304 	and.w	r3, r3, #4
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cb8:	4b19      	ldr	r3, [pc, #100]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	4916      	ldr	r1, [pc, #88]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0308 	and.w	r3, r3, #8
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d009      	beq.n	8006cea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006cd6:	4b12      	ldr	r3, [pc, #72]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	490e      	ldr	r1, [pc, #56]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006cea:	f000 f821 	bl	8006d30 <HAL_RCC_GetSysClockFreq>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	091b      	lsrs	r3, r3, #4
 8006cf6:	f003 030f 	and.w	r3, r3, #15
 8006cfa:	490a      	ldr	r1, [pc, #40]	@ (8006d24 <HAL_RCC_ClockConfig+0x1cc>)
 8006cfc:	5ccb      	ldrb	r3, [r1, r3]
 8006cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8006d02:	4a09      	ldr	r2, [pc, #36]	@ (8006d28 <HAL_RCC_ClockConfig+0x1d0>)
 8006d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006d06:	4b09      	ldr	r3, [pc, #36]	@ (8006d2c <HAL_RCC_ClockConfig+0x1d4>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fb fa90 	bl	8002230 <HAL_InitTick>

  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	40023c00 	.word	0x40023c00
 8006d20:	40023800 	.word	0x40023800
 8006d24:	08012808 	.word	0x08012808
 8006d28:	20000000 	.word	0x20000000
 8006d2c:	20000004 	.word	0x20000004

08006d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d34:	b094      	sub	sp, #80	@ 0x50
 8006d36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d40:	2300      	movs	r3, #0
 8006d42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006d44:	2300      	movs	r3, #0
 8006d46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d48:	4b79      	ldr	r3, [pc, #484]	@ (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f003 030c 	and.w	r3, r3, #12
 8006d50:	2b08      	cmp	r3, #8
 8006d52:	d00d      	beq.n	8006d70 <HAL_RCC_GetSysClockFreq+0x40>
 8006d54:	2b08      	cmp	r3, #8
 8006d56:	f200 80e1 	bhi.w	8006f1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d002      	beq.n	8006d64 <HAL_RCC_GetSysClockFreq+0x34>
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d003      	beq.n	8006d6a <HAL_RCC_GetSysClockFreq+0x3a>
 8006d62:	e0db      	b.n	8006f1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d64:	4b73      	ldr	r3, [pc, #460]	@ (8006f34 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d68:	e0db      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d6a:	4b73      	ldr	r3, [pc, #460]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x208>)
 8006d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d6e:	e0d8      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d70:	4b6f      	ldr	r3, [pc, #444]	@ (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d063      	beq.n	8006e4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d86:	4b6a      	ldr	r3, [pc, #424]	@ (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	099b      	lsrs	r3, r3, #6
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006da2:	4622      	mov	r2, r4
 8006da4:	462b      	mov	r3, r5
 8006da6:	f04f 0000 	mov.w	r0, #0
 8006daa:	f04f 0100 	mov.w	r1, #0
 8006dae:	0159      	lsls	r1, r3, #5
 8006db0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006db4:	0150      	lsls	r0, r2, #5
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4621      	mov	r1, r4
 8006dbc:	1a51      	subs	r1, r2, r1
 8006dbe:	6139      	str	r1, [r7, #16]
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	eb63 0301 	sbc.w	r3, r3, r1
 8006dc6:	617b      	str	r3, [r7, #20]
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006dd4:	4659      	mov	r1, fp
 8006dd6:	018b      	lsls	r3, r1, #6
 8006dd8:	4651      	mov	r1, sl
 8006dda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006dde:	4651      	mov	r1, sl
 8006de0:	018a      	lsls	r2, r1, #6
 8006de2:	4651      	mov	r1, sl
 8006de4:	ebb2 0801 	subs.w	r8, r2, r1
 8006de8:	4659      	mov	r1, fp
 8006dea:	eb63 0901 	sbc.w	r9, r3, r1
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	f04f 0300 	mov.w	r3, #0
 8006df6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e02:	4690      	mov	r8, r2
 8006e04:	4699      	mov	r9, r3
 8006e06:	4623      	mov	r3, r4
 8006e08:	eb18 0303 	adds.w	r3, r8, r3
 8006e0c:	60bb      	str	r3, [r7, #8]
 8006e0e:	462b      	mov	r3, r5
 8006e10:	eb49 0303 	adc.w	r3, r9, r3
 8006e14:	60fb      	str	r3, [r7, #12]
 8006e16:	f04f 0200 	mov.w	r2, #0
 8006e1a:	f04f 0300 	mov.w	r3, #0
 8006e1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006e22:	4629      	mov	r1, r5
 8006e24:	024b      	lsls	r3, r1, #9
 8006e26:	4621      	mov	r1, r4
 8006e28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e2c:	4621      	mov	r1, r4
 8006e2e:	024a      	lsls	r2, r1, #9
 8006e30:	4610      	mov	r0, r2
 8006e32:	4619      	mov	r1, r3
 8006e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e36:	2200      	movs	r2, #0
 8006e38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e40:	f7f9 fa4e 	bl	80002e0 <__aeabi_uldivmod>
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	4613      	mov	r3, r2
 8006e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e4c:	e058      	b.n	8006f00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e4e:	4b38      	ldr	r3, [pc, #224]	@ (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	099b      	lsrs	r3, r3, #6
 8006e54:	2200      	movs	r2, #0
 8006e56:	4618      	mov	r0, r3
 8006e58:	4611      	mov	r1, r2
 8006e5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e5e:	623b      	str	r3, [r7, #32]
 8006e60:	2300      	movs	r3, #0
 8006e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e68:	4642      	mov	r2, r8
 8006e6a:	464b      	mov	r3, r9
 8006e6c:	f04f 0000 	mov.w	r0, #0
 8006e70:	f04f 0100 	mov.w	r1, #0
 8006e74:	0159      	lsls	r1, r3, #5
 8006e76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e7a:	0150      	lsls	r0, r2, #5
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4641      	mov	r1, r8
 8006e82:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e86:	4649      	mov	r1, r9
 8006e88:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ea0:	ebb2 040a 	subs.w	r4, r2, sl
 8006ea4:	eb63 050b 	sbc.w	r5, r3, fp
 8006ea8:	f04f 0200 	mov.w	r2, #0
 8006eac:	f04f 0300 	mov.w	r3, #0
 8006eb0:	00eb      	lsls	r3, r5, #3
 8006eb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006eb6:	00e2      	lsls	r2, r4, #3
 8006eb8:	4614      	mov	r4, r2
 8006eba:	461d      	mov	r5, r3
 8006ebc:	4643      	mov	r3, r8
 8006ebe:	18e3      	adds	r3, r4, r3
 8006ec0:	603b      	str	r3, [r7, #0]
 8006ec2:	464b      	mov	r3, r9
 8006ec4:	eb45 0303 	adc.w	r3, r5, r3
 8006ec8:	607b      	str	r3, [r7, #4]
 8006eca:	f04f 0200 	mov.w	r2, #0
 8006ece:	f04f 0300 	mov.w	r3, #0
 8006ed2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	028b      	lsls	r3, r1, #10
 8006eda:	4621      	mov	r1, r4
 8006edc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ee0:	4621      	mov	r1, r4
 8006ee2:	028a      	lsls	r2, r1, #10
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eea:	2200      	movs	r2, #0
 8006eec:	61bb      	str	r3, [r7, #24]
 8006eee:	61fa      	str	r2, [r7, #28]
 8006ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ef4:	f7f9 f9f4 	bl	80002e0 <__aeabi_uldivmod>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4613      	mov	r3, r2
 8006efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006f00:	4b0b      	ldr	r3, [pc, #44]	@ (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	0c1b      	lsrs	r3, r3, #16
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006f10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006f1a:	e002      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f1c:	4b05      	ldr	r3, [pc, #20]	@ (8006f34 <HAL_RCC_GetSysClockFreq+0x204>)
 8006f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3750      	adds	r7, #80	@ 0x50
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f2e:	bf00      	nop
 8006f30:	40023800 	.word	0x40023800
 8006f34:	00f42400 	.word	0x00f42400
 8006f38:	007a1200 	.word	0x007a1200

08006f3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f40:	4b03      	ldr	r3, [pc, #12]	@ (8006f50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f42:	681b      	ldr	r3, [r3, #0]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	20000000 	.word	0x20000000

08006f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f58:	f7ff fff0 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	4b05      	ldr	r3, [pc, #20]	@ (8006f74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	0a9b      	lsrs	r3, r3, #10
 8006f64:	f003 0307 	and.w	r3, r3, #7
 8006f68:	4903      	ldr	r1, [pc, #12]	@ (8006f78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f6a:	5ccb      	ldrb	r3, [r1, r3]
 8006f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	40023800 	.word	0x40023800
 8006f78:	08012818 	.word	0x08012818

08006f7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f80:	f7ff ffdc 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8006f84:	4602      	mov	r2, r0
 8006f86:	4b05      	ldr	r3, [pc, #20]	@ (8006f9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	0b5b      	lsrs	r3, r3, #13
 8006f8c:	f003 0307 	and.w	r3, r3, #7
 8006f90:	4903      	ldr	r1, [pc, #12]	@ (8006fa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f92:	5ccb      	ldrb	r3, [r1, r3]
 8006f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	08012818 	.word	0x08012818

08006fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b088      	sub	sp, #32
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006fac:	2300      	movs	r3, #0
 8006fae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0301 	and.w	r3, r3, #1
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d012      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006fcc:	4b69      	ldr	r3, [pc, #420]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	4a68      	ldr	r2, [pc, #416]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fd2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006fd6:	6093      	str	r3, [r2, #8]
 8006fd8:	4b66      	ldr	r3, [pc, #408]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fe0:	4964      	ldr	r1, [pc, #400]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d017      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ffe:	4b5d      	ldr	r3, [pc, #372]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007004:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800700c:	4959      	ldr	r1, [pc, #356]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800700e:	4313      	orrs	r3, r2
 8007010:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007018:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800701c:	d101      	bne.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800701e:	2301      	movs	r3, #1
 8007020:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007026:	2b00      	cmp	r3, #0
 8007028:	d101      	bne.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800702a:	2301      	movs	r3, #1
 800702c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d017      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800703a:	4b4e      	ldr	r3, [pc, #312]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800703c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007040:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007048:	494a      	ldr	r1, [pc, #296]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800704a:	4313      	orrs	r3, r2
 800704c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007054:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007058:	d101      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800705a:	2301      	movs	r3, #1
 800705c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007066:	2301      	movs	r3, #1
 8007068:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007076:	2301      	movs	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 808b 	beq.w	800719e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007088:	4b3a      	ldr	r3, [pc, #232]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800708a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708c:	4a39      	ldr	r2, [pc, #228]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800708e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007092:	6413      	str	r3, [r2, #64]	@ 0x40
 8007094:	4b37      	ldr	r3, [pc, #220]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007098:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800709c:	60bb      	str	r3, [r7, #8]
 800709e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80070a0:	4b35      	ldr	r3, [pc, #212]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a34      	ldr	r2, [pc, #208]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070ac:	f7fb f904 	bl	80022b8 <HAL_GetTick>
 80070b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80070b2:	e008      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b4:	f7fb f900 	bl	80022b8 <HAL_GetTick>
 80070b8:	4602      	mov	r2, r0
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	2b64      	cmp	r3, #100	@ 0x64
 80070c0:	d901      	bls.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e357      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80070c6:	4b2c      	ldr	r3, [pc, #176]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d0f0      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070d2:	4b28      	ldr	r3, [pc, #160]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d035      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d02e      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070f0:	4b20      	ldr	r3, [pc, #128]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007104:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007106:	4b1b      	ldr	r3, [pc, #108]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800710a:	4a1a      	ldr	r2, [pc, #104]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800710c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007110:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007112:	4a18      	ldr	r2, [pc, #96]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007118:	4b16      	ldr	r3, [pc, #88]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800711a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800711c:	f003 0301 	and.w	r3, r3, #1
 8007120:	2b01      	cmp	r3, #1
 8007122:	d114      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007124:	f7fb f8c8 	bl	80022b8 <HAL_GetTick>
 8007128:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800712a:	e00a      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800712c:	f7fb f8c4 	bl	80022b8 <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800713a:	4293      	cmp	r3, r2
 800713c:	d901      	bls.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e319      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007142:	4b0c      	ldr	r3, [pc, #48]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0ee      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007152:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007156:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800715a:	d111      	bne.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800715c:	4b05      	ldr	r3, [pc, #20]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007168:	4b04      	ldr	r3, [pc, #16]	@ (800717c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800716a:	400b      	ands	r3, r1
 800716c:	4901      	ldr	r1, [pc, #4]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800716e:	4313      	orrs	r3, r2
 8007170:	608b      	str	r3, [r1, #8]
 8007172:	e00b      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007174:	40023800 	.word	0x40023800
 8007178:	40007000 	.word	0x40007000
 800717c:	0ffffcff 	.word	0x0ffffcff
 8007180:	4baa      	ldr	r3, [pc, #680]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	4aa9      	ldr	r2, [pc, #676]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007186:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800718a:	6093      	str	r3, [r2, #8]
 800718c:	4ba7      	ldr	r3, [pc, #668]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800718e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007198:	49a4      	ldr	r1, [pc, #656]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800719a:	4313      	orrs	r3, r2
 800719c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 0310 	and.w	r3, r3, #16
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d010      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80071aa:	4ba0      	ldr	r3, [pc, #640]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071b0:	4a9e      	ldr	r2, [pc, #632]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80071ba:	4b9c      	ldr	r3, [pc, #624]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c4:	4999      	ldr	r1, [pc, #612]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00a      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071d8:	4b94      	ldr	r3, [pc, #592]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071e6:	4991      	ldr	r1, [pc, #580]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071e8:	4313      	orrs	r3, r2
 80071ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00a      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80071fa:	4b8c      	ldr	r3, [pc, #560]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007200:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007208:	4988      	ldr	r1, [pc, #544]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800720a:	4313      	orrs	r3, r2
 800720c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00a      	beq.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800721c:	4b83      	ldr	r3, [pc, #524]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800721e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007222:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800722a:	4980      	ldr	r1, [pc, #512]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800722c:	4313      	orrs	r3, r2
 800722e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00a      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800723e:	4b7b      	ldr	r3, [pc, #492]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007244:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800724c:	4977      	ldr	r1, [pc, #476]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800724e:	4313      	orrs	r3, r2
 8007250:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725c:	2b00      	cmp	r3, #0
 800725e:	d00a      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007260:	4b72      	ldr	r3, [pc, #456]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007266:	f023 0203 	bic.w	r2, r3, #3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800726e:	496f      	ldr	r1, [pc, #444]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007270:	4313      	orrs	r3, r2
 8007272:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007282:	4b6a      	ldr	r3, [pc, #424]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007288:	f023 020c 	bic.w	r2, r3, #12
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007290:	4966      	ldr	r1, [pc, #408]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007292:	4313      	orrs	r3, r2
 8007294:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00a      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80072a4:	4b61      	ldr	r3, [pc, #388]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072aa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072b2:	495e      	ldr	r1, [pc, #376]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80072c6:	4b59      	ldr	r3, [pc, #356]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072cc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072d4:	4955      	ldr	r1, [pc, #340]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00a      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80072e8:	4b50      	ldr	r3, [pc, #320]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072f6:	494d      	ldr	r1, [pc, #308]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800730a:	4b48      	ldr	r3, [pc, #288]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800730c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007310:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007318:	4944      	ldr	r1, [pc, #272]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800731a:	4313      	orrs	r3, r2
 800731c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800732c:	4b3f      	ldr	r3, [pc, #252]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800732e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007332:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800733a:	493c      	ldr	r1, [pc, #240]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800733c:	4313      	orrs	r3, r2
 800733e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00a      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800734e:	4b37      	ldr	r3, [pc, #220]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007354:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800735c:	4933      	ldr	r1, [pc, #204]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800735e:	4313      	orrs	r3, r2
 8007360:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00a      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007370:	4b2e      	ldr	r3, [pc, #184]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007376:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800737e:	492b      	ldr	r1, [pc, #172]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007380:	4313      	orrs	r3, r2
 8007382:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d011      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007392:	4b26      	ldr	r3, [pc, #152]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007398:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073a0:	4922      	ldr	r1, [pc, #136]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073b0:	d101      	bne.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80073b2:	2301      	movs	r3, #1
 80073b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0308 	and.w	r3, r3, #8
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d001      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80073c2:	2301      	movs	r3, #1
 80073c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00a      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073d2:	4b16      	ldr	r3, [pc, #88]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073d8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073e0:	4912      	ldr	r1, [pc, #72]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073e2:	4313      	orrs	r3, r2
 80073e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00b      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80073f4:	4b0d      	ldr	r3, [pc, #52]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007404:	4909      	ldr	r1, [pc, #36]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007406:	4313      	orrs	r3, r2
 8007408:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d006      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 80d9 	beq.w	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007420:	4b02      	ldr	r3, [pc, #8]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a01      	ldr	r2, [pc, #4]	@ (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007426:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800742a:	e001      	b.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800742c:	40023800 	.word	0x40023800
 8007430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007432:	f7fa ff41 	bl	80022b8 <HAL_GetTick>
 8007436:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007438:	e008      	b.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800743a:	f7fa ff3d 	bl	80022b8 <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	2b64      	cmp	r3, #100	@ 0x64
 8007446:	d901      	bls.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007448:	2303      	movs	r3, #3
 800744a:	e194      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800744c:	4b6c      	ldr	r3, [pc, #432]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1f0      	bne.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d021      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007468:	2b00      	cmp	r3, #0
 800746a:	d11d      	bne.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800746c:	4b64      	ldr	r3, [pc, #400]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800746e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007472:	0c1b      	lsrs	r3, r3, #16
 8007474:	f003 0303 	and.w	r3, r3, #3
 8007478:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800747a:	4b61      	ldr	r3, [pc, #388]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800747c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007480:	0e1b      	lsrs	r3, r3, #24
 8007482:	f003 030f 	and.w	r3, r3, #15
 8007486:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	019a      	lsls	r2, r3, #6
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	041b      	lsls	r3, r3, #16
 8007492:	431a      	orrs	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	061b      	lsls	r3, r3, #24
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	071b      	lsls	r3, r3, #28
 80074a0:	4957      	ldr	r1, [pc, #348]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d004      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074bc:	d00a      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d02e      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074d2:	d129      	bne.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80074d4:	4b4a      	ldr	r3, [pc, #296]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074da:	0c1b      	lsrs	r3, r3, #16
 80074dc:	f003 0303 	and.w	r3, r3, #3
 80074e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80074e2:	4b47      	ldr	r3, [pc, #284]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074e8:	0f1b      	lsrs	r3, r3, #28
 80074ea:	f003 0307 	and.w	r3, r3, #7
 80074ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	019a      	lsls	r2, r3, #6
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	041b      	lsls	r3, r3, #16
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	061b      	lsls	r3, r3, #24
 8007502:	431a      	orrs	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	071b      	lsls	r3, r3, #28
 8007508:	493d      	ldr	r1, [pc, #244]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800750a:	4313      	orrs	r3, r2
 800750c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007510:	4b3b      	ldr	r3, [pc, #236]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007512:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007516:	f023 021f 	bic.w	r2, r3, #31
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800751e:	3b01      	subs	r3, #1
 8007520:	4937      	ldr	r1, [pc, #220]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007522:	4313      	orrs	r3, r2
 8007524:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d01d      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007534:	4b32      	ldr	r3, [pc, #200]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800753a:	0e1b      	lsrs	r3, r3, #24
 800753c:	f003 030f 	and.w	r3, r3, #15
 8007540:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007542:	4b2f      	ldr	r3, [pc, #188]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007548:	0f1b      	lsrs	r3, r3, #28
 800754a:	f003 0307 	and.w	r3, r3, #7
 800754e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	019a      	lsls	r2, r3, #6
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	041b      	lsls	r3, r3, #16
 800755c:	431a      	orrs	r2, r3
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	061b      	lsls	r3, r3, #24
 8007562:	431a      	orrs	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	071b      	lsls	r3, r3, #28
 8007568:	4925      	ldr	r1, [pc, #148]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800756a:	4313      	orrs	r3, r2
 800756c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007578:	2b00      	cmp	r3, #0
 800757a:	d011      	beq.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	019a      	lsls	r2, r3, #6
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	041b      	lsls	r3, r3, #16
 8007588:	431a      	orrs	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	061b      	lsls	r3, r3, #24
 8007590:	431a      	orrs	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	071b      	lsls	r3, r3, #28
 8007598:	4919      	ldr	r1, [pc, #100]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800759a:	4313      	orrs	r3, r2
 800759c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80075a0:	4b17      	ldr	r3, [pc, #92]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a16      	ldr	r2, [pc, #88]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80075aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ac:	f7fa fe84 	bl	80022b8 <HAL_GetTick>
 80075b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075b2:	e008      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075b4:	f7fa fe80 	bl	80022b8 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b64      	cmp	r3, #100	@ 0x64
 80075c0:	d901      	bls.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e0d7      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075c6:	4b0e      	ldr	r3, [pc, #56]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d0f0      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	f040 80cd 	bne.w	8007774 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80075da:	4b09      	ldr	r3, [pc, #36]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a08      	ldr	r2, [pc, #32]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075e6:	f7fa fe67 	bl	80022b8 <HAL_GetTick>
 80075ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80075ec:	e00a      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80075ee:	f7fa fe63 	bl	80022b8 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b64      	cmp	r3, #100	@ 0x64
 80075fa:	d903      	bls.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e0ba      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007600:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007604:	4b5e      	ldr	r3, [pc, #376]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800760c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007610:	d0ed      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d003      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007622:	2b00      	cmp	r3, #0
 8007624:	d009      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800762e:	2b00      	cmp	r3, #0
 8007630:	d02e      	beq.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007636:	2b00      	cmp	r3, #0
 8007638:	d12a      	bne.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800763a:	4b51      	ldr	r3, [pc, #324]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007640:	0c1b      	lsrs	r3, r3, #16
 8007642:	f003 0303 	and.w	r3, r3, #3
 8007646:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007648:	4b4d      	ldr	r3, [pc, #308]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800764a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800764e:	0f1b      	lsrs	r3, r3, #28
 8007650:	f003 0307 	and.w	r3, r3, #7
 8007654:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	019a      	lsls	r2, r3, #6
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	041b      	lsls	r3, r3, #16
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	061b      	lsls	r3, r3, #24
 8007668:	431a      	orrs	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	071b      	lsls	r3, r3, #28
 800766e:	4944      	ldr	r1, [pc, #272]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007670:	4313      	orrs	r3, r2
 8007672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007676:	4b42      	ldr	r3, [pc, #264]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007678:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800767c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007684:	3b01      	subs	r3, #1
 8007686:	021b      	lsls	r3, r3, #8
 8007688:	493d      	ldr	r1, [pc, #244]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800768a:	4313      	orrs	r3, r2
 800768c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007698:	2b00      	cmp	r3, #0
 800769a:	d022      	beq.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80076a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076a4:	d11d      	bne.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80076a6:	4b36      	ldr	r3, [pc, #216]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ac:	0e1b      	lsrs	r3, r3, #24
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80076b4:	4b32      	ldr	r3, [pc, #200]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ba:	0f1b      	lsrs	r3, r3, #28
 80076bc:	f003 0307 	and.w	r3, r3, #7
 80076c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	019a      	lsls	r2, r3, #6
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	041b      	lsls	r3, r3, #16
 80076ce:	431a      	orrs	r2, r3
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	061b      	lsls	r3, r3, #24
 80076d4:	431a      	orrs	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	071b      	lsls	r3, r3, #28
 80076da:	4929      	ldr	r1, [pc, #164]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076dc:	4313      	orrs	r3, r2
 80076de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0308 	and.w	r3, r3, #8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d028      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80076ee:	4b24      	ldr	r3, [pc, #144]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076f4:	0e1b      	lsrs	r3, r3, #24
 80076f6:	f003 030f 	and.w	r3, r3, #15
 80076fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80076fc:	4b20      	ldr	r3, [pc, #128]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007702:	0c1b      	lsrs	r3, r3, #16
 8007704:	f003 0303 	and.w	r3, r3, #3
 8007708:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	019a      	lsls	r2, r3, #6
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	041b      	lsls	r3, r3, #16
 8007714:	431a      	orrs	r2, r3
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	061b      	lsls	r3, r3, #24
 800771a:	431a      	orrs	r2, r3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	69db      	ldr	r3, [r3, #28]
 8007720:	071b      	lsls	r3, r3, #28
 8007722:	4917      	ldr	r1, [pc, #92]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007724:	4313      	orrs	r3, r2
 8007726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800772a:	4b15      	ldr	r3, [pc, #84]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800772c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007730:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007738:	4911      	ldr	r1, [pc, #68]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800773a:	4313      	orrs	r3, r2
 800773c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007740:	4b0f      	ldr	r3, [pc, #60]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a0e      	ldr	r2, [pc, #56]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800774a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800774c:	f7fa fdb4 	bl	80022b8 <HAL_GetTick>
 8007750:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007752:	e008      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007754:	f7fa fdb0 	bl	80022b8 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b64      	cmp	r3, #100	@ 0x64
 8007760:	d901      	bls.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e007      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007766:	4b06      	ldr	r3, [pc, #24]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800776e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007772:	d1ef      	bne.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3720      	adds	r7, #32
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	40023800 	.word	0x40023800

08007784 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d101      	bne.n	8007796 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e081      	b.n	800789a <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	7f5b      	ldrb	r3, [r3, #29]
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b00      	cmp	r3, #0
 800779e:	d105      	bne.n	80077ac <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7fa f9aa 	bl	8001b00 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	22ca      	movs	r2, #202	@ 0xca
 80077b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2253      	movs	r2, #83	@ 0x53
 80077c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 faac 	bl	8007d20 <RTC_EnterInitMode>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d008      	beq.n	80077e0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	22ff      	movs	r2, #255	@ 0xff
 80077d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2204      	movs	r2, #4
 80077da:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e05c      	b.n	800789a <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6899      	ldr	r1, [r3, #8]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	4b2e      	ldr	r3, [pc, #184]	@ (80078a4 <HAL_RTC_Init+0x120>)
 80077ec:	400b      	ands	r3, r1
 80077ee:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6899      	ldr	r1, [r3, #8]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685a      	ldr	r2, [r3, #4]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	431a      	orrs	r2, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	695b      	ldr	r3, [r3, #20]
 8007804:	431a      	orrs	r2, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	430a      	orrs	r2, r1
 800780c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	68d2      	ldr	r2, [r2, #12]
 8007816:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6919      	ldr	r1, [r3, #16]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	041a      	lsls	r2, r3, #16
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	430a      	orrs	r2, r1
 800782a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68da      	ldr	r2, [r3, #12]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800783a:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 0320 	and.w	r3, r3, #32
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10e      	bne.n	8007868 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 fa40 	bl	8007cd0 <HAL_RTC_WaitForSynchro>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d008      	beq.n	8007868 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	22ff      	movs	r2, #255	@ 0xff
 800785c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2204      	movs	r2, #4
 8007862:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e018      	b.n	800789a <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f022 0208 	bic.w	r2, r2, #8
 8007876:	64da      	str	r2, [r3, #76]	@ 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	699a      	ldr	r2, [r3, #24]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	430a      	orrs	r2, r1
 8007888:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	22ff      	movs	r2, #255	@ 0xff
 8007890:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007898:	2300      	movs	r3, #0
  }
}
 800789a:	4618      	mov	r0, r3
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	ff8fffbf 	.word	0xff8fffbf

080078a8 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80078a8:	b590      	push	{r4, r7, lr}
 80078aa:	b087      	sub	sp, #28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80078b4:	2300      	movs	r3, #0
 80078b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	7f1b      	ldrb	r3, [r3, #28]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d101      	bne.n	80078c4 <HAL_RTC_SetTime+0x1c>
 80078c0:	2302      	movs	r3, #2
 80078c2:	e0a8      	b.n	8007a16 <HAL_RTC_SetTime+0x16e>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2201      	movs	r2, #1
 80078c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2202      	movs	r2, #2
 80078ce:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d126      	bne.n	8007924 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d102      	bne.n	80078ea <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2200      	movs	r2, #0
 80078e8:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	4618      	mov	r0, r3
 80078f0:	f000 fa42 	bl	8007d78 <RTC_ByteToBcd2>
 80078f4:	4603      	mov	r3, r0
 80078f6:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	785b      	ldrb	r3, [r3, #1]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f000 fa3b 	bl	8007d78 <RTC_ByteToBcd2>
 8007902:	4603      	mov	r3, r0
 8007904:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8007906:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	789b      	ldrb	r3, [r3, #2]
 800790c:	4618      	mov	r0, r3
 800790e:	f000 fa33 	bl	8007d78 <RTC_ByteToBcd2>
 8007912:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8007914:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	7b1b      	ldrb	r3, [r3, #12]
 800791c:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]
 8007922:	e018      	b.n	8007956 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800792e:	2b00      	cmp	r3, #0
 8007930:	d102      	bne.n	8007938 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	2200      	movs	r2, #0
 8007936:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	785b      	ldrb	r3, [r3, #1]
 8007942:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8007944:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007946:	68ba      	ldr	r2, [r7, #8]
 8007948:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 800794a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	7b1b      	ldrb	r3, [r3, #12]
 8007950:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	22ca      	movs	r2, #202	@ 0xca
 800795c:	625a      	str	r2, [r3, #36]	@ 0x24
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2253      	movs	r2, #83	@ 0x53
 8007964:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f000 f9da 	bl	8007d20 <RTC_EnterInitMode>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d00b      	beq.n	800798a <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	22ff      	movs	r2, #255	@ 0xff
 8007978:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2204      	movs	r2, #4
 800797e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e045      	b.n	8007a16 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	6979      	ldr	r1, [r7, #20]
 8007990:	4b23      	ldr	r3, [pc, #140]	@ (8007a20 <HAL_RTC_SetTime+0x178>)
 8007992:	400b      	ands	r3, r1
 8007994:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689a      	ldr	r2, [r3, #8]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80079a4:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	6899      	ldr	r1, [r3, #8]
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	691a      	ldr	r2, [r3, #16]
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	695b      	ldr	r3, [r3, #20]
 80079b4:	431a      	orrs	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	430a      	orrs	r2, r1
 80079bc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68da      	ldr	r2, [r3, #12]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079cc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	689b      	ldr	r3, [r3, #8]
 80079d4:	f003 0320 	and.w	r3, r3, #32
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d111      	bne.n	8007a00 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 f977 	bl	8007cd0 <HAL_RTC_WaitForSynchro>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00b      	beq.n	8007a00 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	22ff      	movs	r2, #255	@ 0xff
 80079ee:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2204      	movs	r2, #4
 80079f4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	e00a      	b.n	8007a16 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	22ff      	movs	r2, #255	@ 0xff
 8007a06:	625a      	str	r2, [r3, #36]	@ 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8007a14:	2300      	movs	r3, #0
  }
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd90      	pop	{r4, r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	007f7f7f 	.word	0x007f7f7f

08007a24 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007a30:	2300      	movs	r3, #0
 8007a32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	4b22      	ldr	r3, [pc, #136]	@ (8007adc <HAL_RTC_GetTime+0xb8>)
 8007a54:	4013      	ands	r3, r2
 8007a56:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	0c1b      	lsrs	r3, r3, #16
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a62:	b2da      	uxtb	r2, r3
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	0a1b      	lsrs	r3, r3, #8
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a72:	b2da      	uxtb	r2, r3
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	b2db      	uxtb	r3, r3
 8007a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a80:	b2da      	uxtb	r2, r3
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	0c1b      	lsrs	r3, r3, #16
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d11a      	bne.n	8007ad2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 f987 	bl	8007db4 <RTC_Bcd2ToByte>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	785b      	ldrb	r3, [r3, #1]
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f000 f97e 	bl	8007db4 <RTC_Bcd2ToByte>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	461a      	mov	r2, r3
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	789b      	ldrb	r3, [r3, #2]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f000 f975 	bl	8007db4 <RTC_Bcd2ToByte>
 8007aca:	4603      	mov	r3, r0
 8007acc:	461a      	mov	r2, r3
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3718      	adds	r7, #24
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	007f7f7f 	.word	0x007f7f7f

08007ae0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007ae0:	b590      	push	{r4, r7, lr}
 8007ae2:	b087      	sub	sp, #28
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8007aec:	2300      	movs	r3, #0
 8007aee:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	7f1b      	ldrb	r3, [r3, #28]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d101      	bne.n	8007afc <HAL_RTC_SetDate+0x1c>
 8007af8:	2302      	movs	r3, #2
 8007afa:	e092      	b.n	8007c22 <HAL_RTC_SetDate+0x142>
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2201      	movs	r2, #1
 8007b00:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2202      	movs	r2, #2
 8007b06:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d10e      	bne.n	8007b2c <HAL_RTC_SetDate+0x4c>
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	785b      	ldrb	r3, [r3, #1]
 8007b12:	f003 0310 	and.w	r3, r3, #16
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d008      	beq.n	8007b2c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	785b      	ldrb	r3, [r3, #1]
 8007b1e:	f023 0310 	bic.w	r3, r3, #16
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	330a      	adds	r3, #10
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d11c      	bne.n	8007b6c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	78db      	ldrb	r3, [r3, #3]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 f91e 	bl	8007d78 <RTC_ByteToBcd2>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	785b      	ldrb	r3, [r3, #1]
 8007b44:	4618      	mov	r0, r3
 8007b46:	f000 f917 	bl	8007d78 <RTC_ByteToBcd2>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8007b4e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	789b      	ldrb	r3, [r3, #2]
 8007b54:	4618      	mov	r0, r3
 8007b56:	f000 f90f 	bl	8007d78 <RTC_ByteToBcd2>
 8007b5a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8007b5c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]
 8007b6a:	e00e      	b.n	8007b8a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	78db      	ldrb	r3, [r3, #3]
 8007b70:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	785b      	ldrb	r3, [r3, #1]
 8007b76:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8007b78:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8007b7a:	68ba      	ldr	r2, [r7, #8]
 8007b7c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8007b7e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8007b86:	4313      	orrs	r3, r2
 8007b88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	22ca      	movs	r2, #202	@ 0xca
 8007b90:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2253      	movs	r2, #83	@ 0x53
 8007b98:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f000 f8c0 	bl	8007d20 <RTC_EnterInitMode>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00b      	beq.n	8007bbe <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	22ff      	movs	r2, #255	@ 0xff
 8007bac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2204      	movs	r2, #4
 8007bb2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e031      	b.n	8007c22 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	6979      	ldr	r1, [r7, #20]
 8007bc4:	4b19      	ldr	r3, [pc, #100]	@ (8007c2c <HAL_RTC_SetDate+0x14c>)
 8007bc6:	400b      	ands	r3, r1
 8007bc8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68da      	ldr	r2, [r3, #12]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007bd8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f003 0320 	and.w	r3, r3, #32
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d111      	bne.n	8007c0c <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 f871 	bl	8007cd0 <HAL_RTC_WaitForSynchro>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	22ff      	movs	r2, #255	@ 0xff
 8007bfa:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2204      	movs	r2, #4
 8007c00:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e00a      	b.n	8007c22 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	22ff      	movs	r2, #255	@ 0xff
 8007c12:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2201      	movs	r2, #1
 8007c18:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007c20:	2300      	movs	r3, #0
  }
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	371c      	adds	r7, #28
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd90      	pop	{r4, r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	00ffff3f 	.word	0x00ffff3f

08007c30 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b086      	sub	sp, #24
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	4b21      	ldr	r3, [pc, #132]	@ (8007ccc <HAL_RTC_GetDate+0x9c>)
 8007c48:	4013      	ands	r3, r2
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	0c1b      	lsrs	r3, r3, #16
 8007c50:	b2da      	uxtb	r2, r3
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	0a1b      	lsrs	r3, r3, #8
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	f003 031f 	and.w	r3, r3, #31
 8007c60:	b2da      	uxtb	r2, r3
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c6e:	b2da      	uxtb	r2, r3
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	0b5b      	lsrs	r3, r3, #13
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	b2da      	uxtb	r2, r3
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d11a      	bne.n	8007cc0 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	78db      	ldrb	r3, [r3, #3]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f000 f890 	bl	8007db4 <RTC_Bcd2ToByte>
 8007c94:	4603      	mov	r3, r0
 8007c96:	461a      	mov	r2, r3
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	785b      	ldrb	r3, [r3, #1]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f000 f887 	bl	8007db4 <RTC_Bcd2ToByte>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	461a      	mov	r2, r3
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	789b      	ldrb	r3, [r3, #2]
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 f87e 	bl	8007db4 <RTC_Bcd2ToByte>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	461a      	mov	r2, r3
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3718      	adds	r7, #24
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	00ffff3f 	.word	0x00ffff3f

08007cd0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68da      	ldr	r2, [r3, #12]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007cea:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007cec:	f7fa fae4 	bl	80022b8 <HAL_GetTick>
 8007cf0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007cf2:	e009      	b.n	8007d08 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007cf4:	f7fa fae0 	bl	80022b8 <HAL_GetTick>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	1ad3      	subs	r3, r2, r3
 8007cfe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d02:	d901      	bls.n	8007d08 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007d04:	2303      	movs	r3, #3
 8007d06:	e007      	b.n	8007d18 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	f003 0320 	and.w	r3, r3, #32
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0ee      	beq.n	8007cf4 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d119      	bne.n	8007d6e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d42:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007d44:	f7fa fab8 	bl	80022b8 <HAL_GetTick>
 8007d48:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007d4a:	e009      	b.n	8007d60 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007d4c:	f7fa fab4 	bl	80022b8 <HAL_GetTick>
 8007d50:	4602      	mov	r2, r0
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	1ad3      	subs	r3, r2, r3
 8007d56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d5a:	d901      	bls.n	8007d60 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e007      	b.n	8007d70 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0ee      	beq.n	8007d4c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3710      	adds	r7, #16
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b085      	sub	sp, #20
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	4603      	mov	r3, r0
 8007d80:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8007d82:	2300      	movs	r3, #0
 8007d84:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8007d86:	e005      	b.n	8007d94 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8007d8e:	79fb      	ldrb	r3, [r7, #7]
 8007d90:	3b0a      	subs	r3, #10
 8007d92:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8007d94:	79fb      	ldrb	r3, [r7, #7]
 8007d96:	2b09      	cmp	r3, #9
 8007d98:	d8f6      	bhi.n	8007d88 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	011b      	lsls	r3, r3, #4
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	79fb      	ldrb	r3, [r7, #7]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	b2db      	uxtb	r3, r3
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	4603      	mov	r3, r0
 8007dbc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007dc2:	79fb      	ldrb	r3, [r7, #7]
 8007dc4:	091b      	lsrs	r3, r3, #4
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	461a      	mov	r2, r3
 8007dca:	4613      	mov	r3, r2
 8007dcc:	009b      	lsls	r3, r3, #2
 8007dce:	4413      	add	r3, r2
 8007dd0:	005b      	lsls	r3, r3, #1
 8007dd2:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8007dd4:	79fb      	ldrb	r3, [r7, #7]
 8007dd6:	f003 030f 	and.w	r3, r3, #15
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	4413      	add	r3, r2
 8007de2:	b2db      	uxtb	r3, r3
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3714      	adds	r7, #20
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d101      	bne.n	8007e02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e09d      	b.n	8007f3e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d108      	bne.n	8007e1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e12:	d009      	beq.n	8007e28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	61da      	str	r2, [r3, #28]
 8007e1a:	e005      	b.n	8007e28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d106      	bne.n	8007e48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7f9 fe8a 	bl	8001b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2202      	movs	r2, #2
 8007e4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e68:	d902      	bls.n	8007e70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60fb      	str	r3, [r7, #12]
 8007e6e:	e002      	b.n	8007e76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007e7e:	d007      	beq.n	8007e90 <HAL_SPI_Init+0xa0>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e88:	d002      	beq.n	8007e90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007ea0:	431a      	orrs	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	f003 0302 	and.w	r3, r3, #2
 8007eaa:	431a      	orrs	r2, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	695b      	ldr	r3, [r3, #20]
 8007eb0:	f003 0301 	and.w	r3, r3, #1
 8007eb4:	431a      	orrs	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	69db      	ldr	r3, [r3, #28]
 8007ec4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ec8:	431a      	orrs	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ed2:	ea42 0103 	orr.w	r1, r2, r3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	430a      	orrs	r2, r1
 8007ee4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	699b      	ldr	r3, [r3, #24]
 8007eea:	0c1b      	lsrs	r3, r3, #16
 8007eec:	f003 0204 	and.w	r2, r3, #4
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef4:	f003 0310 	and.w	r3, r3, #16
 8007ef8:	431a      	orrs	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007efe:	f003 0308 	and.w	r3, r3, #8
 8007f02:	431a      	orrs	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007f0c:	ea42 0103 	orr.w	r1, r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	430a      	orrs	r2, r1
 8007f1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	69da      	ldr	r2, [r3, #28]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2200      	movs	r2, #0
 8007f32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}
	...

08007f48 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b086      	sub	sp, #24
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	4613      	mov	r3, r2
 8007f54:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d101      	bne.n	8007f68 <HAL_SPI_Transmit_DMA+0x20>
 8007f64:	2302      	movs	r3, #2
 8007f66:	e0d8      	b.n	800811a <HAL_SPI_Transmit_DMA+0x1d2>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d002      	beq.n	8007f82 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007f7c:	2302      	movs	r3, #2
 8007f7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007f80:	e0c6      	b.n	8008110 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d002      	beq.n	8007f8e <HAL_SPI_Transmit_DMA+0x46>
 8007f88:	88fb      	ldrh	r3, [r7, #6]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d102      	bne.n	8007f94 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007f92:	e0bd      	b.n	8008110 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2203      	movs	r2, #3
 8007f98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	88fa      	ldrh	r2, [r7, #6]
 8007fac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	88fa      	ldrh	r2, [r7, #6]
 8007fb2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fde:	d10f      	bne.n	8008000 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ffe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008004:	4a47      	ldr	r2, [pc, #284]	@ (8008124 <HAL_SPI_Transmit_DMA+0x1dc>)
 8008006:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800800c:	4a46      	ldr	r2, [pc, #280]	@ (8008128 <HAL_SPI_Transmit_DMA+0x1e0>)
 800800e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008014:	4a45      	ldr	r2, [pc, #276]	@ (800812c <HAL_SPI_Transmit_DMA+0x1e4>)
 8008016:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800801c:	2200      	movs	r2, #0
 800801e:	651a      	str	r2, [r3, #80]	@ 0x50

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	685a      	ldr	r2, [r3, #4]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800802e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008038:	d82d      	bhi.n	8008096 <HAL_SPI_Transmit_DMA+0x14e>
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008044:	d127      	bne.n	8008096 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800804a:	b29b      	uxth	r3, r3
 800804c:	f003 0301 	and.w	r3, r3, #1
 8008050:	2b00      	cmp	r3, #0
 8008052:	d10f      	bne.n	8008074 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	685a      	ldr	r2, [r3, #4]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008062:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008068:	b29b      	uxth	r3, r3
 800806a:	085b      	lsrs	r3, r3, #1
 800806c:	b29a      	uxth	r2, r3
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008072:	e010      	b.n	8008096 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008082:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008088:	b29b      	uxth	r3, r3
 800808a:	085b      	lsrs	r3, r3, #1
 800808c:	b29b      	uxth	r3, r3
 800808e:	3301      	adds	r3, #1
 8008090:	b29a      	uxth	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809e:	4619      	mov	r1, r3
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	330c      	adds	r3, #12
 80080a6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080ac:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80080ae:	f7fa ff21 	bl	8002ef4 <HAL_DMA_Start_IT>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00c      	beq.n	80080d2 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080bc:	f043 0210 	orr.w	r2, r3, #16
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    goto error;
 80080d0:	e01e      	b.n	8008110 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080dc:	2b40      	cmp	r3, #64	@ 0x40
 80080de:	d007      	beq.n	80080f0 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80080ee:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685a      	ldr	r2, [r3, #4]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f042 0220 	orr.w	r2, r2, #32
 80080fe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685a      	ldr	r2, [r3, #4]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f042 0202 	orr.w	r2, r2, #2
 800810e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008118:	7dfb      	ldrb	r3, [r7, #23]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3718      	adds	r7, #24
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}
 8008122:	bf00      	nop
 8008124:	08008201 	.word	0x08008201
 8008128:	08008159 	.word	0x08008159
 800812c:	0800821d 	.word	0x0800821d

08008130 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008164:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008166:	f7fa f8a7 	bl	80022b8 <HAL_GetTick>
 800816a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800817a:	d03b      	beq.n	80081f4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	685a      	ldr	r2, [r3, #4]
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f022 0220 	bic.w	r2, r2, #32
 800818a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685a      	ldr	r2, [r3, #4]
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f022 0202 	bic.w	r2, r2, #2
 800819a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	2164      	movs	r1, #100	@ 0x64
 80081a0:	6978      	ldr	r0, [r7, #20]
 80081a2:	f000 f979 	bl	8008498 <SPI_EndRxTxTransaction>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d005      	beq.n	80081b8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b0:	f043 0220 	orr.w	r2, r3, #32
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d10a      	bne.n	80081d6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081c0:	2300      	movs	r3, #0
 80081c2:	60fb      	str	r3, [r7, #12]
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	68db      	ldr	r3, [r3, #12]
 80081ca:	60fb      	str	r3, [r7, #12]
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	60fb      	str	r3, [r7, #12]
 80081d4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	2200      	movs	r2, #0
 80081da:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d003      	beq.n	80081f4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80081ec:	6978      	ldr	r0, [r7, #20]
 80081ee:	f7ff ffa9 	bl	8008144 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80081f2:	e002      	b.n	80081fa <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80081f4:	6978      	ldr	r0, [r7, #20]
 80081f6:	f7f8 fe09 	bl	8000e0c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80081fa:	3718      	adds	r7, #24
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800820c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800820e:	68f8      	ldr	r0, [r7, #12]
 8008210:	f7ff ff8e 	bl	8008130 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008214:	bf00      	nop
 8008216:	3710      	adds	r7, #16
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008228:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	685a      	ldr	r2, [r3, #4]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f022 0203 	bic.w	r2, r2, #3
 8008238:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800823e:	f043 0210 	orr.w	r2, r3, #16
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2201      	movs	r2, #1
 800824a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f7ff ff78 	bl	8008144 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008254:	bf00      	nop
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b088      	sub	sp, #32
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	603b      	str	r3, [r7, #0]
 8008268:	4613      	mov	r3, r2
 800826a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800826c:	f7fa f824 	bl	80022b8 <HAL_GetTick>
 8008270:	4602      	mov	r2, r0
 8008272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008274:	1a9b      	subs	r3, r3, r2
 8008276:	683a      	ldr	r2, [r7, #0]
 8008278:	4413      	add	r3, r2
 800827a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800827c:	f7fa f81c 	bl	80022b8 <HAL_GetTick>
 8008280:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008282:	4b39      	ldr	r3, [pc, #228]	@ (8008368 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	015b      	lsls	r3, r3, #5
 8008288:	0d1b      	lsrs	r3, r3, #20
 800828a:	69fa      	ldr	r2, [r7, #28]
 800828c:	fb02 f303 	mul.w	r3, r2, r3
 8008290:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008292:	e054      	b.n	800833e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800829a:	d050      	beq.n	800833e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800829c:	f7fa f80c 	bl	80022b8 <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	69fa      	ldr	r2, [r7, #28]
 80082a8:	429a      	cmp	r2, r3
 80082aa:	d902      	bls.n	80082b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80082ac:	69fb      	ldr	r3, [r7, #28]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d13d      	bne.n	800832e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	685a      	ldr	r2, [r3, #4]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80082c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80082ca:	d111      	bne.n	80082f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082d4:	d004      	beq.n	80082e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082de:	d107      	bne.n	80082f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	681a      	ldr	r2, [r3, #0]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082f8:	d10f      	bne.n	800831a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008308:	601a      	str	r2, [r3, #0]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008318:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800832a:	2303      	movs	r3, #3
 800832c:	e017      	b.n	800835e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d101      	bne.n	8008338 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008334:	2300      	movs	r3, #0
 8008336:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	3b01      	subs	r3, #1
 800833c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	689a      	ldr	r2, [r3, #8]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	4013      	ands	r3, r2
 8008348:	68ba      	ldr	r2, [r7, #8]
 800834a:	429a      	cmp	r2, r3
 800834c:	bf0c      	ite	eq
 800834e:	2301      	moveq	r3, #1
 8008350:	2300      	movne	r3, #0
 8008352:	b2db      	uxtb	r3, r3
 8008354:	461a      	mov	r2, r3
 8008356:	79fb      	ldrb	r3, [r7, #7]
 8008358:	429a      	cmp	r2, r3
 800835a:	d19b      	bne.n	8008294 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3720      	adds	r7, #32
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	20000000 	.word	0x20000000

0800836c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b08a      	sub	sp, #40	@ 0x28
 8008370:	af00      	add	r7, sp, #0
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	607a      	str	r2, [r7, #4]
 8008378:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800837a:	2300      	movs	r3, #0
 800837c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800837e:	f7f9 ff9b 	bl	80022b8 <HAL_GetTick>
 8008382:	4602      	mov	r2, r0
 8008384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008386:	1a9b      	subs	r3, r3, r2
 8008388:	683a      	ldr	r2, [r7, #0]
 800838a:	4413      	add	r3, r2
 800838c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800838e:	f7f9 ff93 	bl	80022b8 <HAL_GetTick>
 8008392:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	330c      	adds	r3, #12
 800839a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800839c:	4b3d      	ldr	r3, [pc, #244]	@ (8008494 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	4613      	mov	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4413      	add	r3, r2
 80083a6:	00da      	lsls	r2, r3, #3
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	0d1b      	lsrs	r3, r3, #20
 80083ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083ae:	fb02 f303 	mul.w	r3, r2, r3
 80083b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80083b4:	e060      	b.n	8008478 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80083bc:	d107      	bne.n	80083ce <SPI_WaitFifoStateUntilTimeout+0x62>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d104      	bne.n	80083ce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80083cc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083d4:	d050      	beq.n	8008478 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80083d6:	f7f9 ff6f 	bl	80022b8 <HAL_GetTick>
 80083da:	4602      	mov	r2, r0
 80083dc:	6a3b      	ldr	r3, [r7, #32]
 80083de:	1ad3      	subs	r3, r2, r3
 80083e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d902      	bls.n	80083ec <SPI_WaitFifoStateUntilTimeout+0x80>
 80083e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d13d      	bne.n	8008468 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	685a      	ldr	r2, [r3, #4]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80083fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008404:	d111      	bne.n	800842a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800840e:	d004      	beq.n	800841a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008418:	d107      	bne.n	800842a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008428:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800842e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008432:	d10f      	bne.n	8008454 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	681a      	ldr	r2, [r3, #0]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008442:	601a      	str	r2, [r3, #0]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008452:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2200      	movs	r2, #0
 8008460:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008464:	2303      	movs	r3, #3
 8008466:	e010      	b.n	800848a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008468:	69bb      	ldr	r3, [r7, #24]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800846e:	2300      	movs	r3, #0
 8008470:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	3b01      	subs	r3, #1
 8008476:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	689a      	ldr	r2, [r3, #8]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	4013      	ands	r3, r2
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	429a      	cmp	r2, r3
 8008486:	d196      	bne.n	80083b6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3728      	adds	r7, #40	@ 0x28
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
 8008492:	bf00      	nop
 8008494:	20000000 	.word	0x20000000

08008498 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b088      	sub	sp, #32
 800849c:	af02      	add	r7, sp, #8
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f7ff ff5b 	bl	800836c <SPI_WaitFifoStateUntilTimeout>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d007      	beq.n	80084cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084c0:	f043 0220 	orr.w	r2, r3, #32
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e046      	b.n	800855a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80084cc:	4b25      	ldr	r3, [pc, #148]	@ (8008564 <SPI_EndRxTxTransaction+0xcc>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a25      	ldr	r2, [pc, #148]	@ (8008568 <SPI_EndRxTxTransaction+0xd0>)
 80084d2:	fba2 2303 	umull	r2, r3, r2, r3
 80084d6:	0d5b      	lsrs	r3, r3, #21
 80084d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80084dc:	fb02 f303 	mul.w	r3, r2, r3
 80084e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084ea:	d112      	bne.n	8008512 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2200      	movs	r2, #0
 80084f4:	2180      	movs	r1, #128	@ 0x80
 80084f6:	68f8      	ldr	r0, [r7, #12]
 80084f8:	f7ff feb0 	bl	800825c <SPI_WaitFlagStateUntilTimeout>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d016      	beq.n	8008530 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008506:	f043 0220 	orr.w	r2, r3, #32
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800850e:	2303      	movs	r3, #3
 8008510:	e023      	b.n	800855a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00a      	beq.n	800852e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	3b01      	subs	r3, #1
 800851c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008528:	2b80      	cmp	r3, #128	@ 0x80
 800852a:	d0f2      	beq.n	8008512 <SPI_EndRxTxTransaction+0x7a>
 800852c:	e000      	b.n	8008530 <SPI_EndRxTxTransaction+0x98>
        break;
 800852e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2200      	movs	r2, #0
 8008538:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f7ff ff15 	bl	800836c <SPI_WaitFifoStateUntilTimeout>
 8008542:	4603      	mov	r3, r0
 8008544:	2b00      	cmp	r3, #0
 8008546:	d007      	beq.n	8008558 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800854c:	f043 0220 	orr.w	r2, r3, #32
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008554:	2303      	movs	r3, #3
 8008556:	e000      	b.n	800855a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008558:	2300      	movs	r3, #0
}
 800855a:	4618      	mov	r0, r3
 800855c:	3718      	adds	r7, #24
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	20000000 	.word	0x20000000
 8008568:	165e9f81 	.word	0x165e9f81

0800856c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d101      	bne.n	800857e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e049      	b.n	8008612 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008584:	b2db      	uxtb	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d106      	bne.n	8008598 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7f9 fb76 	bl	8001c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2202      	movs	r2, #2
 800859c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	3304      	adds	r3, #4
 80085a8:	4619      	mov	r1, r3
 80085aa:	4610      	mov	r0, r2
 80085ac:	f000 f998 	bl	80088e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008610:	2300      	movs	r3, #0
}
 8008612:	4618      	mov	r0, r3
 8008614:	3708      	adds	r7, #8
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
	...

0800861c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b01      	cmp	r3, #1
 800862e:	d001      	beq.n	8008634 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e04c      	b.n	80086ce <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2202      	movs	r2, #2
 8008638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a26      	ldr	r2, [pc, #152]	@ (80086dc <HAL_TIM_Base_Start+0xc0>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d022      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800864e:	d01d      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a22      	ldr	r2, [pc, #136]	@ (80086e0 <HAL_TIM_Base_Start+0xc4>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d018      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a21      	ldr	r2, [pc, #132]	@ (80086e4 <HAL_TIM_Base_Start+0xc8>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d013      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a1f      	ldr	r2, [pc, #124]	@ (80086e8 <HAL_TIM_Base_Start+0xcc>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d00e      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a1e      	ldr	r2, [pc, #120]	@ (80086ec <HAL_TIM_Base_Start+0xd0>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d009      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a1c      	ldr	r2, [pc, #112]	@ (80086f0 <HAL_TIM_Base_Start+0xd4>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d004      	beq.n	800868c <HAL_TIM_Base_Start+0x70>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a1b      	ldr	r2, [pc, #108]	@ (80086f4 <HAL_TIM_Base_Start+0xd8>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d115      	bne.n	80086b8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689a      	ldr	r2, [r3, #8]
 8008692:	4b19      	ldr	r3, [pc, #100]	@ (80086f8 <HAL_TIM_Base_Start+0xdc>)
 8008694:	4013      	ands	r3, r2
 8008696:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2b06      	cmp	r3, #6
 800869c:	d015      	beq.n	80086ca <HAL_TIM_Base_Start+0xae>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086a4:	d011      	beq.n	80086ca <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f042 0201 	orr.w	r2, r2, #1
 80086b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086b6:	e008      	b.n	80086ca <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f042 0201 	orr.w	r2, r2, #1
 80086c6:	601a      	str	r2, [r3, #0]
 80086c8:	e000      	b.n	80086cc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	40010000 	.word	0x40010000
 80086e0:	40000400 	.word	0x40000400
 80086e4:	40000800 	.word	0x40000800
 80086e8:	40000c00 	.word	0x40000c00
 80086ec:	40010400 	.word	0x40010400
 80086f0:	40014000 	.word	0x40014000
 80086f4:	40001800 	.word	0x40001800
 80086f8:	00010007 	.word	0x00010007

080086fc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	6a1a      	ldr	r2, [r3, #32]
 800870a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800870e:	4013      	ands	r3, r2
 8008710:	2b00      	cmp	r3, #0
 8008712:	d10f      	bne.n	8008734 <HAL_TIM_Base_Stop+0x38>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6a1a      	ldr	r2, [r3, #32]
 800871a:	f240 4344 	movw	r3, #1092	@ 0x444
 800871e:	4013      	ands	r3, r2
 8008720:	2b00      	cmp	r3, #0
 8008722:	d107      	bne.n	8008734 <HAL_TIM_Base_Stop+0x38>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f022 0201 	bic.w	r2, r2, #1
 8008732:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
	...

0800874c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008756:	2300      	movs	r3, #0
 8008758:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008760:	2b01      	cmp	r3, #1
 8008762:	d101      	bne.n	8008768 <HAL_TIM_ConfigClockSource+0x1c>
 8008764:	2302      	movs	r3, #2
 8008766:	e0b4      	b.n	80088d2 <HAL_TIM_ConfigClockSource+0x186>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	4b56      	ldr	r3, [pc, #344]	@ (80088dc <HAL_TIM_ConfigClockSource+0x190>)
 8008784:	4013      	ands	r3, r2
 8008786:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800878e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68ba      	ldr	r2, [r7, #8]
 8008796:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087a0:	d03e      	beq.n	8008820 <HAL_TIM_ConfigClockSource+0xd4>
 80087a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087a6:	f200 8087 	bhi.w	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ae:	f000 8086 	beq.w	80088be <HAL_TIM_ConfigClockSource+0x172>
 80087b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087b6:	d87f      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087b8:	2b70      	cmp	r3, #112	@ 0x70
 80087ba:	d01a      	beq.n	80087f2 <HAL_TIM_ConfigClockSource+0xa6>
 80087bc:	2b70      	cmp	r3, #112	@ 0x70
 80087be:	d87b      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087c0:	2b60      	cmp	r3, #96	@ 0x60
 80087c2:	d050      	beq.n	8008866 <HAL_TIM_ConfigClockSource+0x11a>
 80087c4:	2b60      	cmp	r3, #96	@ 0x60
 80087c6:	d877      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087c8:	2b50      	cmp	r3, #80	@ 0x50
 80087ca:	d03c      	beq.n	8008846 <HAL_TIM_ConfigClockSource+0xfa>
 80087cc:	2b50      	cmp	r3, #80	@ 0x50
 80087ce:	d873      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087d0:	2b40      	cmp	r3, #64	@ 0x40
 80087d2:	d058      	beq.n	8008886 <HAL_TIM_ConfigClockSource+0x13a>
 80087d4:	2b40      	cmp	r3, #64	@ 0x40
 80087d6:	d86f      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087d8:	2b30      	cmp	r3, #48	@ 0x30
 80087da:	d064      	beq.n	80088a6 <HAL_TIM_ConfigClockSource+0x15a>
 80087dc:	2b30      	cmp	r3, #48	@ 0x30
 80087de:	d86b      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087e0:	2b20      	cmp	r3, #32
 80087e2:	d060      	beq.n	80088a6 <HAL_TIM_ConfigClockSource+0x15a>
 80087e4:	2b20      	cmp	r3, #32
 80087e6:	d867      	bhi.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d05c      	beq.n	80088a6 <HAL_TIM_ConfigClockSource+0x15a>
 80087ec:	2b10      	cmp	r3, #16
 80087ee:	d05a      	beq.n	80088a6 <HAL_TIM_ConfigClockSource+0x15a>
 80087f0:	e062      	b.n	80088b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6818      	ldr	r0, [r3, #0]
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	6899      	ldr	r1, [r3, #8]
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	685a      	ldr	r2, [r3, #4]
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	68db      	ldr	r3, [r3, #12]
 8008802:	f000 f987 	bl	8008b14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008814:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	609a      	str	r2, [r3, #8]
      break;
 800881e:	e04f      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6818      	ldr	r0, [r3, #0]
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	6899      	ldr	r1, [r3, #8]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	685a      	ldr	r2, [r3, #4]
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	f000 f970 	bl	8008b14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	689a      	ldr	r2, [r3, #8]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008842:	609a      	str	r2, [r3, #8]
      break;
 8008844:	e03c      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6818      	ldr	r0, [r3, #0]
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	6859      	ldr	r1, [r3, #4]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	461a      	mov	r2, r3
 8008854:	f000 f8e4 	bl	8008a20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2150      	movs	r1, #80	@ 0x50
 800885e:	4618      	mov	r0, r3
 8008860:	f000 f93d 	bl	8008ade <TIM_ITRx_SetConfig>
      break;
 8008864:	e02c      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6818      	ldr	r0, [r3, #0]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	6859      	ldr	r1, [r3, #4]
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	68db      	ldr	r3, [r3, #12]
 8008872:	461a      	mov	r2, r3
 8008874:	f000 f903 	bl	8008a7e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2160      	movs	r1, #96	@ 0x60
 800887e:	4618      	mov	r0, r3
 8008880:	f000 f92d 	bl	8008ade <TIM_ITRx_SetConfig>
      break;
 8008884:	e01c      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6818      	ldr	r0, [r3, #0]
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	6859      	ldr	r1, [r3, #4]
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	461a      	mov	r2, r3
 8008894:	f000 f8c4 	bl	8008a20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2140      	movs	r1, #64	@ 0x40
 800889e:	4618      	mov	r0, r3
 80088a0:	f000 f91d 	bl	8008ade <TIM_ITRx_SetConfig>
      break;
 80088a4:	e00c      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4619      	mov	r1, r3
 80088b0:	4610      	mov	r0, r2
 80088b2:	f000 f914 	bl	8008ade <TIM_ITRx_SetConfig>
      break;
 80088b6:	e003      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80088b8:	2301      	movs	r3, #1
 80088ba:	73fb      	strb	r3, [r7, #15]
      break;
 80088bc:	e000      	b.n	80088c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80088be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2201      	movs	r2, #1
 80088c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	fffeff88 	.word	0xfffeff88

080088e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a40      	ldr	r2, [pc, #256]	@ (80089f4 <TIM_Base_SetConfig+0x114>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d013      	beq.n	8008920 <TIM_Base_SetConfig+0x40>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088fe:	d00f      	beq.n	8008920 <TIM_Base_SetConfig+0x40>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	4a3d      	ldr	r2, [pc, #244]	@ (80089f8 <TIM_Base_SetConfig+0x118>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d00b      	beq.n	8008920 <TIM_Base_SetConfig+0x40>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	4a3c      	ldr	r2, [pc, #240]	@ (80089fc <TIM_Base_SetConfig+0x11c>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d007      	beq.n	8008920 <TIM_Base_SetConfig+0x40>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	4a3b      	ldr	r2, [pc, #236]	@ (8008a00 <TIM_Base_SetConfig+0x120>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d003      	beq.n	8008920 <TIM_Base_SetConfig+0x40>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	4a3a      	ldr	r2, [pc, #232]	@ (8008a04 <TIM_Base_SetConfig+0x124>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d108      	bne.n	8008932 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	4313      	orrs	r3, r2
 8008930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a2f      	ldr	r2, [pc, #188]	@ (80089f4 <TIM_Base_SetConfig+0x114>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d02b      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008940:	d027      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	4a2c      	ldr	r2, [pc, #176]	@ (80089f8 <TIM_Base_SetConfig+0x118>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d023      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	4a2b      	ldr	r2, [pc, #172]	@ (80089fc <TIM_Base_SetConfig+0x11c>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d01f      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	4a2a      	ldr	r2, [pc, #168]	@ (8008a00 <TIM_Base_SetConfig+0x120>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d01b      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	4a29      	ldr	r2, [pc, #164]	@ (8008a04 <TIM_Base_SetConfig+0x124>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d017      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	4a28      	ldr	r2, [pc, #160]	@ (8008a08 <TIM_Base_SetConfig+0x128>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d013      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a27      	ldr	r2, [pc, #156]	@ (8008a0c <TIM_Base_SetConfig+0x12c>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d00f      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a26      	ldr	r2, [pc, #152]	@ (8008a10 <TIM_Base_SetConfig+0x130>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d00b      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a25      	ldr	r2, [pc, #148]	@ (8008a14 <TIM_Base_SetConfig+0x134>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d007      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a24      	ldr	r2, [pc, #144]	@ (8008a18 <TIM_Base_SetConfig+0x138>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d003      	beq.n	8008992 <TIM_Base_SetConfig+0xb2>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a23      	ldr	r2, [pc, #140]	@ (8008a1c <TIM_Base_SetConfig+0x13c>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d108      	bne.n	80089a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008998:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	695b      	ldr	r3, [r3, #20]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	689a      	ldr	r2, [r3, #8]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a0a      	ldr	r2, [pc, #40]	@ (80089f4 <TIM_Base_SetConfig+0x114>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d003      	beq.n	80089d8 <TIM_Base_SetConfig+0xf8>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008a04 <TIM_Base_SetConfig+0x124>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d103      	bne.n	80089e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	691a      	ldr	r2, [r3, #16]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	615a      	str	r2, [r3, #20]
}
 80089e6:	bf00      	nop
 80089e8:	3714      	adds	r7, #20
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	40010000 	.word	0x40010000
 80089f8:	40000400 	.word	0x40000400
 80089fc:	40000800 	.word	0x40000800
 8008a00:	40000c00 	.word	0x40000c00
 8008a04:	40010400 	.word	0x40010400
 8008a08:	40014000 	.word	0x40014000
 8008a0c:	40014400 	.word	0x40014400
 8008a10:	40014800 	.word	0x40014800
 8008a14:	40001800 	.word	0x40001800
 8008a18:	40001c00 	.word	0x40001c00
 8008a1c:	40002000 	.word	0x40002000

08008a20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b087      	sub	sp, #28
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	6a1b      	ldr	r3, [r3, #32]
 8008a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6a1b      	ldr	r3, [r3, #32]
 8008a36:	f023 0201 	bic.w	r2, r3, #1
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	699b      	ldr	r3, [r3, #24]
 8008a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	693a      	ldr	r2, [r7, #16]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	f023 030a 	bic.w	r3, r3, #10
 8008a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a5e:	697a      	ldr	r2, [r7, #20]
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	697a      	ldr	r2, [r7, #20]
 8008a70:	621a      	str	r2, [r3, #32]
}
 8008a72:	bf00      	nop
 8008a74:	371c      	adds	r7, #28
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr

08008a7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a7e:	b480      	push	{r7}
 8008a80:	b087      	sub	sp, #28
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	60f8      	str	r0, [r7, #12]
 8008a86:	60b9      	str	r1, [r7, #8]
 8008a88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6a1b      	ldr	r3, [r3, #32]
 8008a8e:	f023 0210 	bic.w	r2, r3, #16
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	699b      	ldr	r3, [r3, #24]
 8008a9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6a1b      	ldr	r3, [r3, #32]
 8008aa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008aa8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	031b      	lsls	r3, r3, #12
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008aba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	011b      	lsls	r3, r3, #4
 8008ac0:	693a      	ldr	r2, [r7, #16]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	693a      	ldr	r2, [r7, #16]
 8008ad0:	621a      	str	r2, [r3, #32]
}
 8008ad2:	bf00      	nop
 8008ad4:	371c      	adds	r7, #28
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr

08008ade <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b085      	sub	sp, #20
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008af4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008af6:	683a      	ldr	r2, [r7, #0]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	f043 0307 	orr.w	r3, r3, #7
 8008b00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	68fa      	ldr	r2, [r7, #12]
 8008b06:	609a      	str	r2, [r3, #8]
}
 8008b08:	bf00      	nop
 8008b0a:	3714      	adds	r7, #20
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b087      	sub	sp, #28
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]
 8008b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	021a      	lsls	r2, r3, #8
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	431a      	orrs	r2, r3
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	697a      	ldr	r2, [r7, #20]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	697a      	ldr	r2, [r7, #20]
 8008b46:	609a      	str	r2, [r3, #8]
}
 8008b48:	bf00      	nop
 8008b4a:	371c      	adds	r7, #28
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d101      	bne.n	8008b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b68:	2302      	movs	r3, #2
 8008b6a:	e06d      	b.n	8008c48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2202      	movs	r2, #2
 8008b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a30      	ldr	r2, [pc, #192]	@ (8008c54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d004      	beq.n	8008ba0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8008c58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d108      	bne.n	8008bb2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ba6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bb8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68fa      	ldr	r2, [r7, #12]
 8008bca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a20      	ldr	r2, [pc, #128]	@ (8008c54 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d022      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bde:	d01d      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a1d      	ldr	r2, [pc, #116]	@ (8008c5c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d018      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a1c      	ldr	r2, [pc, #112]	@ (8008c60 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d013      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a1a      	ldr	r2, [pc, #104]	@ (8008c64 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d00e      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a15      	ldr	r2, [pc, #84]	@ (8008c58 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d009      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a16      	ldr	r2, [pc, #88]	@ (8008c68 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d004      	beq.n	8008c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a15      	ldr	r2, [pc, #84]	@ (8008c6c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d10c      	bne.n	8008c36 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68ba      	ldr	r2, [r7, #8]
 8008c34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr
 8008c54:	40010000 	.word	0x40010000
 8008c58:	40010400 	.word	0x40010400
 8008c5c:	40000400 	.word	0x40000400
 8008c60:	40000800 	.word	0x40000800
 8008c64:	40000c00 	.word	0x40000c00
 8008c68:	40014000 	.word	0x40014000
 8008c6c:	40001800 	.word	0x40001800

08008c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d101      	bne.n	8008c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e040      	b.n	8008d04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d106      	bne.n	8008c98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7f9 f816 	bl	8001cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2224      	movs	r2, #36	@ 0x24
 8008c9c:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UART_DISABLE(huart);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f022 0201 	bic.w	r2, r2, #1
 8008cac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f8c0 	bl	8008e34 <UART_SetConfig>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d101      	bne.n	8008cbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e022      	b.n	8008d04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d002      	beq.n	8008ccc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 fb18 	bl	80092fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	685a      	ldr	r2, [r3, #4]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	689a      	ldr	r2, [r3, #8]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f042 0201 	orr.w	r2, r2, #1
 8008cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fb9f 	bl	8009440 <UART_CheckIdleState>
 8008d02:	4603      	mov	r3, r0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3708      	adds	r7, #8
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b08a      	sub	sp, #40	@ 0x28
 8008d10:	af02      	add	r7, sp, #8
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	603b      	str	r3, [r7, #0]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d20:	2b20      	cmp	r3, #32
 8008d22:	f040 8081 	bne.w	8008e28 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <HAL_UART_Transmit+0x26>
 8008d2c:	88fb      	ldrh	r3, [r7, #6]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d101      	bne.n	8008d36 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e079      	b.n	8008e2a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d101      	bne.n	8008d44 <HAL_UART_Transmit+0x38>
 8008d40:	2302      	movs	r3, #2
 8008d42:	e072      	b.n	8008e2a <HAL_UART_Transmit+0x11e>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2221      	movs	r2, #33	@ 0x21
 8008d58:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d5a:	f7f9 faad 	bl	80022b8 <HAL_GetTick>
 8008d5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	88fa      	ldrh	r2, [r7, #6]
 8008d64:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	88fa      	ldrh	r2, [r7, #6]
 8008d6c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d78:	d108      	bne.n	8008d8c <HAL_UART_Transmit+0x80>
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d104      	bne.n	8008d8c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008d82:	2300      	movs	r3, #0
 8008d84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	61bb      	str	r3, [r7, #24]
 8008d8a:	e003      	b.n	8008d94 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d90:	2300      	movs	r3, #0
 8008d92:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    while (huart->TxXferCount > 0U)
 8008d9c:	e02c      	b.n	8008df8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	2200      	movs	r2, #0
 8008da6:	2180      	movs	r1, #128	@ 0x80
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 fb7c 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d001      	beq.n	8008db8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e038      	b.n	8008e2a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d10b      	bne.n	8008dd6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	881b      	ldrh	r3, [r3, #0]
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dcc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	3302      	adds	r3, #2
 8008dd2:	61bb      	str	r3, [r7, #24]
 8008dd4:	e007      	b.n	8008de6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008dd6:	69fb      	ldr	r3, [r7, #28]
 8008dd8:	781a      	ldrb	r2, [r3, #0]
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008de0:	69fb      	ldr	r3, [r7, #28]
 8008de2:	3301      	adds	r3, #1
 8008de4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	3b01      	subs	r3, #1
 8008df0:	b29a      	uxth	r2, r3
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1cc      	bne.n	8008d9e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2140      	movs	r1, #64	@ 0x40
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	f000 fb49 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e005      	b.n	8008e2a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2220      	movs	r2, #32
 8008e22:	679a      	str	r2, [r3, #120]	@ 0x78

    return HAL_OK;
 8008e24:	2300      	movs	r3, #0
 8008e26:	e000      	b.n	8008e2a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8008e28:	2302      	movs	r3, #2
  }
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3720      	adds	r7, #32
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
	...

08008e34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	689a      	ldr	r2, [r3, #8]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	431a      	orrs	r2, r3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	431a      	orrs	r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	4ba6      	ldr	r3, [pc, #664]	@ (80090f8 <UART_SetConfig+0x2c4>)
 8008e60:	4013      	ands	r3, r2
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	6812      	ldr	r2, [r2, #0]
 8008e66:	6979      	ldr	r1, [r7, #20]
 8008e68:	430b      	orrs	r3, r1
 8008e6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68da      	ldr	r2, [r3, #12]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	430a      	orrs	r2, r1
 8008e80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6a1b      	ldr	r3, [r3, #32]
 8008e8c:	697a      	ldr	r2, [r7, #20]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a94      	ldr	r2, [pc, #592]	@ (80090fc <UART_SetConfig+0x2c8>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d120      	bne.n	8008ef2 <UART_SetConfig+0xbe>
 8008eb0:	4b93      	ldr	r3, [pc, #588]	@ (8009100 <UART_SetConfig+0x2cc>)
 8008eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eb6:	f003 0303 	and.w	r3, r3, #3
 8008eba:	2b03      	cmp	r3, #3
 8008ebc:	d816      	bhi.n	8008eec <UART_SetConfig+0xb8>
 8008ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec4 <UART_SetConfig+0x90>)
 8008ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec4:	08008ed5 	.word	0x08008ed5
 8008ec8:	08008ee1 	.word	0x08008ee1
 8008ecc:	08008edb 	.word	0x08008edb
 8008ed0:	08008ee7 	.word	0x08008ee7
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	77fb      	strb	r3, [r7, #31]
 8008ed8:	e150      	b.n	800917c <UART_SetConfig+0x348>
 8008eda:	2302      	movs	r3, #2
 8008edc:	77fb      	strb	r3, [r7, #31]
 8008ede:	e14d      	b.n	800917c <UART_SetConfig+0x348>
 8008ee0:	2304      	movs	r3, #4
 8008ee2:	77fb      	strb	r3, [r7, #31]
 8008ee4:	e14a      	b.n	800917c <UART_SetConfig+0x348>
 8008ee6:	2308      	movs	r3, #8
 8008ee8:	77fb      	strb	r3, [r7, #31]
 8008eea:	e147      	b.n	800917c <UART_SetConfig+0x348>
 8008eec:	2310      	movs	r3, #16
 8008eee:	77fb      	strb	r3, [r7, #31]
 8008ef0:	e144      	b.n	800917c <UART_SetConfig+0x348>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a83      	ldr	r2, [pc, #524]	@ (8009104 <UART_SetConfig+0x2d0>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d132      	bne.n	8008f62 <UART_SetConfig+0x12e>
 8008efc:	4b80      	ldr	r3, [pc, #512]	@ (8009100 <UART_SetConfig+0x2cc>)
 8008efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f02:	f003 030c 	and.w	r3, r3, #12
 8008f06:	2b0c      	cmp	r3, #12
 8008f08:	d828      	bhi.n	8008f5c <UART_SetConfig+0x128>
 8008f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f10 <UART_SetConfig+0xdc>)
 8008f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f10:	08008f45 	.word	0x08008f45
 8008f14:	08008f5d 	.word	0x08008f5d
 8008f18:	08008f5d 	.word	0x08008f5d
 8008f1c:	08008f5d 	.word	0x08008f5d
 8008f20:	08008f51 	.word	0x08008f51
 8008f24:	08008f5d 	.word	0x08008f5d
 8008f28:	08008f5d 	.word	0x08008f5d
 8008f2c:	08008f5d 	.word	0x08008f5d
 8008f30:	08008f4b 	.word	0x08008f4b
 8008f34:	08008f5d 	.word	0x08008f5d
 8008f38:	08008f5d 	.word	0x08008f5d
 8008f3c:	08008f5d 	.word	0x08008f5d
 8008f40:	08008f57 	.word	0x08008f57
 8008f44:	2300      	movs	r3, #0
 8008f46:	77fb      	strb	r3, [r7, #31]
 8008f48:	e118      	b.n	800917c <UART_SetConfig+0x348>
 8008f4a:	2302      	movs	r3, #2
 8008f4c:	77fb      	strb	r3, [r7, #31]
 8008f4e:	e115      	b.n	800917c <UART_SetConfig+0x348>
 8008f50:	2304      	movs	r3, #4
 8008f52:	77fb      	strb	r3, [r7, #31]
 8008f54:	e112      	b.n	800917c <UART_SetConfig+0x348>
 8008f56:	2308      	movs	r3, #8
 8008f58:	77fb      	strb	r3, [r7, #31]
 8008f5a:	e10f      	b.n	800917c <UART_SetConfig+0x348>
 8008f5c:	2310      	movs	r3, #16
 8008f5e:	77fb      	strb	r3, [r7, #31]
 8008f60:	e10c      	b.n	800917c <UART_SetConfig+0x348>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a68      	ldr	r2, [pc, #416]	@ (8009108 <UART_SetConfig+0x2d4>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d120      	bne.n	8008fae <UART_SetConfig+0x17a>
 8008f6c:	4b64      	ldr	r3, [pc, #400]	@ (8009100 <UART_SetConfig+0x2cc>)
 8008f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f72:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008f76:	2b30      	cmp	r3, #48	@ 0x30
 8008f78:	d013      	beq.n	8008fa2 <UART_SetConfig+0x16e>
 8008f7a:	2b30      	cmp	r3, #48	@ 0x30
 8008f7c:	d814      	bhi.n	8008fa8 <UART_SetConfig+0x174>
 8008f7e:	2b20      	cmp	r3, #32
 8008f80:	d009      	beq.n	8008f96 <UART_SetConfig+0x162>
 8008f82:	2b20      	cmp	r3, #32
 8008f84:	d810      	bhi.n	8008fa8 <UART_SetConfig+0x174>
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d002      	beq.n	8008f90 <UART_SetConfig+0x15c>
 8008f8a:	2b10      	cmp	r3, #16
 8008f8c:	d006      	beq.n	8008f9c <UART_SetConfig+0x168>
 8008f8e:	e00b      	b.n	8008fa8 <UART_SetConfig+0x174>
 8008f90:	2300      	movs	r3, #0
 8008f92:	77fb      	strb	r3, [r7, #31]
 8008f94:	e0f2      	b.n	800917c <UART_SetConfig+0x348>
 8008f96:	2302      	movs	r3, #2
 8008f98:	77fb      	strb	r3, [r7, #31]
 8008f9a:	e0ef      	b.n	800917c <UART_SetConfig+0x348>
 8008f9c:	2304      	movs	r3, #4
 8008f9e:	77fb      	strb	r3, [r7, #31]
 8008fa0:	e0ec      	b.n	800917c <UART_SetConfig+0x348>
 8008fa2:	2308      	movs	r3, #8
 8008fa4:	77fb      	strb	r3, [r7, #31]
 8008fa6:	e0e9      	b.n	800917c <UART_SetConfig+0x348>
 8008fa8:	2310      	movs	r3, #16
 8008faa:	77fb      	strb	r3, [r7, #31]
 8008fac:	e0e6      	b.n	800917c <UART_SetConfig+0x348>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a56      	ldr	r2, [pc, #344]	@ (800910c <UART_SetConfig+0x2d8>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d120      	bne.n	8008ffa <UART_SetConfig+0x1c6>
 8008fb8:	4b51      	ldr	r3, [pc, #324]	@ (8009100 <UART_SetConfig+0x2cc>)
 8008fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fbe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008fc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008fc4:	d013      	beq.n	8008fee <UART_SetConfig+0x1ba>
 8008fc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008fc8:	d814      	bhi.n	8008ff4 <UART_SetConfig+0x1c0>
 8008fca:	2b80      	cmp	r3, #128	@ 0x80
 8008fcc:	d009      	beq.n	8008fe2 <UART_SetConfig+0x1ae>
 8008fce:	2b80      	cmp	r3, #128	@ 0x80
 8008fd0:	d810      	bhi.n	8008ff4 <UART_SetConfig+0x1c0>
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d002      	beq.n	8008fdc <UART_SetConfig+0x1a8>
 8008fd6:	2b40      	cmp	r3, #64	@ 0x40
 8008fd8:	d006      	beq.n	8008fe8 <UART_SetConfig+0x1b4>
 8008fda:	e00b      	b.n	8008ff4 <UART_SetConfig+0x1c0>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	77fb      	strb	r3, [r7, #31]
 8008fe0:	e0cc      	b.n	800917c <UART_SetConfig+0x348>
 8008fe2:	2302      	movs	r3, #2
 8008fe4:	77fb      	strb	r3, [r7, #31]
 8008fe6:	e0c9      	b.n	800917c <UART_SetConfig+0x348>
 8008fe8:	2304      	movs	r3, #4
 8008fea:	77fb      	strb	r3, [r7, #31]
 8008fec:	e0c6      	b.n	800917c <UART_SetConfig+0x348>
 8008fee:	2308      	movs	r3, #8
 8008ff0:	77fb      	strb	r3, [r7, #31]
 8008ff2:	e0c3      	b.n	800917c <UART_SetConfig+0x348>
 8008ff4:	2310      	movs	r3, #16
 8008ff6:	77fb      	strb	r3, [r7, #31]
 8008ff8:	e0c0      	b.n	800917c <UART_SetConfig+0x348>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a44      	ldr	r2, [pc, #272]	@ (8009110 <UART_SetConfig+0x2dc>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d125      	bne.n	8009050 <UART_SetConfig+0x21c>
 8009004:	4b3e      	ldr	r3, [pc, #248]	@ (8009100 <UART_SetConfig+0x2cc>)
 8009006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800900a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800900e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009012:	d017      	beq.n	8009044 <UART_SetConfig+0x210>
 8009014:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009018:	d817      	bhi.n	800904a <UART_SetConfig+0x216>
 800901a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800901e:	d00b      	beq.n	8009038 <UART_SetConfig+0x204>
 8009020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009024:	d811      	bhi.n	800904a <UART_SetConfig+0x216>
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <UART_SetConfig+0x1fe>
 800902a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800902e:	d006      	beq.n	800903e <UART_SetConfig+0x20a>
 8009030:	e00b      	b.n	800904a <UART_SetConfig+0x216>
 8009032:	2300      	movs	r3, #0
 8009034:	77fb      	strb	r3, [r7, #31]
 8009036:	e0a1      	b.n	800917c <UART_SetConfig+0x348>
 8009038:	2302      	movs	r3, #2
 800903a:	77fb      	strb	r3, [r7, #31]
 800903c:	e09e      	b.n	800917c <UART_SetConfig+0x348>
 800903e:	2304      	movs	r3, #4
 8009040:	77fb      	strb	r3, [r7, #31]
 8009042:	e09b      	b.n	800917c <UART_SetConfig+0x348>
 8009044:	2308      	movs	r3, #8
 8009046:	77fb      	strb	r3, [r7, #31]
 8009048:	e098      	b.n	800917c <UART_SetConfig+0x348>
 800904a:	2310      	movs	r3, #16
 800904c:	77fb      	strb	r3, [r7, #31]
 800904e:	e095      	b.n	800917c <UART_SetConfig+0x348>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a2f      	ldr	r2, [pc, #188]	@ (8009114 <UART_SetConfig+0x2e0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d125      	bne.n	80090a6 <UART_SetConfig+0x272>
 800905a:	4b29      	ldr	r3, [pc, #164]	@ (8009100 <UART_SetConfig+0x2cc>)
 800905c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009060:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009064:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009068:	d017      	beq.n	800909a <UART_SetConfig+0x266>
 800906a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800906e:	d817      	bhi.n	80090a0 <UART_SetConfig+0x26c>
 8009070:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009074:	d00b      	beq.n	800908e <UART_SetConfig+0x25a>
 8009076:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800907a:	d811      	bhi.n	80090a0 <UART_SetConfig+0x26c>
 800907c:	2b00      	cmp	r3, #0
 800907e:	d003      	beq.n	8009088 <UART_SetConfig+0x254>
 8009080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009084:	d006      	beq.n	8009094 <UART_SetConfig+0x260>
 8009086:	e00b      	b.n	80090a0 <UART_SetConfig+0x26c>
 8009088:	2301      	movs	r3, #1
 800908a:	77fb      	strb	r3, [r7, #31]
 800908c:	e076      	b.n	800917c <UART_SetConfig+0x348>
 800908e:	2302      	movs	r3, #2
 8009090:	77fb      	strb	r3, [r7, #31]
 8009092:	e073      	b.n	800917c <UART_SetConfig+0x348>
 8009094:	2304      	movs	r3, #4
 8009096:	77fb      	strb	r3, [r7, #31]
 8009098:	e070      	b.n	800917c <UART_SetConfig+0x348>
 800909a:	2308      	movs	r3, #8
 800909c:	77fb      	strb	r3, [r7, #31]
 800909e:	e06d      	b.n	800917c <UART_SetConfig+0x348>
 80090a0:	2310      	movs	r3, #16
 80090a2:	77fb      	strb	r3, [r7, #31]
 80090a4:	e06a      	b.n	800917c <UART_SetConfig+0x348>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a1b      	ldr	r2, [pc, #108]	@ (8009118 <UART_SetConfig+0x2e4>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d138      	bne.n	8009122 <UART_SetConfig+0x2ee>
 80090b0:	4b13      	ldr	r3, [pc, #76]	@ (8009100 <UART_SetConfig+0x2cc>)
 80090b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090b6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80090ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090be:	d017      	beq.n	80090f0 <UART_SetConfig+0x2bc>
 80090c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090c4:	d82a      	bhi.n	800911c <UART_SetConfig+0x2e8>
 80090c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090ca:	d00b      	beq.n	80090e4 <UART_SetConfig+0x2b0>
 80090cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090d0:	d824      	bhi.n	800911c <UART_SetConfig+0x2e8>
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d003      	beq.n	80090de <UART_SetConfig+0x2aa>
 80090d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090da:	d006      	beq.n	80090ea <UART_SetConfig+0x2b6>
 80090dc:	e01e      	b.n	800911c <UART_SetConfig+0x2e8>
 80090de:	2300      	movs	r3, #0
 80090e0:	77fb      	strb	r3, [r7, #31]
 80090e2:	e04b      	b.n	800917c <UART_SetConfig+0x348>
 80090e4:	2302      	movs	r3, #2
 80090e6:	77fb      	strb	r3, [r7, #31]
 80090e8:	e048      	b.n	800917c <UART_SetConfig+0x348>
 80090ea:	2304      	movs	r3, #4
 80090ec:	77fb      	strb	r3, [r7, #31]
 80090ee:	e045      	b.n	800917c <UART_SetConfig+0x348>
 80090f0:	2308      	movs	r3, #8
 80090f2:	77fb      	strb	r3, [r7, #31]
 80090f4:	e042      	b.n	800917c <UART_SetConfig+0x348>
 80090f6:	bf00      	nop
 80090f8:	efff69f3 	.word	0xefff69f3
 80090fc:	40011000 	.word	0x40011000
 8009100:	40023800 	.word	0x40023800
 8009104:	40004400 	.word	0x40004400
 8009108:	40004800 	.word	0x40004800
 800910c:	40004c00 	.word	0x40004c00
 8009110:	40005000 	.word	0x40005000
 8009114:	40011400 	.word	0x40011400
 8009118:	40007800 	.word	0x40007800
 800911c:	2310      	movs	r3, #16
 800911e:	77fb      	strb	r3, [r7, #31]
 8009120:	e02c      	b.n	800917c <UART_SetConfig+0x348>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a72      	ldr	r2, [pc, #456]	@ (80092f0 <UART_SetConfig+0x4bc>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d125      	bne.n	8009178 <UART_SetConfig+0x344>
 800912c:	4b71      	ldr	r3, [pc, #452]	@ (80092f4 <UART_SetConfig+0x4c0>)
 800912e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009132:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009136:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800913a:	d017      	beq.n	800916c <UART_SetConfig+0x338>
 800913c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009140:	d817      	bhi.n	8009172 <UART_SetConfig+0x33e>
 8009142:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009146:	d00b      	beq.n	8009160 <UART_SetConfig+0x32c>
 8009148:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800914c:	d811      	bhi.n	8009172 <UART_SetConfig+0x33e>
 800914e:	2b00      	cmp	r3, #0
 8009150:	d003      	beq.n	800915a <UART_SetConfig+0x326>
 8009152:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009156:	d006      	beq.n	8009166 <UART_SetConfig+0x332>
 8009158:	e00b      	b.n	8009172 <UART_SetConfig+0x33e>
 800915a:	2300      	movs	r3, #0
 800915c:	77fb      	strb	r3, [r7, #31]
 800915e:	e00d      	b.n	800917c <UART_SetConfig+0x348>
 8009160:	2302      	movs	r3, #2
 8009162:	77fb      	strb	r3, [r7, #31]
 8009164:	e00a      	b.n	800917c <UART_SetConfig+0x348>
 8009166:	2304      	movs	r3, #4
 8009168:	77fb      	strb	r3, [r7, #31]
 800916a:	e007      	b.n	800917c <UART_SetConfig+0x348>
 800916c:	2308      	movs	r3, #8
 800916e:	77fb      	strb	r3, [r7, #31]
 8009170:	e004      	b.n	800917c <UART_SetConfig+0x348>
 8009172:	2310      	movs	r3, #16
 8009174:	77fb      	strb	r3, [r7, #31]
 8009176:	e001      	b.n	800917c <UART_SetConfig+0x348>
 8009178:	2310      	movs	r3, #16
 800917a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	69db      	ldr	r3, [r3, #28]
 8009180:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009184:	d15b      	bne.n	800923e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009186:	7ffb      	ldrb	r3, [r7, #31]
 8009188:	2b08      	cmp	r3, #8
 800918a:	d828      	bhi.n	80091de <UART_SetConfig+0x3aa>
 800918c:	a201      	add	r2, pc, #4	@ (adr r2, 8009194 <UART_SetConfig+0x360>)
 800918e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009192:	bf00      	nop
 8009194:	080091b9 	.word	0x080091b9
 8009198:	080091c1 	.word	0x080091c1
 800919c:	080091c9 	.word	0x080091c9
 80091a0:	080091df 	.word	0x080091df
 80091a4:	080091cf 	.word	0x080091cf
 80091a8:	080091df 	.word	0x080091df
 80091ac:	080091df 	.word	0x080091df
 80091b0:	080091df 	.word	0x080091df
 80091b4:	080091d7 	.word	0x080091d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091b8:	f7fd fecc 	bl	8006f54 <HAL_RCC_GetPCLK1Freq>
 80091bc:	61b8      	str	r0, [r7, #24]
        break;
 80091be:	e013      	b.n	80091e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091c0:	f7fd fedc 	bl	8006f7c <HAL_RCC_GetPCLK2Freq>
 80091c4:	61b8      	str	r0, [r7, #24]
        break;
 80091c6:	e00f      	b.n	80091e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091c8:	4b4b      	ldr	r3, [pc, #300]	@ (80092f8 <UART_SetConfig+0x4c4>)
 80091ca:	61bb      	str	r3, [r7, #24]
        break;
 80091cc:	e00c      	b.n	80091e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091ce:	f7fd fdaf 	bl	8006d30 <HAL_RCC_GetSysClockFreq>
 80091d2:	61b8      	str	r0, [r7, #24]
        break;
 80091d4:	e008      	b.n	80091e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091da:	61bb      	str	r3, [r7, #24]
        break;
 80091dc:	e004      	b.n	80091e8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80091de:	2300      	movs	r3, #0
 80091e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80091e2:	2301      	movs	r3, #1
 80091e4:	77bb      	strb	r3, [r7, #30]
        break;
 80091e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d074      	beq.n	80092d8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	005a      	lsls	r2, r3, #1
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	085b      	lsrs	r3, r3, #1
 80091f8:	441a      	add	r2, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009202:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	2b0f      	cmp	r3, #15
 8009208:	d916      	bls.n	8009238 <UART_SetConfig+0x404>
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009210:	d212      	bcs.n	8009238 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	b29b      	uxth	r3, r3
 8009216:	f023 030f 	bic.w	r3, r3, #15
 800921a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	085b      	lsrs	r3, r3, #1
 8009220:	b29b      	uxth	r3, r3
 8009222:	f003 0307 	and.w	r3, r3, #7
 8009226:	b29a      	uxth	r2, r3
 8009228:	89fb      	ldrh	r3, [r7, #14]
 800922a:	4313      	orrs	r3, r2
 800922c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	89fa      	ldrh	r2, [r7, #14]
 8009234:	60da      	str	r2, [r3, #12]
 8009236:	e04f      	b.n	80092d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009238:	2301      	movs	r3, #1
 800923a:	77bb      	strb	r3, [r7, #30]
 800923c:	e04c      	b.n	80092d8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800923e:	7ffb      	ldrb	r3, [r7, #31]
 8009240:	2b08      	cmp	r3, #8
 8009242:	d828      	bhi.n	8009296 <UART_SetConfig+0x462>
 8009244:	a201      	add	r2, pc, #4	@ (adr r2, 800924c <UART_SetConfig+0x418>)
 8009246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924a:	bf00      	nop
 800924c:	08009271 	.word	0x08009271
 8009250:	08009279 	.word	0x08009279
 8009254:	08009281 	.word	0x08009281
 8009258:	08009297 	.word	0x08009297
 800925c:	08009287 	.word	0x08009287
 8009260:	08009297 	.word	0x08009297
 8009264:	08009297 	.word	0x08009297
 8009268:	08009297 	.word	0x08009297
 800926c:	0800928f 	.word	0x0800928f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009270:	f7fd fe70 	bl	8006f54 <HAL_RCC_GetPCLK1Freq>
 8009274:	61b8      	str	r0, [r7, #24]
        break;
 8009276:	e013      	b.n	80092a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009278:	f7fd fe80 	bl	8006f7c <HAL_RCC_GetPCLK2Freq>
 800927c:	61b8      	str	r0, [r7, #24]
        break;
 800927e:	e00f      	b.n	80092a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009280:	4b1d      	ldr	r3, [pc, #116]	@ (80092f8 <UART_SetConfig+0x4c4>)
 8009282:	61bb      	str	r3, [r7, #24]
        break;
 8009284:	e00c      	b.n	80092a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009286:	f7fd fd53 	bl	8006d30 <HAL_RCC_GetSysClockFreq>
 800928a:	61b8      	str	r0, [r7, #24]
        break;
 800928c:	e008      	b.n	80092a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800928e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009292:	61bb      	str	r3, [r7, #24]
        break;
 8009294:	e004      	b.n	80092a0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009296:	2300      	movs	r3, #0
 8009298:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	77bb      	strb	r3, [r7, #30]
        break;
 800929e:	bf00      	nop
    }

    if (pclk != 0U)
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d018      	beq.n	80092d8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	085a      	lsrs	r2, r3, #1
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	441a      	add	r2, r3
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80092b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	2b0f      	cmp	r3, #15
 80092be:	d909      	bls.n	80092d4 <UART_SetConfig+0x4a0>
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092c6:	d205      	bcs.n	80092d4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	60da      	str	r2, [r3, #12]
 80092d2:	e001      	b.n	80092d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2200      	movs	r2, #0
 80092dc:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->TxISR = NULL;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2200      	movs	r2, #0
 80092e2:	669a      	str	r2, [r3, #104]	@ 0x68

  return ret;
 80092e4:	7fbb      	ldrb	r3, [r7, #30]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3720      	adds	r7, #32
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop
 80092f0:	40007c00 	.word	0x40007c00
 80092f4:	40023800 	.word	0x40023800
 80092f8:	00f42400 	.word	0x00f42400

080092fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009308:	f003 0301 	and.w	r3, r3, #1
 800930c:	2b00      	cmp	r3, #0
 800930e:	d00a      	beq.n	8009326 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	430a      	orrs	r2, r1
 8009324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800932a:	f003 0302 	and.w	r3, r3, #2
 800932e:	2b00      	cmp	r3, #0
 8009330:	d00a      	beq.n	8009348 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	430a      	orrs	r2, r1
 8009346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800934c:	f003 0304 	and.w	r3, r3, #4
 8009350:	2b00      	cmp	r3, #0
 8009352:	d00a      	beq.n	800936a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800936e:	f003 0308 	and.w	r3, r3, #8
 8009372:	2b00      	cmp	r3, #0
 8009374:	d00a      	beq.n	800938c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	430a      	orrs	r2, r1
 800938a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009390:	f003 0310 	and.w	r3, r3, #16
 8009394:	2b00      	cmp	r3, #0
 8009396:	d00a      	beq.n	80093ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	430a      	orrs	r2, r1
 80093ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093b2:	f003 0320 	and.w	r3, r3, #32
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00a      	beq.n	80093d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	430a      	orrs	r2, r1
 80093ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d01a      	beq.n	8009412 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	430a      	orrs	r2, r1
 80093f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093fa:	d10a      	bne.n	8009412 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	430a      	orrs	r2, r1
 8009410:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00a      	beq.n	8009434 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	430a      	orrs	r2, r1
 8009432:	605a      	str	r2, [r3, #4]
  }
}
 8009434:	bf00      	nop
 8009436:	370c      	adds	r7, #12
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr

08009440 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b086      	sub	sp, #24
 8009444:	af02      	add	r7, sp, #8
 8009446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009450:	f7f8 ff32 	bl	80022b8 <HAL_GetTick>
 8009454:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f003 0308 	and.w	r3, r3, #8
 8009460:	2b08      	cmp	r3, #8
 8009462:	d10e      	bne.n	8009482 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009464:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009468:	9300      	str	r3, [sp, #0]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f000 f817 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 8009478:	4603      	mov	r3, r0
 800947a:	2b00      	cmp	r3, #0
 800947c:	d001      	beq.n	8009482 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800947e:	2303      	movs	r3, #3
 8009480:	e00d      	b.n	800949e <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2220      	movs	r2, #32
 8009486:	679a      	str	r2, [r3, #120]	@ 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2220      	movs	r2, #32
 800948c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_UNLOCK(huart);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b09c      	sub	sp, #112	@ 0x70
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	60f8      	str	r0, [r7, #12]
 80094ae:	60b9      	str	r1, [r7, #8]
 80094b0:	603b      	str	r3, [r7, #0]
 80094b2:	4613      	mov	r3, r2
 80094b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094b6:	e0a5      	b.n	8009604 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094be:	f000 80a1 	beq.w	8009604 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094c2:	f7f8 fef9 	bl	80022b8 <HAL_GetTick>
 80094c6:	4602      	mov	r2, r0
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d302      	bcc.n	80094d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80094d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d13e      	bne.n	8009556 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094e0:	e853 3f00 	ldrex	r3, [r3]
 80094e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80094e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094e8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80094ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	461a      	mov	r2, r3
 80094f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80094fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e6      	bne.n	80094d8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009514:	e853 3f00 	ldrex	r3, [r3]
 8009518:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800951a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951c:	f023 0301 	bic.w	r3, r3, #1
 8009520:	663b      	str	r3, [r7, #96]	@ 0x60
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	3308      	adds	r3, #8
 8009528:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800952a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800952c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009530:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009532:	e841 2300 	strex	r3, r2, [r1]
 8009536:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1e5      	bne.n	800950a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2220      	movs	r2, #32
 8009542:	679a      	str	r2, [r3, #120]	@ 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2220      	movs	r2, #32
 8009548:	67da      	str	r2, [r3, #124]	@ 0x7c

        __HAL_UNLOCK(huart);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        return HAL_TIMEOUT;
 8009552:	2303      	movs	r3, #3
 8009554:	e067      	b.n	8009626 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f003 0304 	and.w	r3, r3, #4
 8009560:	2b00      	cmp	r3, #0
 8009562:	d04f      	beq.n	8009604 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	69db      	ldr	r3, [r3, #28]
 800956a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800956e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009572:	d147      	bne.n	8009604 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800957c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009586:	e853 3f00 	ldrex	r3, [r3]
 800958a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800958c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009592:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	461a      	mov	r2, r3
 800959a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800959c:	637b      	str	r3, [r7, #52]	@ 0x34
 800959e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80095a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095a4:	e841 2300 	strex	r3, r2, [r1]
 80095a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80095aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d1e6      	bne.n	800957e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	3308      	adds	r3, #8
 80095b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	e853 3f00 	ldrex	r3, [r3]
 80095be:	613b      	str	r3, [r7, #16]
   return(result);
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	f023 0301 	bic.w	r3, r3, #1
 80095c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	3308      	adds	r3, #8
 80095ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80095d0:	623a      	str	r2, [r7, #32]
 80095d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d4:	69f9      	ldr	r1, [r7, #28]
 80095d6:	6a3a      	ldr	r2, [r7, #32]
 80095d8:	e841 2300 	strex	r3, r2, [r1]
 80095dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d1e5      	bne.n	80095b0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2220      	movs	r2, #32
 80095e8:	679a      	str	r2, [r3, #120]	@ 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2220      	movs	r2, #32
 80095ee:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	2220      	movs	r2, #32
 80095f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_TIMEOUT;
 8009600:	2303      	movs	r3, #3
 8009602:	e010      	b.n	8009626 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	69da      	ldr	r2, [r3, #28]
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	4013      	ands	r3, r2
 800960e:	68ba      	ldr	r2, [r7, #8]
 8009610:	429a      	cmp	r2, r3
 8009612:	bf0c      	ite	eq
 8009614:	2301      	moveq	r3, #1
 8009616:	2300      	movne	r3, #0
 8009618:	b2db      	uxtb	r3, r3
 800961a:	461a      	mov	r2, r3
 800961c:	79fb      	ldrb	r3, [r7, #7]
 800961e:	429a      	cmp	r2, r3
 8009620:	f43f af4a 	beq.w	80094b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3770      	adds	r7, #112	@ 0x70
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
	...

08009630 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009630:	b084      	sub	sp, #16
 8009632:	b580      	push	{r7, lr}
 8009634:	b084      	sub	sp, #16
 8009636:	af00      	add	r7, sp, #0
 8009638:	6078      	str	r0, [r7, #4]
 800963a:	f107 001c 	add.w	r0, r7, #28
 800963e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009644:	2b01      	cmp	r3, #1
 8009646:	d120      	bne.n	800968a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800964c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68da      	ldr	r2, [r3, #12]
 8009658:	4b20      	ldr	r3, [pc, #128]	@ (80096dc <USB_CoreInit+0xac>)
 800965a:	4013      	ands	r3, r2
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800966c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966e:	2b01      	cmp	r3, #1
 8009670:	d105      	bne.n	800967e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 fa92 	bl	8009ba8 <USB_CoreReset>
 8009684:	4603      	mov	r3, r0
 8009686:	73fb      	strb	r3, [r7, #15]
 8009688:	e010      	b.n	80096ac <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 fa86 	bl	8009ba8 <USB_CoreReset>
 800969c:	4603      	mov	r3, r0
 800969e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80096ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d10b      	bne.n	80096ca <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f043 0206 	orr.w	r2, r3, #6
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	f043 0220 	orr.w	r2, r3, #32
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80096ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80096d6:	b004      	add	sp, #16
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	ffbdffbf 	.word	0xffbdffbf

080096e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	f023 0201 	bic.w	r2, r3, #1
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	370c      	adds	r7, #12
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr

08009702 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009702:	b580      	push	{r7, lr}
 8009704:	b084      	sub	sp, #16
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
 800970a:	460b      	mov	r3, r1
 800970c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800970e:	2300      	movs	r3, #0
 8009710:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800971e:	78fb      	ldrb	r3, [r7, #3]
 8009720:	2b01      	cmp	r3, #1
 8009722:	d115      	bne.n	8009750 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	68db      	ldr	r3, [r3, #12]
 8009728:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009730:	2001      	movs	r0, #1
 8009732:	f7f8 fdcd 	bl	80022d0 <HAL_Delay>
      ms++;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	3301      	adds	r3, #1
 800973a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f000 fa25 	bl	8009b8c <USB_GetMode>
 8009742:	4603      	mov	r3, r0
 8009744:	2b01      	cmp	r3, #1
 8009746:	d01e      	beq.n	8009786 <USB_SetCurrentMode+0x84>
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b31      	cmp	r3, #49	@ 0x31
 800974c:	d9f0      	bls.n	8009730 <USB_SetCurrentMode+0x2e>
 800974e:	e01a      	b.n	8009786 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009750:	78fb      	ldrb	r3, [r7, #3]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d115      	bne.n	8009782 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009762:	2001      	movs	r0, #1
 8009764:	f7f8 fdb4 	bl	80022d0 <HAL_Delay>
      ms++;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	3301      	adds	r3, #1
 800976c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 fa0c 	bl	8009b8c <USB_GetMode>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	d005      	beq.n	8009786 <USB_SetCurrentMode+0x84>
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2b31      	cmp	r3, #49	@ 0x31
 800977e:	d9f0      	bls.n	8009762 <USB_SetCurrentMode+0x60>
 8009780:	e001      	b.n	8009786 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e005      	b.n	8009792 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2b32      	cmp	r3, #50	@ 0x32
 800978a:	d101      	bne.n	8009790 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800978c:	2301      	movs	r3, #1
 800978e:	e000      	b.n	8009792 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009790:	2300      	movs	r3, #0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3710      	adds	r7, #16
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
	...

0800979c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800979c:	b084      	sub	sp, #16
 800979e:	b580      	push	{r7, lr}
 80097a0:	b086      	sub	sp, #24
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80097aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80097b6:	2300      	movs	r3, #0
 80097b8:	613b      	str	r3, [r7, #16]
 80097ba:	e009      	b.n	80097d0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	3340      	adds	r3, #64	@ 0x40
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	2200      	movs	r2, #0
 80097c8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	3301      	adds	r3, #1
 80097ce:	613b      	str	r3, [r7, #16]
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	2b0e      	cmp	r3, #14
 80097d4:	d9f2      	bls.n	80097bc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80097d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d11c      	bne.n	8009816 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80097ea:	f043 0302 	orr.w	r3, r3, #2
 80097ee:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097f4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	601a      	str	r2, [r3, #0]
 8009814:	e005      	b.n	8009822 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800981a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009828:	461a      	mov	r2, r3
 800982a:	2300      	movs	r3, #0
 800982c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009834:	4619      	mov	r1, r3
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800983c:	461a      	mov	r2, r3
 800983e:	680b      	ldr	r3, [r1, #0]
 8009840:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009844:	2b01      	cmp	r3, #1
 8009846:	d10c      	bne.n	8009862 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800984a:	2b00      	cmp	r3, #0
 800984c:	d104      	bne.n	8009858 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800984e:	2100      	movs	r1, #0
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f961 	bl	8009b18 <USB_SetDevSpeed>
 8009856:	e008      	b.n	800986a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009858:	2101      	movs	r1, #1
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 f95c 	bl	8009b18 <USB_SetDevSpeed>
 8009860:	e003      	b.n	800986a <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009862:	2103      	movs	r1, #3
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 f957 	bl	8009b18 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800986a:	2110      	movs	r1, #16
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f8f3 	bl	8009a58 <USB_FlushTxFifo>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8009878:	2301      	movs	r3, #1
 800987a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f91d 	bl	8009abc <USB_FlushRxFifo>
 8009882:	4603      	mov	r3, r0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d001      	beq.n	800988c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8009888:	2301      	movs	r3, #1
 800988a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009892:	461a      	mov	r2, r3
 8009894:	2300      	movs	r3, #0
 8009896:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800989e:	461a      	mov	r2, r3
 80098a0:	2300      	movs	r3, #0
 80098a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098aa:	461a      	mov	r2, r3
 80098ac:	2300      	movs	r3, #0
 80098ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098b0:	2300      	movs	r3, #0
 80098b2:	613b      	str	r3, [r7, #16]
 80098b4:	e043      	b.n	800993e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	015a      	lsls	r2, r3, #5
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	4413      	add	r3, r2
 80098be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098cc:	d118      	bne.n	8009900 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10a      	bne.n	80098ea <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	015a      	lsls	r2, r3, #5
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	4413      	add	r3, r2
 80098dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098e0:	461a      	mov	r2, r3
 80098e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80098e6:	6013      	str	r3, [r2, #0]
 80098e8:	e013      	b.n	8009912 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	015a      	lsls	r2, r3, #5
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	4413      	add	r3, r2
 80098f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098f6:	461a      	mov	r2, r3
 80098f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80098fc:	6013      	str	r3, [r2, #0]
 80098fe:	e008      	b.n	8009912 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	015a      	lsls	r2, r3, #5
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	4413      	add	r3, r2
 8009908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800990c:	461a      	mov	r2, r3
 800990e:	2300      	movs	r3, #0
 8009910:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	015a      	lsls	r2, r3, #5
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	4413      	add	r3, r2
 800991a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800991e:	461a      	mov	r2, r3
 8009920:	2300      	movs	r3, #0
 8009922:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	015a      	lsls	r2, r3, #5
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	4413      	add	r3, r2
 800992c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009930:	461a      	mov	r2, r3
 8009932:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009936:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	3301      	adds	r3, #1
 800993c:	613b      	str	r3, [r7, #16]
 800993e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009940:	693a      	ldr	r2, [r7, #16]
 8009942:	429a      	cmp	r2, r3
 8009944:	d3b7      	bcc.n	80098b6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009946:	2300      	movs	r3, #0
 8009948:	613b      	str	r3, [r7, #16]
 800994a:	e043      	b.n	80099d4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	015a      	lsls	r2, r3, #5
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	4413      	add	r3, r2
 8009954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800995e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009962:	d118      	bne.n	8009996 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d10a      	bne.n	8009980 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	015a      	lsls	r2, r3, #5
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	4413      	add	r3, r2
 8009972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009976:	461a      	mov	r2, r3
 8009978:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800997c:	6013      	str	r3, [r2, #0]
 800997e:	e013      	b.n	80099a8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	015a      	lsls	r2, r3, #5
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	4413      	add	r3, r2
 8009988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800998c:	461a      	mov	r2, r3
 800998e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009992:	6013      	str	r3, [r2, #0]
 8009994:	e008      	b.n	80099a8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	015a      	lsls	r2, r3, #5
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	4413      	add	r3, r2
 800999e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099a2:	461a      	mov	r2, r3
 80099a4:	2300      	movs	r3, #0
 80099a6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	015a      	lsls	r2, r3, #5
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	4413      	add	r3, r2
 80099b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b4:	461a      	mov	r2, r3
 80099b6:	2300      	movs	r3, #0
 80099b8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	015a      	lsls	r2, r3, #5
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	4413      	add	r3, r2
 80099c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c6:	461a      	mov	r2, r3
 80099c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80099cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	3301      	adds	r3, #1
 80099d2:	613b      	str	r3, [r7, #16]
 80099d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d6:	693a      	ldr	r2, [r7, #16]
 80099d8:	429a      	cmp	r2, r3
 80099da:	d3b7      	bcc.n	800994c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099e2:	691b      	ldr	r3, [r3, #16]
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80099ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80099ee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80099fc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80099fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d105      	bne.n	8009a10 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	699b      	ldr	r3, [r3, #24]
 8009a08:	f043 0210 	orr.w	r2, r3, #16
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	699a      	ldr	r2, [r3, #24]
 8009a14:	4b0e      	ldr	r3, [pc, #56]	@ (8009a50 <USB_DevInit+0x2b4>)
 8009a16:	4313      	orrs	r3, r2
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d005      	beq.n	8009a2e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	699b      	ldr	r3, [r3, #24]
 8009a26:	f043 0208 	orr.w	r2, r3, #8
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d105      	bne.n	8009a40 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	699a      	ldr	r2, [r3, #24]
 8009a38:	4b06      	ldr	r3, [pc, #24]	@ (8009a54 <USB_DevInit+0x2b8>)
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3718      	adds	r7, #24
 8009a46:	46bd      	mov	sp, r7
 8009a48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009a4c:	b004      	add	sp, #16
 8009a4e:	4770      	bx	lr
 8009a50:	803c3800 	.word	0x803c3800
 8009a54:	40000004 	.word	0x40000004

08009a58 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b085      	sub	sp, #20
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009a62:	2300      	movs	r3, #0
 8009a64:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	60fb      	str	r3, [r7, #12]
 8009a6c:	4a12      	ldr	r2, [pc, #72]	@ (8009ab8 <USB_FlushTxFifo+0x60>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d901      	bls.n	8009a76 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009a72:	2303      	movs	r3, #3
 8009a74:	e01a      	b.n	8009aac <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	daf3      	bge.n	8009a66 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	019b      	lsls	r3, r3, #6
 8009a86:	f043 0220 	orr.w	r2, r3, #32
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	3301      	adds	r3, #1
 8009a92:	60fb      	str	r3, [r7, #12]
 8009a94:	4a08      	ldr	r2, [pc, #32]	@ (8009ab8 <USB_FlushTxFifo+0x60>)
 8009a96:	4293      	cmp	r3, r2
 8009a98:	d901      	bls.n	8009a9e <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8009a9a:	2303      	movs	r3, #3
 8009a9c:	e006      	b.n	8009aac <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	691b      	ldr	r3, [r3, #16]
 8009aa2:	f003 0320 	and.w	r3, r3, #32
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	d0f1      	beq.n	8009a8e <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3714      	adds	r7, #20
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr
 8009ab8:	00030d40 	.word	0x00030d40

08009abc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	3301      	adds	r3, #1
 8009acc:	60fb      	str	r3, [r7, #12]
 8009ace:	4a11      	ldr	r2, [pc, #68]	@ (8009b14 <USB_FlushRxFifo+0x58>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d901      	bls.n	8009ad8 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e017      	b.n	8009b08 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	691b      	ldr	r3, [r3, #16]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	daf3      	bge.n	8009ac8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2210      	movs	r2, #16
 8009ae8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3301      	adds	r3, #1
 8009aee:	60fb      	str	r3, [r7, #12]
 8009af0:	4a08      	ldr	r2, [pc, #32]	@ (8009b14 <USB_FlushRxFifo+0x58>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d901      	bls.n	8009afa <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e006      	b.n	8009b08 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	691b      	ldr	r3, [r3, #16]
 8009afe:	f003 0310 	and.w	r3, r3, #16
 8009b02:	2b10      	cmp	r3, #16
 8009b04:	d0f1      	beq.n	8009aea <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8009b06:	2300      	movs	r3, #0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3714      	adds	r7, #20
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr
 8009b14:	00030d40 	.word	0x00030d40

08009b18 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b085      	sub	sp, #20
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	460b      	mov	r3, r1
 8009b22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	78fb      	ldrb	r3, [r7, #3]
 8009b32:	68f9      	ldr	r1, [r7, #12]
 8009b34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3714      	adds	r7, #20
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr

08009b4a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b085      	sub	sp, #20
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b64:	f023 0303 	bic.w	r3, r3, #3
 8009b68:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b78:	f043 0302 	orr.w	r3, r3, #2
 8009b7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009b7e:	2300      	movs	r3, #0
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3714      	adds	r7, #20
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b083      	sub	sp, #12
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	695b      	ldr	r3, [r3, #20]
 8009b98:	f003 0301 	and.w	r3, r3, #1
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	370c      	adds	r7, #12
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b085      	sub	sp, #20
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	60fb      	str	r3, [r7, #12]
 8009bba:	4a13      	ldr	r2, [pc, #76]	@ (8009c08 <USB_CoreReset+0x60>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d901      	bls.n	8009bc4 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e01a      	b.n	8009bfa <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	691b      	ldr	r3, [r3, #16]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	daf3      	bge.n	8009bb4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	691b      	ldr	r3, [r3, #16]
 8009bd4:	f043 0201 	orr.w	r2, r3, #1
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	3301      	adds	r3, #1
 8009be0:	60fb      	str	r3, [r7, #12]
 8009be2:	4a09      	ldr	r2, [pc, #36]	@ (8009c08 <USB_CoreReset+0x60>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d901      	bls.n	8009bec <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8009be8:	2303      	movs	r3, #3
 8009bea:	e006      	b.n	8009bfa <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	691b      	ldr	r3, [r3, #16]
 8009bf0:	f003 0301 	and.w	r3, r3, #1
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d0f1      	beq.n	8009bdc <USB_CoreReset+0x34>

  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3714      	adds	r7, #20
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr
 8009c06:	bf00      	nop
 8009c08:	00030d40 	.word	0x00030d40

08009c0c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8009c12:	4b8d      	ldr	r3, [pc, #564]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c14:	22c0      	movs	r2, #192	@ 0xc0
 8009c16:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8009c18:	4b8b      	ldr	r3, [pc, #556]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c1a:	22a8      	movs	r2, #168	@ 0xa8
 8009c1c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8009c1e:	4b8a      	ldr	r3, [pc, #552]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c20:	2201      	movs	r2, #1
 8009c22:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 40;
 8009c24:	4b88      	ldr	r3, [pc, #544]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c26:	2228      	movs	r2, #40	@ 0x28
 8009c28:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8009c2a:	4b88      	ldr	r3, [pc, #544]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009c2c:	22ff      	movs	r2, #255	@ 0xff
 8009c2e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009c30:	4b86      	ldr	r3, [pc, #536]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009c32:	22ff      	movs	r2, #255	@ 0xff
 8009c34:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8009c36:	4b85      	ldr	r3, [pc, #532]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009c38:	22ff      	movs	r2, #255	@ 0xff
 8009c3a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009c3c:	4b83      	ldr	r3, [pc, #524]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009c42:	4b83      	ldr	r3, [pc, #524]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009c44:	22c0      	movs	r2, #192	@ 0xc0
 8009c46:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009c48:	4b81      	ldr	r3, [pc, #516]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009c4a:	22a8      	movs	r2, #168	@ 0xa8
 8009c4c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8009c4e:	4b80      	ldr	r3, [pc, #512]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009c50:	2201      	movs	r2, #1
 8009c52:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009c54:	4b7e      	ldr	r3, [pc, #504]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009c56:	2201      	movs	r2, #1
 8009c58:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 8009c5a:	f000 ff7a 	bl	800ab52 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009c5e:	4b7a      	ldr	r3, [pc, #488]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	061a      	lsls	r2, r3, #24
 8009c64:	4b78      	ldr	r3, [pc, #480]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c66:	785b      	ldrb	r3, [r3, #1]
 8009c68:	041b      	lsls	r3, r3, #16
 8009c6a:	431a      	orrs	r2, r3
 8009c6c:	4b76      	ldr	r3, [pc, #472]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c6e:	789b      	ldrb	r3, [r3, #2]
 8009c70:	021b      	lsls	r3, r3, #8
 8009c72:	4313      	orrs	r3, r2
 8009c74:	4a74      	ldr	r2, [pc, #464]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c76:	78d2      	ldrb	r2, [r2, #3]
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	061a      	lsls	r2, r3, #24
 8009c7c:	4b72      	ldr	r3, [pc, #456]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	0619      	lsls	r1, r3, #24
 8009c82:	4b71      	ldr	r3, [pc, #452]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c84:	785b      	ldrb	r3, [r3, #1]
 8009c86:	041b      	lsls	r3, r3, #16
 8009c88:	4319      	orrs	r1, r3
 8009c8a:	4b6f      	ldr	r3, [pc, #444]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c8c:	789b      	ldrb	r3, [r3, #2]
 8009c8e:	021b      	lsls	r3, r3, #8
 8009c90:	430b      	orrs	r3, r1
 8009c92:	496d      	ldr	r1, [pc, #436]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009c94:	78c9      	ldrb	r1, [r1, #3]
 8009c96:	430b      	orrs	r3, r1
 8009c98:	021b      	lsls	r3, r3, #8
 8009c9a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009c9e:	431a      	orrs	r2, r3
 8009ca0:	4b69      	ldr	r3, [pc, #420]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	0619      	lsls	r1, r3, #24
 8009ca6:	4b68      	ldr	r3, [pc, #416]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009ca8:	785b      	ldrb	r3, [r3, #1]
 8009caa:	041b      	lsls	r3, r3, #16
 8009cac:	4319      	orrs	r1, r3
 8009cae:	4b66      	ldr	r3, [pc, #408]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009cb0:	789b      	ldrb	r3, [r3, #2]
 8009cb2:	021b      	lsls	r3, r3, #8
 8009cb4:	430b      	orrs	r3, r1
 8009cb6:	4964      	ldr	r1, [pc, #400]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009cb8:	78c9      	ldrb	r1, [r1, #3]
 8009cba:	430b      	orrs	r3, r1
 8009cbc:	0a1b      	lsrs	r3, r3, #8
 8009cbe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009cc2:	431a      	orrs	r2, r3
 8009cc4:	4b60      	ldr	r3, [pc, #384]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	0619      	lsls	r1, r3, #24
 8009cca:	4b5f      	ldr	r3, [pc, #380]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009ccc:	785b      	ldrb	r3, [r3, #1]
 8009cce:	041b      	lsls	r3, r3, #16
 8009cd0:	4319      	orrs	r1, r3
 8009cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009cd4:	789b      	ldrb	r3, [r3, #2]
 8009cd6:	021b      	lsls	r3, r3, #8
 8009cd8:	430b      	orrs	r3, r1
 8009cda:	495b      	ldr	r1, [pc, #364]	@ (8009e48 <MX_LWIP_Init+0x23c>)
 8009cdc:	78c9      	ldrb	r1, [r1, #3]
 8009cde:	430b      	orrs	r3, r1
 8009ce0:	0e1b      	lsrs	r3, r3, #24
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	4a5b      	ldr	r2, [pc, #364]	@ (8009e54 <MX_LWIP_Init+0x248>)
 8009ce6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8009ce8:	4b58      	ldr	r3, [pc, #352]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	061a      	lsls	r2, r3, #24
 8009cee:	4b57      	ldr	r3, [pc, #348]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009cf0:	785b      	ldrb	r3, [r3, #1]
 8009cf2:	041b      	lsls	r3, r3, #16
 8009cf4:	431a      	orrs	r2, r3
 8009cf6:	4b55      	ldr	r3, [pc, #340]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009cf8:	789b      	ldrb	r3, [r3, #2]
 8009cfa:	021b      	lsls	r3, r3, #8
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	4a53      	ldr	r2, [pc, #332]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d00:	78d2      	ldrb	r2, [r2, #3]
 8009d02:	4313      	orrs	r3, r2
 8009d04:	061a      	lsls	r2, r3, #24
 8009d06:	4b51      	ldr	r3, [pc, #324]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	0619      	lsls	r1, r3, #24
 8009d0c:	4b4f      	ldr	r3, [pc, #316]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d0e:	785b      	ldrb	r3, [r3, #1]
 8009d10:	041b      	lsls	r3, r3, #16
 8009d12:	4319      	orrs	r1, r3
 8009d14:	4b4d      	ldr	r3, [pc, #308]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d16:	789b      	ldrb	r3, [r3, #2]
 8009d18:	021b      	lsls	r3, r3, #8
 8009d1a:	430b      	orrs	r3, r1
 8009d1c:	494b      	ldr	r1, [pc, #300]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d1e:	78c9      	ldrb	r1, [r1, #3]
 8009d20:	430b      	orrs	r3, r1
 8009d22:	021b      	lsls	r3, r3, #8
 8009d24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d28:	431a      	orrs	r2, r3
 8009d2a:	4b48      	ldr	r3, [pc, #288]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	0619      	lsls	r1, r3, #24
 8009d30:	4b46      	ldr	r3, [pc, #280]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d32:	785b      	ldrb	r3, [r3, #1]
 8009d34:	041b      	lsls	r3, r3, #16
 8009d36:	4319      	orrs	r1, r3
 8009d38:	4b44      	ldr	r3, [pc, #272]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d3a:	789b      	ldrb	r3, [r3, #2]
 8009d3c:	021b      	lsls	r3, r3, #8
 8009d3e:	430b      	orrs	r3, r1
 8009d40:	4942      	ldr	r1, [pc, #264]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d42:	78c9      	ldrb	r1, [r1, #3]
 8009d44:	430b      	orrs	r3, r1
 8009d46:	0a1b      	lsrs	r3, r3, #8
 8009d48:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009d4c:	431a      	orrs	r2, r3
 8009d4e:	4b3f      	ldr	r3, [pc, #252]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	0619      	lsls	r1, r3, #24
 8009d54:	4b3d      	ldr	r3, [pc, #244]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d56:	785b      	ldrb	r3, [r3, #1]
 8009d58:	041b      	lsls	r3, r3, #16
 8009d5a:	4319      	orrs	r1, r3
 8009d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d5e:	789b      	ldrb	r3, [r3, #2]
 8009d60:	021b      	lsls	r3, r3, #8
 8009d62:	430b      	orrs	r3, r1
 8009d64:	4939      	ldr	r1, [pc, #228]	@ (8009e4c <MX_LWIP_Init+0x240>)
 8009d66:	78c9      	ldrb	r1, [r1, #3]
 8009d68:	430b      	orrs	r3, r1
 8009d6a:	0e1b      	lsrs	r3, r3, #24
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	4a3a      	ldr	r2, [pc, #232]	@ (8009e58 <MX_LWIP_Init+0x24c>)
 8009d70:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009d72:	4b37      	ldr	r3, [pc, #220]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	061a      	lsls	r2, r3, #24
 8009d78:	4b35      	ldr	r3, [pc, #212]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009d7a:	785b      	ldrb	r3, [r3, #1]
 8009d7c:	041b      	lsls	r3, r3, #16
 8009d7e:	431a      	orrs	r2, r3
 8009d80:	4b33      	ldr	r3, [pc, #204]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009d82:	789b      	ldrb	r3, [r3, #2]
 8009d84:	021b      	lsls	r3, r3, #8
 8009d86:	4313      	orrs	r3, r2
 8009d88:	4a31      	ldr	r2, [pc, #196]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009d8a:	78d2      	ldrb	r2, [r2, #3]
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	061a      	lsls	r2, r3, #24
 8009d90:	4b2f      	ldr	r3, [pc, #188]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009d92:	781b      	ldrb	r3, [r3, #0]
 8009d94:	0619      	lsls	r1, r3, #24
 8009d96:	4b2e      	ldr	r3, [pc, #184]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009d98:	785b      	ldrb	r3, [r3, #1]
 8009d9a:	041b      	lsls	r3, r3, #16
 8009d9c:	4319      	orrs	r1, r3
 8009d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009da0:	789b      	ldrb	r3, [r3, #2]
 8009da2:	021b      	lsls	r3, r3, #8
 8009da4:	430b      	orrs	r3, r1
 8009da6:	492a      	ldr	r1, [pc, #168]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009da8:	78c9      	ldrb	r1, [r1, #3]
 8009daa:	430b      	orrs	r3, r1
 8009dac:	021b      	lsls	r3, r3, #8
 8009dae:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009db2:	431a      	orrs	r2, r3
 8009db4:	4b26      	ldr	r3, [pc, #152]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	0619      	lsls	r1, r3, #24
 8009dba:	4b25      	ldr	r3, [pc, #148]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009dbc:	785b      	ldrb	r3, [r3, #1]
 8009dbe:	041b      	lsls	r3, r3, #16
 8009dc0:	4319      	orrs	r1, r3
 8009dc2:	4b23      	ldr	r3, [pc, #140]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009dc4:	789b      	ldrb	r3, [r3, #2]
 8009dc6:	021b      	lsls	r3, r3, #8
 8009dc8:	430b      	orrs	r3, r1
 8009dca:	4921      	ldr	r1, [pc, #132]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009dcc:	78c9      	ldrb	r1, [r1, #3]
 8009dce:	430b      	orrs	r3, r1
 8009dd0:	0a1b      	lsrs	r3, r3, #8
 8009dd2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009dd6:	431a      	orrs	r2, r3
 8009dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009dda:	781b      	ldrb	r3, [r3, #0]
 8009ddc:	0619      	lsls	r1, r3, #24
 8009dde:	4b1c      	ldr	r3, [pc, #112]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009de0:	785b      	ldrb	r3, [r3, #1]
 8009de2:	041b      	lsls	r3, r3, #16
 8009de4:	4319      	orrs	r1, r3
 8009de6:	4b1a      	ldr	r3, [pc, #104]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009de8:	789b      	ldrb	r3, [r3, #2]
 8009dea:	021b      	lsls	r3, r3, #8
 8009dec:	430b      	orrs	r3, r1
 8009dee:	4918      	ldr	r1, [pc, #96]	@ (8009e50 <MX_LWIP_Init+0x244>)
 8009df0:	78c9      	ldrb	r1, [r1, #3]
 8009df2:	430b      	orrs	r3, r1
 8009df4:	0e1b      	lsrs	r3, r3, #24
 8009df6:	4313      	orrs	r3, r2
 8009df8:	4a18      	ldr	r2, [pc, #96]	@ (8009e5c <MX_LWIP_Init+0x250>)
 8009dfa:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8009dfc:	4b18      	ldr	r3, [pc, #96]	@ (8009e60 <MX_LWIP_Init+0x254>)
 8009dfe:	9302      	str	r3, [sp, #8]
 8009e00:	4b18      	ldr	r3, [pc, #96]	@ (8009e64 <MX_LWIP_Init+0x258>)
 8009e02:	9301      	str	r3, [sp, #4]
 8009e04:	2300      	movs	r3, #0
 8009e06:	9300      	str	r3, [sp, #0]
 8009e08:	4b14      	ldr	r3, [pc, #80]	@ (8009e5c <MX_LWIP_Init+0x250>)
 8009e0a:	4a13      	ldr	r2, [pc, #76]	@ (8009e58 <MX_LWIP_Init+0x24c>)
 8009e0c:	4911      	ldr	r1, [pc, #68]	@ (8009e54 <MX_LWIP_Init+0x248>)
 8009e0e:	4816      	ldr	r0, [pc, #88]	@ (8009e68 <MX_LWIP_Init+0x25c>)
 8009e10:	f001 fb44 	bl	800b49c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8009e14:	4814      	ldr	r0, [pc, #80]	@ (8009e68 <MX_LWIP_Init+0x25c>)
 8009e16:	f001 fcef 	bl	800b7f8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8009e1a:	4b13      	ldr	r3, [pc, #76]	@ (8009e68 <MX_LWIP_Init+0x25c>)
 8009e1c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009e20:	089b      	lsrs	r3, r3, #2
 8009e22:	f003 0301 	and.w	r3, r3, #1
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d003      	beq.n	8009e34 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8009e2c:	480e      	ldr	r0, [pc, #56]	@ (8009e68 <MX_LWIP_Init+0x25c>)
 8009e2e:	f001 fcf3 	bl	800b818 <netif_set_up>
 8009e32:	e002      	b.n	8009e3a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8009e34:	480c      	ldr	r0, [pc, #48]	@ (8009e68 <MX_LWIP_Init+0x25c>)
 8009e36:	f001 fd5b 	bl	800b8f0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8009e3a:	490c      	ldr	r1, [pc, #48]	@ (8009e6c <MX_LWIP_Init+0x260>)
 8009e3c:	480a      	ldr	r0, [pc, #40]	@ (8009e68 <MX_LWIP_Init+0x25c>)
 8009e3e:	f001 fd89 	bl	800b954 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009e42:	bf00      	nop
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	20000988 	.word	0x20000988
 8009e4c:	2000098c 	.word	0x2000098c
 8009e50:	20000990 	.word	0x20000990
 8009e54:	2000097c 	.word	0x2000097c
 8009e58:	20000980 	.word	0x20000980
 8009e5c:	20000984 	.word	0x20000984
 8009e60:	0800f8e1 	.word	0x0800f8e1
 8009e64:	0800a41d 	.word	0x0800a41d
 8009e68:	20000948 	.word	0x20000948
 8009e6c:	0800a489 	.word	0x0800a489

08009e70 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b08e      	sub	sp, #56	@ 0x38
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	601a      	str	r2, [r3, #0]
 8009e80:	605a      	str	r2, [r3, #4]
 8009e82:	609a      	str	r2, [r3, #8]
 8009e84:	60da      	str	r2, [r3, #12]
 8009e86:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a4e      	ldr	r2, [pc, #312]	@ (8009fc8 <HAL_ETH_MspInit+0x158>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	f040 8096 	bne.w	8009fc0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8009e94:	4b4d      	ldr	r3, [pc, #308]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e98:	4a4c      	ldr	r2, [pc, #304]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009e9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009e9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ea0:	4b4a      	ldr	r3, [pc, #296]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ea8:	623b      	str	r3, [r7, #32]
 8009eaa:	6a3b      	ldr	r3, [r7, #32]
 8009eac:	4b47      	ldr	r3, [pc, #284]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eb0:	4a46      	ldr	r2, [pc, #280]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009eb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009eb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8009eb8:	4b44      	ldr	r3, [pc, #272]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ebc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009ec0:	61fb      	str	r3, [r7, #28]
 8009ec2:	69fb      	ldr	r3, [r7, #28]
 8009ec4:	4b41      	ldr	r3, [pc, #260]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ec8:	4a40      	ldr	r2, [pc, #256]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009eca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009ece:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ed8:	61bb      	str	r3, [r7, #24]
 8009eda:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009edc:	4b3b      	ldr	r3, [pc, #236]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee0:	4a3a      	ldr	r2, [pc, #232]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009ee2:	f043 0304 	orr.w	r3, r3, #4
 8009ee6:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ee8:	4b38      	ldr	r3, [pc, #224]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eec:	f003 0304 	and.w	r3, r3, #4
 8009ef0:	617b      	str	r3, [r7, #20]
 8009ef2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ef4:	4b35      	ldr	r3, [pc, #212]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ef8:	4a34      	ldr	r2, [pc, #208]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009efa:	f043 0301 	orr.w	r3, r3, #1
 8009efe:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f00:	4b32      	ldr	r3, [pc, #200]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f04:	f003 0301 	and.w	r3, r3, #1
 8009f08:	613b      	str	r3, [r7, #16]
 8009f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f0c:	4b2f      	ldr	r3, [pc, #188]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f10:	4a2e      	ldr	r2, [pc, #184]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f12:	f043 0302 	orr.w	r3, r3, #2
 8009f16:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f18:	4b2c      	ldr	r3, [pc, #176]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f1c:	f003 0302 	and.w	r3, r3, #2
 8009f20:	60fb      	str	r3, [r7, #12]
 8009f22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009f24:	4b29      	ldr	r3, [pc, #164]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f28:	4a28      	ldr	r2, [pc, #160]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f30:	4b26      	ldr	r3, [pc, #152]	@ (8009fcc <HAL_ETH_MspInit+0x15c>)
 8009f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f38:	60bb      	str	r3, [r7, #8]
 8009f3a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8009f3c:	2332      	movs	r3, #50	@ 0x32
 8009f3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f40:	2302      	movs	r3, #2
 8009f42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f44:	2300      	movs	r3, #0
 8009f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f4c:	230b      	movs	r3, #11
 8009f4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009f50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f54:	4619      	mov	r1, r3
 8009f56:	481e      	ldr	r0, [pc, #120]	@ (8009fd0 <HAL_ETH_MspInit+0x160>)
 8009f58:	f7fa fbc2 	bl	80046e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8009f5c:	2386      	movs	r3, #134	@ 0x86
 8009f5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f60:	2302      	movs	r3, #2
 8009f62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f64:	2300      	movs	r3, #0
 8009f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f68:	2303      	movs	r3, #3
 8009f6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f6c:	230b      	movs	r3, #11
 8009f6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f74:	4619      	mov	r1, r3
 8009f76:	4817      	ldr	r0, [pc, #92]	@ (8009fd4 <HAL_ETH_MspInit+0x164>)
 8009f78:	f7fa fbb2 	bl	80046e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8009f7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009f80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f82:	2302      	movs	r3, #2
 8009f84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f86:	2300      	movs	r3, #0
 8009f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009f8e:	230b      	movs	r3, #11
 8009f90:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8009f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f96:	4619      	mov	r1, r3
 8009f98:	480f      	ldr	r0, [pc, #60]	@ (8009fd8 <HAL_ETH_MspInit+0x168>)
 8009f9a:	f7fa fba1 	bl	80046e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8009f9e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8009fa2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fa4:	2302      	movs	r3, #2
 8009fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009fac:	2303      	movs	r3, #3
 8009fae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009fb0:	230b      	movs	r3, #11
 8009fb2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009fb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fb8:	4619      	mov	r1, r3
 8009fba:	4808      	ldr	r0, [pc, #32]	@ (8009fdc <HAL_ETH_MspInit+0x16c>)
 8009fbc:	f7fa fb90 	bl	80046e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009fc0:	bf00      	nop
 8009fc2:	3738      	adds	r7, #56	@ 0x38
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	40028000 	.word	0x40028000
 8009fcc:	40023800 	.word	0x40023800
 8009fd0:	40020800 	.word	0x40020800
 8009fd4:	40020000 	.word	0x40020000
 8009fd8:	40020400 	.word	0x40020400
 8009fdc:	40021800 	.word	0x40021800

08009fe0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b086      	sub	sp, #24
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009fec:	4b4d      	ldr	r3, [pc, #308]	@ (800a124 <low_level_init+0x144>)
 8009fee:	4a4e      	ldr	r2, [pc, #312]	@ (800a128 <low_level_init+0x148>)
 8009ff0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8009ff2:	4b4c      	ldr	r3, [pc, #304]	@ (800a124 <low_level_init+0x144>)
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8009ff8:	4b4a      	ldr	r3, [pc, #296]	@ (800a124 <low_level_init+0x144>)
 8009ffa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009ffe:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800a000:	4b48      	ldr	r3, [pc, #288]	@ (800a124 <low_level_init+0x144>)
 800a002:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a006:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a008:	4b46      	ldr	r3, [pc, #280]	@ (800a124 <low_level_init+0x144>)
 800a00a:	2200      	movs	r2, #0
 800a00c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a00e:	2300      	movs	r3, #0
 800a010:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800a012:	2380      	movs	r3, #128	@ 0x80
 800a014:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800a016:	23e1      	movs	r3, #225	@ 0xe1
 800a018:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800a01a:	2300      	movs	r3, #0
 800a01c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800a01e:	2300      	movs	r3, #0
 800a020:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800a022:	2300      	movs	r3, #0
 800a024:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800a026:	4a3f      	ldr	r2, [pc, #252]	@ (800a124 <low_level_init+0x144>)
 800a028:	f107 0308 	add.w	r3, r7, #8
 800a02c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a02e:	4b3d      	ldr	r3, [pc, #244]	@ (800a124 <low_level_init+0x144>)
 800a030:	2200      	movs	r2, #0
 800a032:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a034:	4b3b      	ldr	r3, [pc, #236]	@ (800a124 <low_level_init+0x144>)
 800a036:	2200      	movs	r2, #0
 800a038:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a03a:	4b3a      	ldr	r3, [pc, #232]	@ (800a124 <low_level_init+0x144>)
 800a03c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800a040:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a042:	4838      	ldr	r0, [pc, #224]	@ (800a124 <low_level_init+0x144>)
 800a044:	f7f9 fa5c 	bl	8003500 <HAL_ETH_Init>
 800a048:	4603      	mov	r3, r0
 800a04a:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d108      	bne.n	800a064 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a058:	f043 0304 	orr.w	r3, r3, #4
 800a05c:	b2da      	uxtb	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a064:	2304      	movs	r3, #4
 800a066:	4a31      	ldr	r2, [pc, #196]	@ (800a12c <low_level_init+0x14c>)
 800a068:	4931      	ldr	r1, [pc, #196]	@ (800a130 <low_level_init+0x150>)
 800a06a:	482e      	ldr	r0, [pc, #184]	@ (800a124 <low_level_init+0x144>)
 800a06c:	f7f9 fbe0 	bl	8003830 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a070:	2304      	movs	r3, #4
 800a072:	4a30      	ldr	r2, [pc, #192]	@ (800a134 <low_level_init+0x154>)
 800a074:	4930      	ldr	r1, [pc, #192]	@ (800a138 <low_level_init+0x158>)
 800a076:	482b      	ldr	r0, [pc, #172]	@ (800a124 <low_level_init+0x144>)
 800a078:	f7f9 fc42 	bl	8003900 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2206      	movs	r2, #6
 800a080:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a084:	4b27      	ldr	r3, [pc, #156]	@ (800a124 <low_level_init+0x144>)
 800a086:	695b      	ldr	r3, [r3, #20]
 800a088:	781a      	ldrb	r2, [r3, #0]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a090:	4b24      	ldr	r3, [pc, #144]	@ (800a124 <low_level_init+0x144>)
 800a092:	695b      	ldr	r3, [r3, #20]
 800a094:	785a      	ldrb	r2, [r3, #1]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a09c:	4b21      	ldr	r3, [pc, #132]	@ (800a124 <low_level_init+0x144>)
 800a09e:	695b      	ldr	r3, [r3, #20]
 800a0a0:	789a      	ldrb	r2, [r3, #2]
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a0a8:	4b1e      	ldr	r3, [pc, #120]	@ (800a124 <low_level_init+0x144>)
 800a0aa:	695b      	ldr	r3, [r3, #20]
 800a0ac:	78da      	ldrb	r2, [r3, #3]
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a0b4:	4b1b      	ldr	r3, [pc, #108]	@ (800a124 <low_level_init+0x144>)
 800a0b6:	695b      	ldr	r3, [r3, #20]
 800a0b8:	791a      	ldrb	r2, [r3, #4]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a0c0:	4b18      	ldr	r3, [pc, #96]	@ (800a124 <low_level_init+0x144>)
 800a0c2:	695b      	ldr	r3, [r3, #20]
 800a0c4:	795a      	ldrb	r2, [r3, #5]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800a0d2:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a0da:	f043 030a 	orr.w	r3, r3, #10
 800a0de:	b2da      	uxtb	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a0e6:	480f      	ldr	r0, [pc, #60]	@ (800a124 <low_level_init+0x144>)
 800a0e8:	f7f9 feb2 	bl	8003e50 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800a0ec:	f107 0310 	add.w	r3, r7, #16
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	211d      	movs	r1, #29
 800a0f4:	480b      	ldr	r0, [pc, #44]	@ (800a124 <low_level_init+0x144>)
 800a0f6:	f7f9 fddd 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	f043 030b 	orr.w	r3, r3, #11
 800a100:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	461a      	mov	r2, r3
 800a106:	211d      	movs	r1, #29
 800a108:	4806      	ldr	r0, [pc, #24]	@ (800a124 <low_level_init+0x144>)
 800a10a:	f7f9 fe3b 	bl	8003d84 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800a10e:	f107 0310 	add.w	r3, r7, #16
 800a112:	461a      	mov	r2, r3
 800a114:	211d      	movs	r1, #29
 800a116:	4803      	ldr	r0, [pc, #12]	@ (800a124 <low_level_init+0x144>)
 800a118:	f7f9 fdcc 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a11c:	bf00      	nop
 800a11e:	3718      	adds	r7, #24
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	20003a34 	.word	0x20003a34
 800a128:	40028000 	.word	0x40028000
 800a12c:	20002264 	.word	0x20002264
 800a130:	20000a14 	.word	0x20000a14
 800a134:	20000a94 	.word	0x20000a94
 800a138:	20000994 	.word	0x20000994

0800a13c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b08a      	sub	sp, #40	@ 0x28
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800a146:	4b4b      	ldr	r3, [pc, #300]	@ (800a274 <low_level_output+0x138>)
 800a148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800a14e:	2300      	movs	r3, #0
 800a150:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800a152:	2300      	movs	r3, #0
 800a154:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800a156:	2300      	movs	r3, #0
 800a158:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800a15a:	2300      	movs	r3, #0
 800a15c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800a15e:	4b45      	ldr	r3, [pc, #276]	@ (800a274 <low_level_output+0x138>)
 800a160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a162:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800a164:	2300      	movs	r3, #0
 800a166:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	623b      	str	r3, [r7, #32]
 800a16c:	e05a      	b.n	800a224 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b00      	cmp	r3, #0
 800a174:	da03      	bge.n	800a17e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800a176:	23f8      	movs	r3, #248	@ 0xf8
 800a178:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 800a17c:	e05c      	b.n	800a238 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800a17e:	6a3b      	ldr	r3, [r7, #32]
 800a180:	895b      	ldrh	r3, [r3, #10]
 800a182:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800a184:	2300      	movs	r3, #0
 800a186:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a188:	e02f      	b.n	800a1ea <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800a18a:	69fa      	ldr	r2, [r7, #28]
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	18d0      	adds	r0, r2, r3
 800a190:	6a3b      	ldr	r3, [r7, #32]
 800a192:	685a      	ldr	r2, [r3, #4]
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	18d1      	adds	r1, r2, r3
 800a198:	693a      	ldr	r2, [r7, #16]
 800a19a:	f240 53f4 	movw	r3, #1524	@ 0x5f4
 800a19e:	1a9b      	subs	r3, r3, r2
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	f005 fe9e 	bl	800fee2 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800a1a6:	69bb      	ldr	r3, [r7, #24]
 800a1a8:	68db      	ldr	r3, [r3, #12]
 800a1aa:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a1ac:	69bb      	ldr	r3, [r7, #24]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	da03      	bge.n	800a1bc <low_level_output+0x80>
        {
          errval = ERR_USE;
 800a1b4:	23f8      	movs	r3, #248	@ 0xf8
 800a1b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 800a1ba:	e03d      	b.n	800a238 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800a1bc:	69bb      	ldr	r3, [r7, #24]
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800a1c2:	693a      	ldr	r2, [r7, #16]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	f2a3 53f4 	subw	r3, r3, #1524	@ 0x5f4
 800a1cc:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800a1ce:	68ba      	ldr	r2, [r7, #8]
 800a1d0:	693b      	ldr	r3, [r7, #16]
 800a1d2:	1ad3      	subs	r3, r2, r3
 800a1d4:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800a1d8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800a1da:	697a      	ldr	r2, [r7, #20]
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	1ad3      	subs	r3, r2, r3
 800a1e0:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800a1e4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a1ea:	68fa      	ldr	r2, [r7, #12]
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	4413      	add	r3, r2
 800a1f0:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d8c8      	bhi.n	800a18a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800a1f8:	69fa      	ldr	r2, [r7, #28]
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	18d0      	adds	r0, r2, r3
 800a1fe:	6a3b      	ldr	r3, [r7, #32]
 800a200:	685a      	ldr	r2, [r3, #4]
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	4413      	add	r3, r2
 800a206:	68fa      	ldr	r2, [r7, #12]
 800a208:	4619      	mov	r1, r3
 800a20a:	f005 fe6a 	bl	800fee2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800a20e:	693a      	ldr	r2, [r7, #16]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	4413      	add	r3, r2
 800a214:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800a216:	697a      	ldr	r2, [r7, #20]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	4413      	add	r3, r2
 800a21c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800a21e:	6a3b      	ldr	r3, [r7, #32]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	623b      	str	r3, [r7, #32]
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d1a1      	bne.n	800a16e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800a22a:	6979      	ldr	r1, [r7, #20]
 800a22c:	4811      	ldr	r0, [pc, #68]	@ (800a274 <low_level_output+0x138>)
 800a22e:	f7f9 fbd3 	bl	80039d8 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800a232:	2300      	movs	r3, #0
 800a234:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800a238:	4b0e      	ldr	r3, [pc, #56]	@ (800a274 <low_level_output+0x138>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a240:	695b      	ldr	r3, [r3, #20]
 800a242:	f003 0320 	and.w	r3, r3, #32
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00d      	beq.n	800a266 <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800a24a:	4b0a      	ldr	r3, [pc, #40]	@ (800a274 <low_level_output+0x138>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a252:	461a      	mov	r2, r3
 800a254:	2320      	movs	r3, #32
 800a256:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800a258:	4b06      	ldr	r3, [pc, #24]	@ (800a274 <low_level_output+0x138>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a260:	461a      	mov	r2, r3
 800a262:	2300      	movs	r3, #0
 800a264:	6053      	str	r3, [r2, #4]
  }
  return errval;
 800a266:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3728      	adds	r7, #40	@ 0x28
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	20003a34 	.word	0x20003a34

0800a278 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b08c      	sub	sp, #48	@ 0x30
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a280:	2300      	movs	r3, #0
 800a282:	62fb      	str	r3, [r7, #44]	@ 0x2c
  struct pbuf *q = NULL;
 800a284:	2300      	movs	r3, #0
 800a286:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t len = 0;
 800a288:	2300      	movs	r3, #0
 800a28a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800a28c:	2300      	movs	r3, #0
 800a28e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800a290:	2300      	movs	r3, #0
 800a292:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800a294:	2300      	movs	r3, #0
 800a296:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800a298:	2300      	movs	r3, #0
 800a29a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800a29c:	484e      	ldr	r0, [pc, #312]	@ (800a3d8 <low_level_input+0x160>)
 800a29e:	f7f9 fc85 	bl	8003bac <HAL_ETH_GetReceivedFrame>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d001      	beq.n	800a2ac <low_level_input+0x34>

    return NULL;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	e091      	b.n	800a3d0 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800a2ac:	4b4a      	ldr	r3, [pc, #296]	@ (800a3d8 <low_level_input+0x160>)
 800a2ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b0:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800a2b2:	4b49      	ldr	r3, [pc, #292]	@ (800a3d8 <low_level_input+0x160>)
 800a2b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (len > 0)
 800a2b8:	89fb      	ldrh	r3, [r7, #14]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d007      	beq.n	800a2ce <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800a2be:	89fb      	ldrh	r3, [r7, #14]
 800a2c0:	f44f 72c1 	mov.w	r2, #386	@ 0x182
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	2000      	movs	r0, #0
 800a2c8:	f001 fbb4 	bl	800ba34 <pbuf_alloc>
 800a2cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  }

  if (p != NULL)
 800a2ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d04b      	beq.n	800a36c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800a2d4:	4b40      	ldr	r3, [pc, #256]	@ (800a3d8 <low_level_input+0x160>)
 800a2d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d8:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800a2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2e2:	e040      	b.n	800a366 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800a2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2e6:	895b      	ldrh	r3, [r3, #10]
 800a2e8:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800a2ee:	e021      	b.n	800a334 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800a2f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f2:	685a      	ldr	r2, [r3, #4]
 800a2f4:	69bb      	ldr	r3, [r7, #24]
 800a2f6:	18d0      	adds	r0, r2, r3
 800a2f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	18d1      	adds	r1, r2, r3
 800a2fe:	69fa      	ldr	r2, [r7, #28]
 800a300:	f240 53f4 	movw	r3, #1524	@ 0x5f4
 800a304:	1a9b      	subs	r3, r3, r2
 800a306:	461a      	mov	r2, r3
 800a308:	f005 fdeb 	bl	800fee2 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800a30c:	6a3b      	ldr	r3, [r7, #32]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800a312:	6a3b      	ldr	r3, [r7, #32]
 800a314:	689b      	ldr	r3, [r3, #8]
 800a316:	627b      	str	r3, [r7, #36]	@ 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800a318:	69fa      	ldr	r2, [r7, #28]
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	4413      	add	r3, r2
 800a31e:	f2a3 53f4 	subw	r3, r3, #1524	@ 0x5f4
 800a322:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800a324:	69ba      	ldr	r2, [r7, #24]
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	1ad3      	subs	r3, r2, r3
 800a32a:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800a32e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800a330:	2300      	movs	r3, #0
 800a332:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800a334:	697a      	ldr	r2, [r7, #20]
 800a336:	69fb      	ldr	r3, [r7, #28]
 800a338:	4413      	add	r3, r2
 800a33a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800a33e:	4293      	cmp	r3, r2
 800a340:	d8d6      	bhi.n	800a2f0 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800a342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a344:	685a      	ldr	r2, [r3, #4]
 800a346:	69bb      	ldr	r3, [r7, #24]
 800a348:	18d0      	adds	r0, r2, r3
 800a34a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	4413      	add	r3, r2
 800a350:	697a      	ldr	r2, [r7, #20]
 800a352:	4619      	mov	r1, r3
 800a354:	f005 fdc5 	bl	800fee2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800a358:	69fa      	ldr	r2, [r7, #28]
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	4413      	add	r3, r2
 800a35e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800a360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d1bb      	bne.n	800a2e4 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800a36c:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d8 <low_level_input+0x160>)
 800a36e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a370:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800a372:	2300      	movs	r3, #0
 800a374:	613b      	str	r3, [r7, #16]
 800a376:	e00b      	b.n	800a390 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800a378:	6a3b      	ldr	r3, [r7, #32]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a380:	6a3b      	ldr	r3, [r7, #32]
 800a382:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800a384:	6a3b      	ldr	r3, [r7, #32]
 800a386:	68db      	ldr	r3, [r3, #12]
 800a388:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	3301      	adds	r3, #1
 800a38e:	613b      	str	r3, [r7, #16]
 800a390:	4b11      	ldr	r3, [pc, #68]	@ (800a3d8 <low_level_input+0x160>)
 800a392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a394:	693a      	ldr	r2, [r7, #16]
 800a396:	429a      	cmp	r2, r3
 800a398:	d3ee      	bcc.n	800a378 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800a39a:	4b0f      	ldr	r3, [pc, #60]	@ (800a3d8 <low_level_input+0x160>)
 800a39c:	2200      	movs	r2, #0
 800a39e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800a3a0:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d8 <low_level_input+0x160>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3a8:	695b      	ldr	r3, [r3, #20]
 800a3aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d00d      	beq.n	800a3ce <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800a3b2:	4b09      	ldr	r3, [pc, #36]	@ (800a3d8 <low_level_input+0x160>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	2380      	movs	r3, #128	@ 0x80
 800a3be:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800a3c0:	4b05      	ldr	r3, [pc, #20]	@ (800a3d8 <low_level_input+0x160>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	6093      	str	r3, [r2, #8]
  }
  return p;
 800a3ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	3730      	adds	r7, #48	@ 0x30
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	20003a34 	.word	0x20003a34

0800a3dc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f7ff ff47 	bl	800a278 <low_level_input>
 800a3ea:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d010      	beq.n	800a414 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	6879      	ldr	r1, [r7, #4]
 800a3f8:	68f8      	ldr	r0, [r7, #12]
 800a3fa:	4798      	blx	r3
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800a400:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d006      	beq.n	800a416 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800a408:	68f8      	ldr	r0, [r7, #12]
 800a40a:	f001 fdf5 	bl	800bff8 <pbuf_free>
    p = NULL;
 800a40e:	2300      	movs	r3, #0
 800a410:	60fb      	str	r3, [r7, #12]
 800a412:	e000      	b.n	800a416 <ethernetif_input+0x3a>
  if (p == NULL) return;
 800a414:	bf00      	nop
  }
}
 800a416:	3710      	adds	r7, #16
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d106      	bne.n	800a438 <ethernetif_init+0x1c>
 800a42a:	4b0e      	ldr	r3, [pc, #56]	@ (800a464 <ethernetif_init+0x48>)
 800a42c:	f240 2212 	movw	r2, #530	@ 0x212
 800a430:	490d      	ldr	r1, [pc, #52]	@ (800a468 <ethernetif_init+0x4c>)
 800a432:	480e      	ldr	r0, [pc, #56]	@ (800a46c <ethernetif_init+0x50>)
 800a434:	f005 fc2a 	bl	800fc8c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2273      	movs	r2, #115	@ 0x73
 800a43c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2274      	movs	r2, #116	@ 0x74
 800a444:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a09      	ldr	r2, [pc, #36]	@ (800a470 <ethernetif_init+0x54>)
 800a44c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	4a08      	ldr	r2, [pc, #32]	@ (800a474 <ethernetif_init+0x58>)
 800a452:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f7ff fdc3 	bl	8009fe0 <low_level_init>

  return ERR_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3708      	adds	r7, #8
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	080111f8 	.word	0x080111f8
 800a468:	08011214 	.word	0x08011214
 800a46c:	08011224 	.word	0x08011224
 800a470:	0800ddad 	.word	0x0800ddad
 800a474:	0800a13d 	.word	0x0800a13d

0800a478 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a47c:	f7f7 ff1c 	bl	80022b8 <HAL_GetTick>
 800a480:	4603      	mov	r3, r0
}
 800a482:	4618      	mov	r0, r3
 800a484:	bd80      	pop	{r7, pc}
	...

0800a488 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b084      	sub	sp, #16
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800a490:	2300      	movs	r3, #0
 800a492:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800a494:	2300      	movs	r3, #0
 800a496:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a49e:	089b      	lsrs	r3, r3, #2
 800a4a0:	f003 0301 	and.w	r3, r3, #1
 800a4a4:	b2db      	uxtb	r3, r3
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d05d      	beq.n	800a566 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800a4aa:	4b34      	ldr	r3, [pc, #208]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d03f      	beq.n	800a532 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800a4b2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a4b6:	2100      	movs	r1, #0
 800a4b8:	4830      	ldr	r0, [pc, #192]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a4ba:	f7f9 fc63 	bl	8003d84 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800a4be:	f7f7 fefb 	bl	80022b8 <HAL_GetTick>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800a4c6:	f107 0308 	add.w	r3, r7, #8
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	2101      	movs	r1, #1
 800a4ce:	482b      	ldr	r0, [pc, #172]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a4d0:	f7f9 fbf0 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800a4d4:	f7f7 fef0 	bl	80022b8 <HAL_GetTick>
 800a4d8:	4602      	mov	r2, r0
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	1ad3      	subs	r3, r2, r3
 800a4de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a4e2:	d828      	bhi.n	800a536 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f003 0320 	and.w	r3, r3, #32
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d0eb      	beq.n	800a4c6 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800a4ee:	f107 0308 	add.w	r3, r7, #8
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	2110      	movs	r1, #16
 800a4f6:	4821      	ldr	r0, [pc, #132]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a4f8:	f7f9 fbdc 	bl	8003cb4 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	f003 0304 	and.w	r3, r3, #4
 800a502:	2b00      	cmp	r3, #0
 800a504:	d004      	beq.n	800a510 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800a506:	4b1d      	ldr	r3, [pc, #116]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a508:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a50c:	60da      	str	r2, [r3, #12]
 800a50e:	e002      	b.n	800a516 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800a510:	4b1a      	ldr	r3, [pc, #104]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a512:	2200      	movs	r2, #0
 800a514:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	f003 0302 	and.w	r3, r3, #2
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d003      	beq.n	800a528 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800a520:	4b16      	ldr	r3, [pc, #88]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a522:	2200      	movs	r2, #0
 800a524:	609a      	str	r2, [r3, #8]
 800a526:	e016      	b.n	800a556 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800a528:	4b14      	ldr	r3, [pc, #80]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a52a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a52e:	609a      	str	r2, [r3, #8]
 800a530:	e011      	b.n	800a556 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800a532:	bf00      	nop
 800a534:	e000      	b.n	800a538 <ethernetif_update_config+0xb0>
          goto error;
 800a536:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800a538:	4b10      	ldr	r3, [pc, #64]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a53a:	68db      	ldr	r3, [r3, #12]
 800a53c:	08db      	lsrs	r3, r3, #3
 800a53e:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800a540:	4b0e      	ldr	r3, [pc, #56]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a542:	689b      	ldr	r3, [r3, #8]
 800a544:	085b      	lsrs	r3, r3, #1
 800a546:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800a548:	4313      	orrs	r3, r2
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	461a      	mov	r2, r3
 800a54e:	2100      	movs	r1, #0
 800a550:	480a      	ldr	r0, [pc, #40]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a552:	f7f9 fc17 	bl	8003d84 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800a556:	2100      	movs	r1, #0
 800a558:	4808      	ldr	r0, [pc, #32]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a55a:	f7f9 fcd7 	bl	8003f0c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800a55e:	4807      	ldr	r0, [pc, #28]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a560:	f7f9 fc76 	bl	8003e50 <HAL_ETH_Start>
 800a564:	e002      	b.n	800a56c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800a566:	4805      	ldr	r0, [pc, #20]	@ (800a57c <ethernetif_update_config+0xf4>)
 800a568:	f7f9 fca1 	bl	8003eae <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f807 	bl	800a580 <ethernetif_notify_conn_changed>
}
 800a572:	bf00      	nop
 800a574:	3710      	adds	r7, #16
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	20003a34 	.word	0x20003a34

0800a580 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800a580:	b480      	push	{r7}
 800a582:	b083      	sub	sp, #12
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800a588:	bf00      	nop
 800a58a:	370c      	adds	r7, #12
 800a58c:	46bd      	mov	sp, r7
 800a58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a592:	4770      	bx	lr

0800a594 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a594:	b480      	push	{r7}
 800a596:	b083      	sub	sp, #12
 800a598:	af00      	add	r7, sp, #0
 800a59a:	4603      	mov	r3, r0
 800a59c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a59e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a5a2:	021b      	lsls	r3, r3, #8
 800a5a4:	b21a      	sxth	r2, r3
 800a5a6:	88fb      	ldrh	r3, [r7, #6]
 800a5a8:	0a1b      	lsrs	r3, r3, #8
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	b21b      	sxth	r3, r3
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	b21b      	sxth	r3, r3
 800a5b2:	b29b      	uxth	r3, r3
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 800a5c4:	bf00      	nop
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5cc:	4770      	bx	lr

0800a5ce <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 800a5d2:	f000 faa9 	bl	800ab28 <dns_check_entries>
}
 800a5d6:	bf00      	nop
 800a5d8:	bd80      	pop	{r7, pc}
	...

0800a5dc <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b090      	sub	sp, #64	@ 0x40
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 800a5e6:	79fa      	ldrb	r2, [r7, #7]
 800a5e8:	4613      	mov	r3, r2
 800a5ea:	011b      	lsls	r3, r3, #4
 800a5ec:	4413      	add	r3, r2
 800a5ee:	011b      	lsls	r3, r3, #4
 800a5f0:	4a6c      	ldr	r2, [pc, #432]	@ (800a7a4 <dns_send+0x1c8>)
 800a5f2:	4413      	add	r3, r2
 800a5f4:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800a5f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f8:	7adb      	ldrb	r3, [r3, #11]
 800a5fa:	2b01      	cmp	r3, #1
 800a5fc:	d906      	bls.n	800a60c <dns_send+0x30>
 800a5fe:	4b6a      	ldr	r3, [pc, #424]	@ (800a7a8 <dns_send+0x1cc>)
 800a600:	f240 22fa 	movw	r2, #762	@ 0x2fa
 800a604:	4969      	ldr	r1, [pc, #420]	@ (800a7ac <dns_send+0x1d0>)
 800a606:	486a      	ldr	r0, [pc, #424]	@ (800a7b0 <dns_send+0x1d4>)
 800a608:	f005 fb40 	bl	800fc8c <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 800a60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a60e:	7adb      	ldrb	r3, [r3, #11]
 800a610:	461a      	mov	r2, r3
 800a612:	4b68      	ldr	r3, [pc, #416]	@ (800a7b4 <dns_send+0x1d8>)
 800a614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d109      	bne.n	800a630 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 800a61c:	79fb      	ldrb	r3, [r7, #7]
 800a61e:	2100      	movs	r1, #0
 800a620:	4618      	mov	r0, r3
 800a622:	f000 f8cb 	bl	800a7bc <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 800a626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a628:	2200      	movs	r2, #0
 800a62a:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 800a62c:	2300      	movs	r3, #0
 800a62e:	e0b4      	b.n	800a79a <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 800a630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a632:	3310      	adds	r3, #16
 800a634:	4618      	mov	r0, r3
 800a636:	f7f5 fdf5 	bl	8000224 <strlen>
 800a63a:	4603      	mov	r3, r0
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	3312      	adds	r3, #18
 800a640:	b29b      	uxth	r3, r3
 800a642:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800a646:	4619      	mov	r1, r3
 800a648:	2036      	movs	r0, #54	@ 0x36
 800a64a:	f001 f9f3 	bl	800ba34 <pbuf_alloc>
 800a64e:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 800a650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 8095 	beq.w	800a782 <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800a658:	f107 0310 	add.w	r3, r7, #16
 800a65c:	220c      	movs	r2, #12
 800a65e:	2100      	movs	r1, #0
 800a660:	4618      	mov	r0, r3
 800a662:	f005 fbc8 	bl	800fdf6 <memset>
    hdr.id = lwip_htons(entry->txid);
 800a666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a668:	891b      	ldrh	r3, [r3, #8]
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7ff ff92 	bl	800a594 <lwip_htons>
 800a670:	4603      	mov	r3, r0
 800a672:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 800a674:	2301      	movs	r3, #1
 800a676:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 800a678:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a67c:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800a67e:	f107 0310 	add.w	r3, r7, #16
 800a682:	220c      	movs	r2, #12
 800a684:	4619      	mov	r1, r3
 800a686:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a688:	f001 ff5e 	bl	800c548 <pbuf_take>
    hostname = entry->name;
 800a68c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a68e:	3310      	adds	r3, #16
 800a690:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 800a692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a694:	3b01      	subs	r3, #1
 800a696:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 800a698:	230c      	movs	r3, #12
 800a69a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 800a69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a69e:	3301      	adds	r3, #1
 800a6a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 800a6a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800a6ac:	e007      	b.n	800a6be <dns_send+0xe2>
        ++n;
 800a6ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a6b2:	3301      	adds	r3, #1
 800a6b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800a6b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6c4:	d003      	beq.n	800a6ce <dns_send+0xf2>
 800a6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d1ef      	bne.n	800a6ae <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 800a6ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d2:	1ad3      	subs	r3, r2, r3
 800a6d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 800a6d6:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800a6d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a6dc:	4413      	add	r3, r2
 800a6de:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	dc53      	bgt.n	800a78e <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 800a6e6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800a6ea:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a6f0:	f002 f858 	bl	800c7a4 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800a6f4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a6f6:	3301      	adds	r3, #1
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a6fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a700:	f001 ffb4 	bl	800c66c <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 800a704:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a708:	b29a      	uxth	r2, r3
 800a70a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a70c:	4413      	add	r3, r2
 800a70e:	b29b      	uxth	r3, r3
 800a710:	3301      	adds	r3, #1
 800a712:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 800a714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d1bf      	bne.n	800a69c <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 800a71c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a71e:	2200      	movs	r2, #0
 800a720:	4619      	mov	r1, r3
 800a722:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a724:	f002 f83e 	bl	800c7a4 <pbuf_put_at>
    query_idx++;
 800a728:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a72a:	3301      	adds	r3, #1
 800a72c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800a72e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a732:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 800a734:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a738:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800a73a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a73c:	f107 010c 	add.w	r1, r7, #12
 800a740:	2204      	movs	r2, #4
 800a742:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a744:	f001 ff92 	bl	800c66c <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 800a748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74a:	7bdb      	ldrb	r3, [r3, #15]
 800a74c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 800a750:	2335      	movs	r3, #53	@ 0x35
 800a752:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 800a754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a756:	7adb      	ldrb	r3, [r3, #11]
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	4a16      	ldr	r2, [pc, #88]	@ (800a7b4 <dns_send+0x1d8>)
 800a75c:	4413      	add	r3, r2
 800a75e:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800a760:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a764:	4a14      	ldr	r2, [pc, #80]	@ (800a7b8 <dns_send+0x1dc>)
 800a766:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a76a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a76c:	69fa      	ldr	r2, [r7, #28]
 800a76e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a770:	f002 fb52 	bl	800ce18 <udp_sendto>
 800a774:	4603      	mov	r3, r0
 800a776:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 800a77a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a77c:	f001 fc3c 	bl	800bff8 <pbuf_free>
 800a780:	e002      	b.n	800a788 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 800a782:	23ff      	movs	r3, #255	@ 0xff
 800a784:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 800a788:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a78c:	e005      	b.n	800a79a <dns_send+0x1be>
        goto overflow_return;
 800a78e:	bf00      	nop
overflow_return:
  pbuf_free(p);
 800a790:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a792:	f001 fc31 	bl	800bff8 <pbuf_free>
  return ERR_VAL;
 800a796:	f06f 0305 	mvn.w	r3, #5
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3740      	adds	r7, #64	@ 0x40
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	20003a8c 	.word	0x20003a8c
 800a7a8:	0801124c 	.word	0x0801124c
 800a7ac:	0801127c 	.word	0x0801127c
 800a7b0:	08011294 	.word	0x08011294
 800a7b4:	20003efc 	.word	0x20003efc
 800a7b8:	20003a7c 	.word	0x20003a7c

0800a7bc <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 800a7bc:	b590      	push	{r4, r7, lr}
 800a7be:	b085      	sub	sp, #20
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	6039      	str	r1, [r7, #0]
 800a7c6:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	73fb      	strb	r3, [r7, #15]
 800a7cc:	e03d      	b.n	800a84a <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800a7ce:	7bfa      	ldrb	r2, [r7, #15]
 800a7d0:	4957      	ldr	r1, [pc, #348]	@ (800a930 <dns_call_found+0x174>)
 800a7d2:	4613      	mov	r3, r2
 800a7d4:	005b      	lsls	r3, r3, #1
 800a7d6:	4413      	add	r3, r2
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	440b      	add	r3, r1
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d030      	beq.n	800a844 <dns_call_found+0x88>
 800a7e2:	7bfa      	ldrb	r2, [r7, #15]
 800a7e4:	4952      	ldr	r1, [pc, #328]	@ (800a930 <dns_call_found+0x174>)
 800a7e6:	4613      	mov	r3, r2
 800a7e8:	005b      	lsls	r3, r3, #1
 800a7ea:	4413      	add	r3, r2
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	440b      	add	r3, r1
 800a7f0:	3308      	adds	r3, #8
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	79fa      	ldrb	r2, [r7, #7]
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d124      	bne.n	800a844 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800a7fa:	7bfa      	ldrb	r2, [r7, #15]
 800a7fc:	494c      	ldr	r1, [pc, #304]	@ (800a930 <dns_call_found+0x174>)
 800a7fe:	4613      	mov	r3, r2
 800a800:	005b      	lsls	r3, r3, #1
 800a802:	4413      	add	r3, r2
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	440b      	add	r3, r1
 800a808:	681c      	ldr	r4, [r3, #0]
 800a80a:	79fa      	ldrb	r2, [r7, #7]
 800a80c:	4613      	mov	r3, r2
 800a80e:	011b      	lsls	r3, r3, #4
 800a810:	4413      	add	r3, r2
 800a812:	011b      	lsls	r3, r3, #4
 800a814:	3310      	adds	r3, #16
 800a816:	4a47      	ldr	r2, [pc, #284]	@ (800a934 <dns_call_found+0x178>)
 800a818:	1898      	adds	r0, r3, r2
 800a81a:	7bfa      	ldrb	r2, [r7, #15]
 800a81c:	4944      	ldr	r1, [pc, #272]	@ (800a930 <dns_call_found+0x174>)
 800a81e:	4613      	mov	r3, r2
 800a820:	005b      	lsls	r3, r3, #1
 800a822:	4413      	add	r3, r2
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	440b      	add	r3, r1
 800a828:	3304      	adds	r3, #4
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	461a      	mov	r2, r3
 800a82e:	6839      	ldr	r1, [r7, #0]
 800a830:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 800a832:	7bfa      	ldrb	r2, [r7, #15]
 800a834:	493e      	ldr	r1, [pc, #248]	@ (800a930 <dns_call_found+0x174>)
 800a836:	4613      	mov	r3, r2
 800a838:	005b      	lsls	r3, r3, #1
 800a83a:	4413      	add	r3, r2
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	440b      	add	r3, r1
 800a840:	2200      	movs	r2, #0
 800a842:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800a844:	7bfb      	ldrb	r3, [r7, #15]
 800a846:	3301      	adds	r3, #1
 800a848:	73fb      	strb	r3, [r7, #15]
 800a84a:	7bfb      	ldrb	r3, [r7, #15]
 800a84c:	2b03      	cmp	r3, #3
 800a84e:	d9be      	bls.n	800a7ce <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800a850:	2300      	movs	r3, #0
 800a852:	73fb      	strb	r3, [r7, #15]
 800a854:	e031      	b.n	800a8ba <dns_call_found+0xfe>
    if (i == idx) {
 800a856:	7bfa      	ldrb	r2, [r7, #15]
 800a858:	79fb      	ldrb	r3, [r7, #7]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d029      	beq.n	800a8b2 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 800a85e:	7bfa      	ldrb	r2, [r7, #15]
 800a860:	4934      	ldr	r1, [pc, #208]	@ (800a934 <dns_call_found+0x178>)
 800a862:	4613      	mov	r3, r2
 800a864:	011b      	lsls	r3, r3, #4
 800a866:	4413      	add	r3, r2
 800a868:	011b      	lsls	r3, r3, #4
 800a86a:	440b      	add	r3, r1
 800a86c:	330a      	adds	r3, #10
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	2b02      	cmp	r3, #2
 800a872:	d11f      	bne.n	800a8b4 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 800a874:	7bfa      	ldrb	r2, [r7, #15]
 800a876:	492f      	ldr	r1, [pc, #188]	@ (800a934 <dns_call_found+0x178>)
 800a878:	4613      	mov	r3, r2
 800a87a:	011b      	lsls	r3, r3, #4
 800a87c:	4413      	add	r3, r2
 800a87e:	011b      	lsls	r3, r3, #4
 800a880:	440b      	add	r3, r1
 800a882:	330f      	adds	r3, #15
 800a884:	7819      	ldrb	r1, [r3, #0]
 800a886:	79fa      	ldrb	r2, [r7, #7]
 800a888:	482a      	ldr	r0, [pc, #168]	@ (800a934 <dns_call_found+0x178>)
 800a88a:	4613      	mov	r3, r2
 800a88c:	011b      	lsls	r3, r3, #4
 800a88e:	4413      	add	r3, r2
 800a890:	011b      	lsls	r3, r3, #4
 800a892:	4403      	add	r3, r0
 800a894:	330f      	adds	r3, #15
 800a896:	781b      	ldrb	r3, [r3, #0]
 800a898:	4299      	cmp	r1, r3
 800a89a:	d10b      	bne.n	800a8b4 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800a89c:	79fa      	ldrb	r2, [r7, #7]
 800a89e:	4925      	ldr	r1, [pc, #148]	@ (800a934 <dns_call_found+0x178>)
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	011b      	lsls	r3, r3, #4
 800a8a4:	4413      	add	r3, r2
 800a8a6:	011b      	lsls	r3, r3, #4
 800a8a8:	440b      	add	r3, r1
 800a8aa:	330f      	adds	r3, #15
 800a8ac:	2204      	movs	r2, #4
 800a8ae:	701a      	strb	r2, [r3, #0]
        break;
 800a8b0:	e006      	b.n	800a8c0 <dns_call_found+0x104>
      continue; /* only check other requests */
 800a8b2:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800a8b4:	7bfb      	ldrb	r3, [r7, #15]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	73fb      	strb	r3, [r7, #15]
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
 800a8bc:	2b03      	cmp	r3, #3
 800a8be:	d9ca      	bls.n	800a856 <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 800a8c0:	79fa      	ldrb	r2, [r7, #7]
 800a8c2:	491c      	ldr	r1, [pc, #112]	@ (800a934 <dns_call_found+0x178>)
 800a8c4:	4613      	mov	r3, r2
 800a8c6:	011b      	lsls	r3, r3, #4
 800a8c8:	4413      	add	r3, r2
 800a8ca:	011b      	lsls	r3, r3, #4
 800a8cc:	440b      	add	r3, r1
 800a8ce:	330f      	adds	r3, #15
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	2b03      	cmp	r3, #3
 800a8d4:	d827      	bhi.n	800a926 <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800a8d6:	79fa      	ldrb	r2, [r7, #7]
 800a8d8:	4916      	ldr	r1, [pc, #88]	@ (800a934 <dns_call_found+0x178>)
 800a8da:	4613      	mov	r3, r2
 800a8dc:	011b      	lsls	r3, r3, #4
 800a8de:	4413      	add	r3, r2
 800a8e0:	011b      	lsls	r3, r3, #4
 800a8e2:	440b      	add	r3, r1
 800a8e4:	330f      	adds	r3, #15
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	4b13      	ldr	r3, [pc, #76]	@ (800a938 <dns_call_found+0x17c>)
 800a8ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f002 fd85 	bl	800d400 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800a8f6:	79fa      	ldrb	r2, [r7, #7]
 800a8f8:	490e      	ldr	r1, [pc, #56]	@ (800a934 <dns_call_found+0x178>)
 800a8fa:	4613      	mov	r3, r2
 800a8fc:	011b      	lsls	r3, r3, #4
 800a8fe:	4413      	add	r3, r2
 800a900:	011b      	lsls	r3, r3, #4
 800a902:	440b      	add	r3, r1
 800a904:	330f      	adds	r3, #15
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	4619      	mov	r1, r3
 800a90a:	4b0b      	ldr	r3, [pc, #44]	@ (800a938 <dns_call_found+0x17c>)
 800a90c:	2200      	movs	r2, #0
 800a90e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800a912:	79fa      	ldrb	r2, [r7, #7]
 800a914:	4907      	ldr	r1, [pc, #28]	@ (800a934 <dns_call_found+0x178>)
 800a916:	4613      	mov	r3, r2
 800a918:	011b      	lsls	r3, r3, #4
 800a91a:	4413      	add	r3, r2
 800a91c:	011b      	lsls	r3, r3, #4
 800a91e:	440b      	add	r3, r1
 800a920:	330f      	adds	r3, #15
 800a922:	2204      	movs	r2, #4
 800a924:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 800a926:	bf00      	nop
 800a928:	3714      	adds	r7, #20
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd90      	pop	{r4, r7, pc}
 800a92e:	bf00      	nop
 800a930:	20003ecc 	.word	0x20003ecc
 800a934:	20003a8c 	.word	0x20003a8c
 800a938:	20003a7c 	.word	0x20003a7c

0800a93c <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 800a942:	f005 f8a3 	bl	800fa8c <rand>
 800a946:	4603      	mov	r3, r0
 800a948:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800a94a:	2300      	movs	r3, #0
 800a94c:	71fb      	strb	r3, [r7, #7]
 800a94e:	e01a      	b.n	800a986 <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800a950:	79fa      	ldrb	r2, [r7, #7]
 800a952:	4911      	ldr	r1, [pc, #68]	@ (800a998 <dns_create_txid+0x5c>)
 800a954:	4613      	mov	r3, r2
 800a956:	011b      	lsls	r3, r3, #4
 800a958:	4413      	add	r3, r2
 800a95a:	011b      	lsls	r3, r3, #4
 800a95c:	440b      	add	r3, r1
 800a95e:	330a      	adds	r3, #10
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	2b02      	cmp	r3, #2
 800a964:	d10c      	bne.n	800a980 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 800a966:	79fa      	ldrb	r2, [r7, #7]
 800a968:	490b      	ldr	r1, [pc, #44]	@ (800a998 <dns_create_txid+0x5c>)
 800a96a:	4613      	mov	r3, r2
 800a96c:	011b      	lsls	r3, r3, #4
 800a96e:	4413      	add	r3, r2
 800a970:	011b      	lsls	r3, r3, #4
 800a972:	440b      	add	r3, r1
 800a974:	3308      	adds	r3, #8
 800a976:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800a978:	88ba      	ldrh	r2, [r7, #4]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d100      	bne.n	800a980 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 800a97e:	e7e0      	b.n	800a942 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800a980:	79fb      	ldrb	r3, [r7, #7]
 800a982:	3301      	adds	r3, #1
 800a984:	71fb      	strb	r3, [r7, #7]
 800a986:	79fb      	ldrb	r3, [r7, #7]
 800a988:	2b03      	cmp	r3, #3
 800a98a:	d9e1      	bls.n	800a950 <dns_create_txid+0x14>
    }
  }

  return txid;
 800a98c:	88bb      	ldrh	r3, [r7, #4]
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3708      	adds	r7, #8
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}
 800a996:	bf00      	nop
 800a998:	20003a8c 	.word	0x20003a8c

0800a99c <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b085      	sub	sp, #20
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00d      	beq.n	800a9ca <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	7adb      	ldrb	r3, [r3, #11]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d109      	bne.n	800a9ca <dns_backupserver_available+0x2e>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	7adb      	ldrb	r3, [r3, #11]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	4a06      	ldr	r2, [pc, #24]	@ (800a9d8 <dns_backupserver_available+0x3c>)
 800a9be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d001      	beq.n	800a9ca <dns_backupserver_available+0x2e>
      ret = 1;
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a9ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3714      	adds	r7, #20
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d6:	4770      	bx	lr
 800a9d8:	20003efc 	.word	0x20003efc

0800a9dc <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 800a9e6:	79fa      	ldrb	r2, [r7, #7]
 800a9e8:	4613      	mov	r3, r2
 800a9ea:	011b      	lsls	r3, r3, #4
 800a9ec:	4413      	add	r3, r2
 800a9ee:	011b      	lsls	r3, r3, #4
 800a9f0:	4a48      	ldr	r2, [pc, #288]	@ (800ab14 <dns_check_entry+0x138>)
 800a9f2:	4413      	add	r3, r2
 800a9f4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800a9f6:	79fb      	ldrb	r3, [r7, #7]
 800a9f8:	2b03      	cmp	r3, #3
 800a9fa:	d906      	bls.n	800aa0a <dns_check_entry+0x2e>
 800a9fc:	4b46      	ldr	r3, [pc, #280]	@ (800ab18 <dns_check_entry+0x13c>)
 800a9fe:	f240 421c 	movw	r2, #1052	@ 0x41c
 800aa02:	4946      	ldr	r1, [pc, #280]	@ (800ab1c <dns_check_entry+0x140>)
 800aa04:	4846      	ldr	r0, [pc, #280]	@ (800ab20 <dns_check_entry+0x144>)
 800aa06:	f005 f941 	bl	800fc8c <iprintf>

  switch (entry->state) {
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	7a9b      	ldrb	r3, [r3, #10]
 800aa0e:	2b03      	cmp	r3, #3
 800aa10:	d86f      	bhi.n	800aaf2 <dns_check_entry+0x116>
 800aa12:	a201      	add	r2, pc, #4	@ (adr r2, 800aa18 <dns_check_entry+0x3c>)
 800aa14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa18:	0800ab03 	.word	0x0800ab03
 800aa1c:	0800aa29 	.word	0x0800aa29
 800aa20:	0800aa5b 	.word	0x0800aa5b
 800aa24:	0800aad1 	.word	0x0800aad1
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 800aa28:	f7ff ff88 	bl	800a93c <dns_create_txid>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	461a      	mov	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2202      	movs	r2, #2
 800aa38:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2201      	movs	r2, #1
 800aa44:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 800aa4c:	79fb      	ldrb	r3, [r7, #7]
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7ff fdc4 	bl	800a5dc <dns_send>
 800aa54:	4603      	mov	r3, r0
 800aa56:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 800aa58:	e058      	b.n	800ab0c <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	7b1b      	ldrb	r3, [r3, #12]
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	b2da      	uxtb	r2, r3
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	731a      	strb	r2, [r3, #12]
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	7b1b      	ldrb	r3, [r3, #12]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d14b      	bne.n	800ab06 <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	7b5b      	ldrb	r3, [r3, #13]
 800aa72:	3301      	adds	r3, #1
 800aa74:	b2da      	uxtb	r2, r3
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	735a      	strb	r2, [r3, #13]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	7b5b      	ldrb	r3, [r3, #13]
 800aa7e:	2b04      	cmp	r3, #4
 800aa80:	d11b      	bne.n	800aaba <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f7ff ff8a 	bl	800a99c <dns_backupserver_available>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d00c      	beq.n	800aaa8 <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	7adb      	ldrb	r3, [r3, #11]
 800aa92:	3301      	adds	r3, #1
 800aa94:	b2da      	uxtb	r2, r3
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	735a      	strb	r2, [r3, #13]
 800aaa6:	e00c      	b.n	800aac2 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 800aaa8:	79fb      	ldrb	r3, [r7, #7]
 800aaaa:	2100      	movs	r1, #0
 800aaac:	4618      	mov	r0, r3
 800aaae:	f7ff fe85 	bl	800a7bc <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2200      	movs	r2, #0
 800aab6:	729a      	strb	r2, [r3, #10]
            break;
 800aab8:	e028      	b.n	800ab0c <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	7b5a      	ldrb	r2, [r3, #13]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 800aac2:	79fb      	ldrb	r3, [r7, #7]
 800aac4:	4618      	mov	r0, r3
 800aac6:	f7ff fd89 	bl	800a5dc <dns_send>
 800aaca:	4603      	mov	r3, r0
 800aacc:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 800aace:	e01a      	b.n	800ab06 <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d008      	beq.n	800aaea <dns_check_entry+0x10e>
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	1e5a      	subs	r2, r3, #1
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	601a      	str	r2, [r3, #0]
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d10f      	bne.n	800ab0a <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2200      	movs	r2, #0
 800aaee:	729a      	strb	r2, [r3, #10]
      }
      break;
 800aaf0:	e00b      	b.n	800ab0a <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800aaf2:	4b09      	ldr	r3, [pc, #36]	@ (800ab18 <dns_check_entry+0x13c>)
 800aaf4:	f240 425b 	movw	r2, #1115	@ 0x45b
 800aaf8:	490a      	ldr	r1, [pc, #40]	@ (800ab24 <dns_check_entry+0x148>)
 800aafa:	4809      	ldr	r0, [pc, #36]	@ (800ab20 <dns_check_entry+0x144>)
 800aafc:	f005 f8c6 	bl	800fc8c <iprintf>
      break;
 800ab00:	e004      	b.n	800ab0c <dns_check_entry+0x130>
      break;
 800ab02:	bf00      	nop
 800ab04:	e002      	b.n	800ab0c <dns_check_entry+0x130>
      break;
 800ab06:	bf00      	nop
 800ab08:	e000      	b.n	800ab0c <dns_check_entry+0x130>
      break;
 800ab0a:	bf00      	nop
  }
}
 800ab0c:	bf00      	nop
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	20003a8c 	.word	0x20003a8c
 800ab18:	0801124c 	.word	0x0801124c
 800ab1c:	080112bc 	.word	0x080112bc
 800ab20:	08011294 	.word	0x08011294
 800ab24:	080112d8 	.word	0x080112d8

0800ab28 <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800ab2e:	2300      	movs	r3, #0
 800ab30:	71fb      	strb	r3, [r7, #7]
 800ab32:	e006      	b.n	800ab42 <dns_check_entries+0x1a>
    dns_check_entry(i);
 800ab34:	79fb      	ldrb	r3, [r7, #7]
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7ff ff50 	bl	800a9dc <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800ab3c:	79fb      	ldrb	r3, [r7, #7]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	71fb      	strb	r3, [r7, #7]
 800ab42:	79fb      	ldrb	r3, [r7, #7]
 800ab44:	2b03      	cmp	r3, #3
 800ab46:	d9f5      	bls.n	800ab34 <dns_check_entries+0xc>
  }
}
 800ab48:	bf00      	nop
 800ab4a:	bf00      	nop
 800ab4c:	3708      	adds	r7, #8
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}

0800ab52 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ab52:	b580      	push	{r7, lr}
 800ab54:	b082      	sub	sp, #8
 800ab56:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800ab5c:	f000 f8d4 	bl	800ad08 <mem_init>
  memp_init();
 800ab60:	f000 fbda 	bl	800b318 <memp_init>
  pbuf_init();
  netif_init();
 800ab64:	f000 fc92 	bl	800b48c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ab68:	f001 ff60 	bl	800ca2c <udp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 800ab6c:	f7ff fd28 	bl	800a5c0 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800ab70:	f001 feda 	bl	800c928 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ab74:	bf00      	nop
 800ab76:	3708      	adds	r7, #8
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b083      	sub	sp, #12
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	4603      	mov	r3, r0
 800ab84:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800ab86:	4b05      	ldr	r3, [pc, #20]	@ (800ab9c <ptr_to_mem+0x20>)
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	88fb      	ldrh	r3, [r7, #6]
 800ab8c:	4413      	add	r3, r2
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	370c      	adds	r7, #12
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr
 800ab9a:	bf00      	nop
 800ab9c:	20006730 	.word	0x20006730

0800aba0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800aba8:	4b05      	ldr	r3, [pc, #20]	@ (800abc0 <mem_to_ptr+0x20>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	1ad3      	subs	r3, r2, r3
 800abb0:	b29b      	uxth	r3, r3
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	370c      	adds	r7, #12
 800abb6:	46bd      	mov	sp, r7
 800abb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbc:	4770      	bx	lr
 800abbe:	bf00      	nop
 800abc0:	20006730 	.word	0x20006730

0800abc4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800abc4:	b590      	push	{r4, r7, lr}
 800abc6:	b085      	sub	sp, #20
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800abcc:	4b45      	ldr	r3, [pc, #276]	@ (800ace4 <plug_holes+0x120>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d206      	bcs.n	800abe4 <plug_holes+0x20>
 800abd6:	4b44      	ldr	r3, [pc, #272]	@ (800ace8 <plug_holes+0x124>)
 800abd8:	f240 12df 	movw	r2, #479	@ 0x1df
 800abdc:	4943      	ldr	r1, [pc, #268]	@ (800acec <plug_holes+0x128>)
 800abde:	4844      	ldr	r0, [pc, #272]	@ (800acf0 <plug_holes+0x12c>)
 800abe0:	f005 f854 	bl	800fc8c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800abe4:	4b43      	ldr	r3, [pc, #268]	@ (800acf4 <plug_holes+0x130>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	429a      	cmp	r2, r3
 800abec:	d306      	bcc.n	800abfc <plug_holes+0x38>
 800abee:	4b3e      	ldr	r3, [pc, #248]	@ (800ace8 <plug_holes+0x124>)
 800abf0:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800abf4:	4940      	ldr	r1, [pc, #256]	@ (800acf8 <plug_holes+0x134>)
 800abf6:	483e      	ldr	r0, [pc, #248]	@ (800acf0 <plug_holes+0x12c>)
 800abf8:	f005 f848 	bl	800fc8c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	791b      	ldrb	r3, [r3, #4]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d006      	beq.n	800ac12 <plug_holes+0x4e>
 800ac04:	4b38      	ldr	r3, [pc, #224]	@ (800ace8 <plug_holes+0x124>)
 800ac06:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800ac0a:	493c      	ldr	r1, [pc, #240]	@ (800acfc <plug_holes+0x138>)
 800ac0c:	4838      	ldr	r0, [pc, #224]	@ (800acf0 <plug_holes+0x12c>)
 800ac0e:	f005 f83d 	bl	800fc8c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	881b      	ldrh	r3, [r3, #0]
 800ac16:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800ac1a:	d906      	bls.n	800ac2a <plug_holes+0x66>
 800ac1c:	4b32      	ldr	r3, [pc, #200]	@ (800ace8 <plug_holes+0x124>)
 800ac1e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800ac22:	4937      	ldr	r1, [pc, #220]	@ (800ad00 <plug_holes+0x13c>)
 800ac24:	4832      	ldr	r0, [pc, #200]	@ (800acf0 <plug_holes+0x12c>)
 800ac26:	f005 f831 	bl	800fc8c <iprintf>

  nmem = ptr_to_mem(mem->next);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	881b      	ldrh	r3, [r3, #0]
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7ff ffa4 	bl	800ab7c <ptr_to_mem>
 800ac34:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	429a      	cmp	r2, r3
 800ac3c:	d024      	beq.n	800ac88 <plug_holes+0xc4>
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	791b      	ldrb	r3, [r3, #4]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d120      	bne.n	800ac88 <plug_holes+0xc4>
 800ac46:	4b2b      	ldr	r3, [pc, #172]	@ (800acf4 <plug_holes+0x130>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	68fa      	ldr	r2, [r7, #12]
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d01b      	beq.n	800ac88 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800ac50:	4b2c      	ldr	r3, [pc, #176]	@ (800ad04 <plug_holes+0x140>)
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d102      	bne.n	800ac60 <plug_holes+0x9c>
      lfree = mem;
 800ac5a:	4a2a      	ldr	r2, [pc, #168]	@ (800ad04 <plug_holes+0x140>)
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	881a      	ldrh	r2, [r3, #0]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	881b      	ldrh	r3, [r3, #0]
 800ac6c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800ac70:	d00a      	beq.n	800ac88 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	881b      	ldrh	r3, [r3, #0]
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7ff ff80 	bl	800ab7c <ptr_to_mem>
 800ac7c:	4604      	mov	r4, r0
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f7ff ff8e 	bl	800aba0 <mem_to_ptr>
 800ac84:	4603      	mov	r3, r0
 800ac86:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	885b      	ldrh	r3, [r3, #2]
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7ff ff75 	bl	800ab7c <ptr_to_mem>
 800ac92:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ac94:	68ba      	ldr	r2, [r7, #8]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d01f      	beq.n	800acdc <plug_holes+0x118>
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	791b      	ldrb	r3, [r3, #4]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d11b      	bne.n	800acdc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800aca4:	4b17      	ldr	r3, [pc, #92]	@ (800ad04 <plug_holes+0x140>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	687a      	ldr	r2, [r7, #4]
 800acaa:	429a      	cmp	r2, r3
 800acac:	d102      	bne.n	800acb4 <plug_holes+0xf0>
      lfree = pmem;
 800acae:	4a15      	ldr	r2, [pc, #84]	@ (800ad04 <plug_holes+0x140>)
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	881a      	ldrh	r2, [r3, #0]
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	881b      	ldrh	r3, [r3, #0]
 800acc0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800acc4:	d00a      	beq.n	800acdc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	881b      	ldrh	r3, [r3, #0]
 800acca:	4618      	mov	r0, r3
 800accc:	f7ff ff56 	bl	800ab7c <ptr_to_mem>
 800acd0:	4604      	mov	r4, r0
 800acd2:	68b8      	ldr	r0, [r7, #8]
 800acd4:	f7ff ff64 	bl	800aba0 <mem_to_ptr>
 800acd8:	4603      	mov	r3, r0
 800acda:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800acdc:	bf00      	nop
 800acde:	3714      	adds	r7, #20
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd90      	pop	{r4, r7, pc}
 800ace4:	20006730 	.word	0x20006730
 800ace8:	080112f8 	.word	0x080112f8
 800acec:	08011328 	.word	0x08011328
 800acf0:	08011340 	.word	0x08011340
 800acf4:	20006734 	.word	0x20006734
 800acf8:	08011368 	.word	0x08011368
 800acfc:	08011384 	.word	0x08011384
 800ad00:	080113a0 	.word	0x080113a0
 800ad04:	20006738 	.word	0x20006738

0800ad08 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800ad0e:	4b18      	ldr	r3, [pc, #96]	@ (800ad70 <mem_init+0x68>)
 800ad10:	3303      	adds	r3, #3
 800ad12:	f023 0303 	bic.w	r3, r3, #3
 800ad16:	461a      	mov	r2, r3
 800ad18:	4b16      	ldr	r3, [pc, #88]	@ (800ad74 <mem_init+0x6c>)
 800ad1a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800ad1c:	4b15      	ldr	r3, [pc, #84]	@ (800ad74 <mem_init+0x6c>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800ad28:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800ad36:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 800ad3a:	f7ff ff1f 	bl	800ab7c <ptr_to_mem>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	4a0d      	ldr	r2, [pc, #52]	@ (800ad78 <mem_init+0x70>)
 800ad42:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800ad44:	4b0c      	ldr	r3, [pc, #48]	@ (800ad78 <mem_init+0x70>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800ad4c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad78 <mem_init+0x70>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800ad54:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800ad56:	4b08      	ldr	r3, [pc, #32]	@ (800ad78 <mem_init+0x70>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800ad5e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800ad60:	4b04      	ldr	r3, [pc, #16]	@ (800ad74 <mem_init+0x6c>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a05      	ldr	r2, [pc, #20]	@ (800ad7c <mem_init+0x74>)
 800ad66:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800ad68:	bf00      	nop
 800ad6a:	3708      	adds	r7, #8
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}
 800ad70:	20003f1c 	.word	0x20003f1c
 800ad74:	20006730 	.word	0x20006730
 800ad78:	20006734 	.word	0x20006734
 800ad7c:	20006738 	.word	0x20006738

0800ad80 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b086      	sub	sp, #24
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f7ff ff09 	bl	800aba0 <mem_to_ptr>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	881b      	ldrh	r3, [r3, #0]
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7ff fef0 	bl	800ab7c <ptr_to_mem>
 800ad9c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	885b      	ldrh	r3, [r3, #2]
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7ff feea 	bl	800ab7c <ptr_to_mem>
 800ada8:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	881b      	ldrh	r3, [r3, #0]
 800adae:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800adb2:	d818      	bhi.n	800ade6 <mem_link_valid+0x66>
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	885b      	ldrh	r3, [r3, #2]
 800adb8:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800adbc:	d813      	bhi.n	800ade6 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800adc2:	8afa      	ldrh	r2, [r7, #22]
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d004      	beq.n	800add2 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	881b      	ldrh	r3, [r3, #0]
 800adcc:	8afa      	ldrh	r2, [r7, #22]
 800adce:	429a      	cmp	r2, r3
 800add0:	d109      	bne.n	800ade6 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800add2:	4b08      	ldr	r3, [pc, #32]	@ (800adf4 <mem_link_valid+0x74>)
 800add4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800add6:	693a      	ldr	r2, [r7, #16]
 800add8:	429a      	cmp	r2, r3
 800adda:	d006      	beq.n	800adea <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	885b      	ldrh	r3, [r3, #2]
 800ade0:	8afa      	ldrh	r2, [r7, #22]
 800ade2:	429a      	cmp	r2, r3
 800ade4:	d001      	beq.n	800adea <mem_link_valid+0x6a>
    return 0;
 800ade6:	2300      	movs	r3, #0
 800ade8:	e000      	b.n	800adec <mem_link_valid+0x6c>
  }
  return 1;
 800adea:	2301      	movs	r3, #1
}
 800adec:	4618      	mov	r0, r3
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	20006734 	.word	0x20006734

0800adf8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d04c      	beq.n	800aea0 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f003 0303 	and.w	r3, r3, #3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d007      	beq.n	800ae20 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800ae10:	4b25      	ldr	r3, [pc, #148]	@ (800aea8 <mem_free+0xb0>)
 800ae12:	f240 2273 	movw	r2, #627	@ 0x273
 800ae16:	4925      	ldr	r1, [pc, #148]	@ (800aeac <mem_free+0xb4>)
 800ae18:	4825      	ldr	r0, [pc, #148]	@ (800aeb0 <mem_free+0xb8>)
 800ae1a:	f004 ff37 	bl	800fc8c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ae1e:	e040      	b.n	800aea2 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	3b08      	subs	r3, #8
 800ae24:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800ae26:	4b23      	ldr	r3, [pc, #140]	@ (800aeb4 <mem_free+0xbc>)
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	68fa      	ldr	r2, [r7, #12]
 800ae2c:	429a      	cmp	r2, r3
 800ae2e:	d306      	bcc.n	800ae3e <mem_free+0x46>
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f103 020c 	add.w	r2, r3, #12
 800ae36:	4b20      	ldr	r3, [pc, #128]	@ (800aeb8 <mem_free+0xc0>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	d907      	bls.n	800ae4e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800ae3e:	4b1a      	ldr	r3, [pc, #104]	@ (800aea8 <mem_free+0xb0>)
 800ae40:	f240 227f 	movw	r2, #639	@ 0x27f
 800ae44:	491d      	ldr	r1, [pc, #116]	@ (800aebc <mem_free+0xc4>)
 800ae46:	481a      	ldr	r0, [pc, #104]	@ (800aeb0 <mem_free+0xb8>)
 800ae48:	f004 ff20 	bl	800fc8c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ae4c:	e029      	b.n	800aea2 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	791b      	ldrb	r3, [r3, #4]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d107      	bne.n	800ae66 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800ae56:	4b14      	ldr	r3, [pc, #80]	@ (800aea8 <mem_free+0xb0>)
 800ae58:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800ae5c:	4918      	ldr	r1, [pc, #96]	@ (800aec0 <mem_free+0xc8>)
 800ae5e:	4814      	ldr	r0, [pc, #80]	@ (800aeb0 <mem_free+0xb8>)
 800ae60:	f004 ff14 	bl	800fc8c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ae64:	e01d      	b.n	800aea2 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800ae66:	68f8      	ldr	r0, [r7, #12]
 800ae68:	f7ff ff8a 	bl	800ad80 <mem_link_valid>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d107      	bne.n	800ae82 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800ae72:	4b0d      	ldr	r3, [pc, #52]	@ (800aea8 <mem_free+0xb0>)
 800ae74:	f240 2295 	movw	r2, #661	@ 0x295
 800ae78:	4912      	ldr	r1, [pc, #72]	@ (800aec4 <mem_free+0xcc>)
 800ae7a:	480d      	ldr	r0, [pc, #52]	@ (800aeb0 <mem_free+0xb8>)
 800ae7c:	f004 ff06 	bl	800fc8c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800ae80:	e00f      	b.n	800aea2 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2200      	movs	r2, #0
 800ae86:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ae88:	4b0f      	ldr	r3, [pc, #60]	@ (800aec8 <mem_free+0xd0>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	68fa      	ldr	r2, [r7, #12]
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d202      	bcs.n	800ae98 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ae92:	4a0d      	ldr	r2, [pc, #52]	@ (800aec8 <mem_free+0xd0>)
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f7ff fe93 	bl	800abc4 <plug_holes>
 800ae9e:	e000      	b.n	800aea2 <mem_free+0xaa>
    return;
 800aea0:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	080112f8 	.word	0x080112f8
 800aeac:	080113cc 	.word	0x080113cc
 800aeb0:	08011340 	.word	0x08011340
 800aeb4:	20006730 	.word	0x20006730
 800aeb8:	20006734 	.word	0x20006734
 800aebc:	080113f0 	.word	0x080113f0
 800aec0:	0801140c 	.word	0x0801140c
 800aec4:	08011434 	.word	0x08011434
 800aec8:	20006738 	.word	0x20006738

0800aecc <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b088      	sub	sp, #32
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	460b      	mov	r3, r1
 800aed6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800aed8:	887b      	ldrh	r3, [r7, #2]
 800aeda:	3303      	adds	r3, #3
 800aedc:	b29b      	uxth	r3, r3
 800aede:	f023 0303 	bic.w	r3, r3, #3
 800aee2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800aee4:	8bfb      	ldrh	r3, [r7, #30]
 800aee6:	2b0b      	cmp	r3, #11
 800aee8:	d801      	bhi.n	800aeee <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800aeea:	230c      	movs	r3, #12
 800aeec:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800aeee:	8bfb      	ldrh	r3, [r7, #30]
 800aef0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800aef4:	d803      	bhi.n	800aefe <mem_trim+0x32>
 800aef6:	8bfa      	ldrh	r2, [r7, #30]
 800aef8:	887b      	ldrh	r3, [r7, #2]
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d201      	bcs.n	800af02 <mem_trim+0x36>
    return NULL;
 800aefe:	2300      	movs	r3, #0
 800af00:	e0cc      	b.n	800b09c <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800af02:	4b68      	ldr	r3, [pc, #416]	@ (800b0a4 <mem_trim+0x1d8>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	429a      	cmp	r2, r3
 800af0a:	d304      	bcc.n	800af16 <mem_trim+0x4a>
 800af0c:	4b66      	ldr	r3, [pc, #408]	@ (800b0a8 <mem_trim+0x1dc>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	429a      	cmp	r2, r3
 800af14:	d306      	bcc.n	800af24 <mem_trim+0x58>
 800af16:	4b65      	ldr	r3, [pc, #404]	@ (800b0ac <mem_trim+0x1e0>)
 800af18:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800af1c:	4964      	ldr	r1, [pc, #400]	@ (800b0b0 <mem_trim+0x1e4>)
 800af1e:	4865      	ldr	r0, [pc, #404]	@ (800b0b4 <mem_trim+0x1e8>)
 800af20:	f004 feb4 	bl	800fc8c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800af24:	4b5f      	ldr	r3, [pc, #380]	@ (800b0a4 <mem_trim+0x1d8>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d304      	bcc.n	800af38 <mem_trim+0x6c>
 800af2e:	4b5e      	ldr	r3, [pc, #376]	@ (800b0a8 <mem_trim+0x1dc>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	429a      	cmp	r2, r3
 800af36:	d301      	bcc.n	800af3c <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	e0af      	b.n	800b09c <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	3b08      	subs	r3, #8
 800af40:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800af42:	69b8      	ldr	r0, [r7, #24]
 800af44:	f7ff fe2c 	bl	800aba0 <mem_to_ptr>
 800af48:	4603      	mov	r3, r0
 800af4a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800af4c:	69bb      	ldr	r3, [r7, #24]
 800af4e:	881a      	ldrh	r2, [r3, #0]
 800af50:	8afb      	ldrh	r3, [r7, #22]
 800af52:	1ad3      	subs	r3, r2, r3
 800af54:	b29b      	uxth	r3, r3
 800af56:	3b08      	subs	r3, #8
 800af58:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800af5a:	8bfa      	ldrh	r2, [r7, #30]
 800af5c:	8abb      	ldrh	r3, [r7, #20]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d906      	bls.n	800af70 <mem_trim+0xa4>
 800af62:	4b52      	ldr	r3, [pc, #328]	@ (800b0ac <mem_trim+0x1e0>)
 800af64:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800af68:	4953      	ldr	r1, [pc, #332]	@ (800b0b8 <mem_trim+0x1ec>)
 800af6a:	4852      	ldr	r0, [pc, #328]	@ (800b0b4 <mem_trim+0x1e8>)
 800af6c:	f004 fe8e 	bl	800fc8c <iprintf>
  if (newsize > size) {
 800af70:	8bfa      	ldrh	r2, [r7, #30]
 800af72:	8abb      	ldrh	r3, [r7, #20]
 800af74:	429a      	cmp	r2, r3
 800af76:	d901      	bls.n	800af7c <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800af78:	2300      	movs	r3, #0
 800af7a:	e08f      	b.n	800b09c <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800af7c:	8bfa      	ldrh	r2, [r7, #30]
 800af7e:	8abb      	ldrh	r3, [r7, #20]
 800af80:	429a      	cmp	r2, r3
 800af82:	d101      	bne.n	800af88 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	e089      	b.n	800b09c <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	881b      	ldrh	r3, [r3, #0]
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7ff fdf5 	bl	800ab7c <ptr_to_mem>
 800af92:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	791b      	ldrb	r3, [r3, #4]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d13f      	bne.n	800b01c <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800af9c:	69bb      	ldr	r3, [r7, #24]
 800af9e:	881b      	ldrh	r3, [r3, #0]
 800afa0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800afa4:	d106      	bne.n	800afb4 <mem_trim+0xe8>
 800afa6:	4b41      	ldr	r3, [pc, #260]	@ (800b0ac <mem_trim+0x1e0>)
 800afa8:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800afac:	4943      	ldr	r1, [pc, #268]	@ (800b0bc <mem_trim+0x1f0>)
 800afae:	4841      	ldr	r0, [pc, #260]	@ (800b0b4 <mem_trim+0x1e8>)
 800afb0:	f004 fe6c 	bl	800fc8c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	881b      	ldrh	r3, [r3, #0]
 800afb8:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800afba:	8afa      	ldrh	r2, [r7, #22]
 800afbc:	8bfb      	ldrh	r3, [r7, #30]
 800afbe:	4413      	add	r3, r2
 800afc0:	b29b      	uxth	r3, r3
 800afc2:	3308      	adds	r3, #8
 800afc4:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800afc6:	4b3e      	ldr	r3, [pc, #248]	@ (800b0c0 <mem_trim+0x1f4>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	693a      	ldr	r2, [r7, #16]
 800afcc:	429a      	cmp	r2, r3
 800afce:	d106      	bne.n	800afde <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800afd0:	89fb      	ldrh	r3, [r7, #14]
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7ff fdd2 	bl	800ab7c <ptr_to_mem>
 800afd8:	4603      	mov	r3, r0
 800afda:	4a39      	ldr	r2, [pc, #228]	@ (800b0c0 <mem_trim+0x1f4>)
 800afdc:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800afde:	89fb      	ldrh	r3, [r7, #14]
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7ff fdcb 	bl	800ab7c <ptr_to_mem>
 800afe6:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	2200      	movs	r2, #0
 800afec:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	89ba      	ldrh	r2, [r7, #12]
 800aff2:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	8afa      	ldrh	r2, [r7, #22]
 800aff8:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800affa:	69bb      	ldr	r3, [r7, #24]
 800affc:	89fa      	ldrh	r2, [r7, #14]
 800affe:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	881b      	ldrh	r3, [r3, #0]
 800b004:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800b008:	d047      	beq.n	800b09a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	881b      	ldrh	r3, [r3, #0]
 800b00e:	4618      	mov	r0, r3
 800b010:	f7ff fdb4 	bl	800ab7c <ptr_to_mem>
 800b014:	4602      	mov	r2, r0
 800b016:	89fb      	ldrh	r3, [r7, #14]
 800b018:	8053      	strh	r3, [r2, #2]
 800b01a:	e03e      	b.n	800b09a <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b01c:	8bfb      	ldrh	r3, [r7, #30]
 800b01e:	f103 0214 	add.w	r2, r3, #20
 800b022:	8abb      	ldrh	r3, [r7, #20]
 800b024:	429a      	cmp	r2, r3
 800b026:	d838      	bhi.n	800b09a <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b028:	8afa      	ldrh	r2, [r7, #22]
 800b02a:	8bfb      	ldrh	r3, [r7, #30]
 800b02c:	4413      	add	r3, r2
 800b02e:	b29b      	uxth	r3, r3
 800b030:	3308      	adds	r3, #8
 800b032:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b034:	69bb      	ldr	r3, [r7, #24]
 800b036:	881b      	ldrh	r3, [r3, #0]
 800b038:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800b03c:	d106      	bne.n	800b04c <mem_trim+0x180>
 800b03e:	4b1b      	ldr	r3, [pc, #108]	@ (800b0ac <mem_trim+0x1e0>)
 800b040:	f240 3216 	movw	r2, #790	@ 0x316
 800b044:	491d      	ldr	r1, [pc, #116]	@ (800b0bc <mem_trim+0x1f0>)
 800b046:	481b      	ldr	r0, [pc, #108]	@ (800b0b4 <mem_trim+0x1e8>)
 800b048:	f004 fe20 	bl	800fc8c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b04c:	89fb      	ldrh	r3, [r7, #14]
 800b04e:	4618      	mov	r0, r3
 800b050:	f7ff fd94 	bl	800ab7c <ptr_to_mem>
 800b054:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800b056:	4b1a      	ldr	r3, [pc, #104]	@ (800b0c0 <mem_trim+0x1f4>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	693a      	ldr	r2, [r7, #16]
 800b05c:	429a      	cmp	r2, r3
 800b05e:	d202      	bcs.n	800b066 <mem_trim+0x19a>
      lfree = mem2;
 800b060:	4a17      	ldr	r2, [pc, #92]	@ (800b0c0 <mem_trim+0x1f4>)
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	2200      	movs	r2, #0
 800b06a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800b06c:	69bb      	ldr	r3, [r7, #24]
 800b06e:	881a      	ldrh	r2, [r3, #0]
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	8afa      	ldrh	r2, [r7, #22]
 800b078:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800b07a:	69bb      	ldr	r3, [r7, #24]
 800b07c:	89fa      	ldrh	r2, [r7, #14]
 800b07e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	881b      	ldrh	r3, [r3, #0]
 800b084:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800b088:	d007      	beq.n	800b09a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	881b      	ldrh	r3, [r3, #0]
 800b08e:	4618      	mov	r0, r3
 800b090:	f7ff fd74 	bl	800ab7c <ptr_to_mem>
 800b094:	4602      	mov	r2, r0
 800b096:	89fb      	ldrh	r3, [r7, #14]
 800b098:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800b09a:	687b      	ldr	r3, [r7, #4]
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3720      	adds	r7, #32
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}
 800b0a4:	20006730 	.word	0x20006730
 800b0a8:	20006734 	.word	0x20006734
 800b0ac:	080112f8 	.word	0x080112f8
 800b0b0:	08011468 	.word	0x08011468
 800b0b4:	08011340 	.word	0x08011340
 800b0b8:	08011480 	.word	0x08011480
 800b0bc:	080114a0 	.word	0x080114a0
 800b0c0:	20006738 	.word	0x20006738

0800b0c4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b088      	sub	sp, #32
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b0ce:	88fb      	ldrh	r3, [r7, #6]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d101      	bne.n	800b0d8 <mem_malloc+0x14>
    return NULL;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	e0d9      	b.n	800b28c <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b0d8:	88fb      	ldrh	r3, [r7, #6]
 800b0da:	3303      	adds	r3, #3
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	f023 0303 	bic.w	r3, r3, #3
 800b0e2:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800b0e4:	8bbb      	ldrh	r3, [r7, #28]
 800b0e6:	2b0b      	cmp	r3, #11
 800b0e8:	d801      	bhi.n	800b0ee <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b0ea:	230c      	movs	r3, #12
 800b0ec:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b0ee:	8bbb      	ldrh	r3, [r7, #28]
 800b0f0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800b0f4:	d803      	bhi.n	800b0fe <mem_malloc+0x3a>
 800b0f6:	8bba      	ldrh	r2, [r7, #28]
 800b0f8:	88fb      	ldrh	r3, [r7, #6]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d201      	bcs.n	800b102 <mem_malloc+0x3e>
    return NULL;
 800b0fe:	2300      	movs	r3, #0
 800b100:	e0c4      	b.n	800b28c <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b102:	4b64      	ldr	r3, [pc, #400]	@ (800b294 <mem_malloc+0x1d0>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4618      	mov	r0, r3
 800b108:	f7ff fd4a 	bl	800aba0 <mem_to_ptr>
 800b10c:	4603      	mov	r3, r0
 800b10e:	83fb      	strh	r3, [r7, #30]
 800b110:	e0b4      	b.n	800b27c <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b112:	8bfb      	ldrh	r3, [r7, #30]
 800b114:	4618      	mov	r0, r3
 800b116:	f7ff fd31 	bl	800ab7c <ptr_to_mem>
 800b11a:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	791b      	ldrb	r3, [r3, #4]
 800b120:	2b00      	cmp	r3, #0
 800b122:	f040 80a4 	bne.w	800b26e <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	881b      	ldrh	r3, [r3, #0]
 800b12a:	461a      	mov	r2, r3
 800b12c:	8bfb      	ldrh	r3, [r7, #30]
 800b12e:	1ad3      	subs	r3, r2, r3
 800b130:	f1a3 0208 	sub.w	r2, r3, #8
 800b134:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800b136:	429a      	cmp	r2, r3
 800b138:	f0c0 8099 	bcc.w	800b26e <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	881b      	ldrh	r3, [r3, #0]
 800b140:	461a      	mov	r2, r3
 800b142:	8bfb      	ldrh	r3, [r7, #30]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	f1a3 0208 	sub.w	r2, r3, #8
 800b14a:	8bbb      	ldrh	r3, [r7, #28]
 800b14c:	3314      	adds	r3, #20
 800b14e:	429a      	cmp	r2, r3
 800b150:	d333      	bcc.n	800b1ba <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b152:	8bfa      	ldrh	r2, [r7, #30]
 800b154:	8bbb      	ldrh	r3, [r7, #28]
 800b156:	4413      	add	r3, r2
 800b158:	b29b      	uxth	r3, r3
 800b15a:	3308      	adds	r3, #8
 800b15c:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b15e:	8a7b      	ldrh	r3, [r7, #18]
 800b160:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800b164:	d106      	bne.n	800b174 <mem_malloc+0xb0>
 800b166:	4b4c      	ldr	r3, [pc, #304]	@ (800b298 <mem_malloc+0x1d4>)
 800b168:	f240 3287 	movw	r2, #903	@ 0x387
 800b16c:	494b      	ldr	r1, [pc, #300]	@ (800b29c <mem_malloc+0x1d8>)
 800b16e:	484c      	ldr	r0, [pc, #304]	@ (800b2a0 <mem_malloc+0x1dc>)
 800b170:	f004 fd8c 	bl	800fc8c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b174:	8a7b      	ldrh	r3, [r7, #18]
 800b176:	4618      	mov	r0, r3
 800b178:	f7ff fd00 	bl	800ab7c <ptr_to_mem>
 800b17c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2200      	movs	r2, #0
 800b182:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	881a      	ldrh	r2, [r3, #0]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	8bfa      	ldrh	r2, [r7, #30]
 800b190:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	8a7a      	ldrh	r2, [r7, #18]
 800b196:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	2201      	movs	r2, #1
 800b19c:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	881b      	ldrh	r3, [r3, #0]
 800b1a2:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800b1a6:	d00b      	beq.n	800b1c0 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	881b      	ldrh	r3, [r3, #0]
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f7ff fce5 	bl	800ab7c <ptr_to_mem>
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	8a7b      	ldrh	r3, [r7, #18]
 800b1b6:	8053      	strh	r3, [r2, #2]
 800b1b8:	e002      	b.n	800b1c0 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b1c0:	4b34      	ldr	r3, [pc, #208]	@ (800b294 <mem_malloc+0x1d0>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	697a      	ldr	r2, [r7, #20]
 800b1c6:	429a      	cmp	r2, r3
 800b1c8:	d127      	bne.n	800b21a <mem_malloc+0x156>
          struct mem *cur = lfree;
 800b1ca:	4b32      	ldr	r3, [pc, #200]	@ (800b294 <mem_malloc+0x1d0>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b1d0:	e005      	b.n	800b1de <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b1d2:	69bb      	ldr	r3, [r7, #24]
 800b1d4:	881b      	ldrh	r3, [r3, #0]
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7ff fcd0 	bl	800ab7c <ptr_to_mem>
 800b1dc:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	791b      	ldrb	r3, [r3, #4]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d004      	beq.n	800b1f0 <mem_malloc+0x12c>
 800b1e6:	4b2f      	ldr	r3, [pc, #188]	@ (800b2a4 <mem_malloc+0x1e0>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	69ba      	ldr	r2, [r7, #24]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d1f0      	bne.n	800b1d2 <mem_malloc+0x10e>
          }
          lfree = cur;
 800b1f0:	4a28      	ldr	r2, [pc, #160]	@ (800b294 <mem_malloc+0x1d0>)
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b1f6:	4b27      	ldr	r3, [pc, #156]	@ (800b294 <mem_malloc+0x1d0>)
 800b1f8:	681a      	ldr	r2, [r3, #0]
 800b1fa:	4b2a      	ldr	r3, [pc, #168]	@ (800b2a4 <mem_malloc+0x1e0>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d00b      	beq.n	800b21a <mem_malloc+0x156>
 800b202:	4b24      	ldr	r3, [pc, #144]	@ (800b294 <mem_malloc+0x1d0>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	791b      	ldrb	r3, [r3, #4]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d006      	beq.n	800b21a <mem_malloc+0x156>
 800b20c:	4b22      	ldr	r3, [pc, #136]	@ (800b298 <mem_malloc+0x1d4>)
 800b20e:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800b212:	4925      	ldr	r1, [pc, #148]	@ (800b2a8 <mem_malloc+0x1e4>)
 800b214:	4822      	ldr	r0, [pc, #136]	@ (800b2a0 <mem_malloc+0x1dc>)
 800b216:	f004 fd39 	bl	800fc8c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b21a:	8bba      	ldrh	r2, [r7, #28]
 800b21c:	697b      	ldr	r3, [r7, #20]
 800b21e:	4413      	add	r3, r2
 800b220:	3308      	adds	r3, #8
 800b222:	4a20      	ldr	r2, [pc, #128]	@ (800b2a4 <mem_malloc+0x1e0>)
 800b224:	6812      	ldr	r2, [r2, #0]
 800b226:	4293      	cmp	r3, r2
 800b228:	d906      	bls.n	800b238 <mem_malloc+0x174>
 800b22a:	4b1b      	ldr	r3, [pc, #108]	@ (800b298 <mem_malloc+0x1d4>)
 800b22c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800b230:	491e      	ldr	r1, [pc, #120]	@ (800b2ac <mem_malloc+0x1e8>)
 800b232:	481b      	ldr	r0, [pc, #108]	@ (800b2a0 <mem_malloc+0x1dc>)
 800b234:	f004 fd2a 	bl	800fc8c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	f003 0303 	and.w	r3, r3, #3
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d006      	beq.n	800b250 <mem_malloc+0x18c>
 800b242:	4b15      	ldr	r3, [pc, #84]	@ (800b298 <mem_malloc+0x1d4>)
 800b244:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800b248:	4919      	ldr	r1, [pc, #100]	@ (800b2b0 <mem_malloc+0x1ec>)
 800b24a:	4815      	ldr	r0, [pc, #84]	@ (800b2a0 <mem_malloc+0x1dc>)
 800b24c:	f004 fd1e 	bl	800fc8c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	f003 0303 	and.w	r3, r3, #3
 800b256:	2b00      	cmp	r3, #0
 800b258:	d006      	beq.n	800b268 <mem_malloc+0x1a4>
 800b25a:	4b0f      	ldr	r3, [pc, #60]	@ (800b298 <mem_malloc+0x1d4>)
 800b25c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800b260:	4914      	ldr	r1, [pc, #80]	@ (800b2b4 <mem_malloc+0x1f0>)
 800b262:	480f      	ldr	r0, [pc, #60]	@ (800b2a0 <mem_malloc+0x1dc>)
 800b264:	f004 fd12 	bl	800fc8c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	3308      	adds	r3, #8
 800b26c:	e00e      	b.n	800b28c <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800b26e:	8bfb      	ldrh	r3, [r7, #30]
 800b270:	4618      	mov	r0, r3
 800b272:	f7ff fc83 	bl	800ab7c <ptr_to_mem>
 800b276:	4603      	mov	r3, r0
 800b278:	881b      	ldrh	r3, [r3, #0]
 800b27a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b27c:	8bfa      	ldrh	r2, [r7, #30]
 800b27e:	8bbb      	ldrh	r3, [r7, #28]
 800b280:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 800b284:	429a      	cmp	r2, r3
 800b286:	f4ff af44 	bcc.w	800b112 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3720      	adds	r7, #32
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	20006738 	.word	0x20006738
 800b298:	080112f8 	.word	0x080112f8
 800b29c:	080114a0 	.word	0x080114a0
 800b2a0:	08011340 	.word	0x08011340
 800b2a4:	20006734 	.word	0x20006734
 800b2a8:	080114b4 	.word	0x080114b4
 800b2ac:	080114d0 	.word	0x080114d0
 800b2b0:	08011500 	.word	0x08011500
 800b2b4:	08011530 	.word	0x08011530

0800b2b8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b085      	sub	sp, #20
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	3303      	adds	r3, #3
 800b2ce:	f023 0303 	bic.w	r3, r3, #3
 800b2d2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	60fb      	str	r3, [r7, #12]
 800b2d8:	e011      	b.n	800b2fe <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	689b      	ldr	r3, [r3, #8]
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	68ba      	ldr	r2, [r7, #8]
 800b2ea:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	881b      	ldrh	r3, [r3, #0]
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	4413      	add	r3, r2
 800b2f6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	60fb      	str	r3, [r7, #12]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	885b      	ldrh	r3, [r3, #2]
 800b302:	461a      	mov	r2, r3
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	4293      	cmp	r3, r2
 800b308:	dbe7      	blt.n	800b2da <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800b30a:	bf00      	nop
 800b30c:	bf00      	nop
 800b30e:	3714      	adds	r7, #20
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr

0800b318 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b31e:	2300      	movs	r3, #0
 800b320:	80fb      	strh	r3, [r7, #6]
 800b322:	e009      	b.n	800b338 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800b324:	88fb      	ldrh	r3, [r7, #6]
 800b326:	4a08      	ldr	r2, [pc, #32]	@ (800b348 <memp_init+0x30>)
 800b328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b32c:	4618      	mov	r0, r3
 800b32e:	f7ff ffc3 	bl	800b2b8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b332:	88fb      	ldrh	r3, [r7, #6]
 800b334:	3301      	adds	r3, #1
 800b336:	80fb      	strh	r3, [r7, #6]
 800b338:	88fb      	ldrh	r3, [r7, #6]
 800b33a:	2b05      	cmp	r3, #5
 800b33c:	d9f2      	bls.n	800b324 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800b33e:	bf00      	nop
 800b340:	bf00      	nop
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	08012870 	.word	0x08012870

0800b34c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	689b      	ldr	r3, [r3, #8]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d012      	beq.n	800b388 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	689b      	ldr	r3, [r3, #8]
 800b366:	68fa      	ldr	r2, [r7, #12]
 800b368:	6812      	ldr	r2, [r2, #0]
 800b36a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f003 0303 	and.w	r3, r3, #3
 800b372:	2b00      	cmp	r3, #0
 800b374:	d006      	beq.n	800b384 <do_memp_malloc_pool+0x38>
 800b376:	4b07      	ldr	r3, [pc, #28]	@ (800b394 <do_memp_malloc_pool+0x48>)
 800b378:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800b37c:	4906      	ldr	r1, [pc, #24]	@ (800b398 <do_memp_malloc_pool+0x4c>)
 800b37e:	4807      	ldr	r0, [pc, #28]	@ (800b39c <do_memp_malloc_pool+0x50>)
 800b380:	f004 fc84 	bl	800fc8c <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	e000      	b.n	800b38a <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3710      	adds	r7, #16
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop
 800b394:	08011554 	.word	0x08011554
 800b398:	08011584 	.word	0x08011584
 800b39c:	080115a8 	.word	0x080115a8

0800b3a0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b3aa:	79fb      	ldrb	r3, [r7, #7]
 800b3ac:	2b05      	cmp	r3, #5
 800b3ae:	d908      	bls.n	800b3c2 <memp_malloc+0x22>
 800b3b0:	4b0a      	ldr	r3, [pc, #40]	@ (800b3dc <memp_malloc+0x3c>)
 800b3b2:	f240 1257 	movw	r2, #343	@ 0x157
 800b3b6:	490a      	ldr	r1, [pc, #40]	@ (800b3e0 <memp_malloc+0x40>)
 800b3b8:	480a      	ldr	r0, [pc, #40]	@ (800b3e4 <memp_malloc+0x44>)
 800b3ba:	f004 fc67 	bl	800fc8c <iprintf>
 800b3be:	2300      	movs	r3, #0
 800b3c0:	e008      	b.n	800b3d4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b3c2:	79fb      	ldrb	r3, [r7, #7]
 800b3c4:	4a08      	ldr	r2, [pc, #32]	@ (800b3e8 <memp_malloc+0x48>)
 800b3c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7ff ffbe 	bl	800b34c <do_memp_malloc_pool>
 800b3d0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3710      	adds	r7, #16
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	08011554 	.word	0x08011554
 800b3e0:	080115e4 	.word	0x080115e4
 800b3e4:	080115a8 	.word	0x080115a8
 800b3e8:	08012870 	.word	0x08012870

0800b3ec <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	f003 0303 	and.w	r3, r3, #3
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d006      	beq.n	800b40e <do_memp_free_pool+0x22>
 800b400:	4b0a      	ldr	r3, [pc, #40]	@ (800b42c <do_memp_free_pool+0x40>)
 800b402:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800b406:	490a      	ldr	r1, [pc, #40]	@ (800b430 <do_memp_free_pool+0x44>)
 800b408:	480a      	ldr	r0, [pc, #40]	@ (800b434 <do_memp_free_pool+0x48>)
 800b40a:	f004 fc3f 	bl	800fc8c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	689b      	ldr	r3, [r3, #8]
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	689b      	ldr	r3, [r3, #8]
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800b424:	bf00      	nop
 800b426:	3710      	adds	r7, #16
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}
 800b42c:	08011554 	.word	0x08011554
 800b430:	08011604 	.word	0x08011604
 800b434:	080115a8 	.word	0x080115a8

0800b438 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	4603      	mov	r3, r0
 800b440:	6039      	str	r1, [r7, #0]
 800b442:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b444:	79fb      	ldrb	r3, [r7, #7]
 800b446:	2b05      	cmp	r3, #5
 800b448:	d907      	bls.n	800b45a <memp_free+0x22>
 800b44a:	4b0c      	ldr	r3, [pc, #48]	@ (800b47c <memp_free+0x44>)
 800b44c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800b450:	490b      	ldr	r1, [pc, #44]	@ (800b480 <memp_free+0x48>)
 800b452:	480c      	ldr	r0, [pc, #48]	@ (800b484 <memp_free+0x4c>)
 800b454:	f004 fc1a 	bl	800fc8c <iprintf>
 800b458:	e00c      	b.n	800b474 <memp_free+0x3c>

  if (mem == NULL) {
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d008      	beq.n	800b472 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b460:	79fb      	ldrb	r3, [r7, #7]
 800b462:	4a09      	ldr	r2, [pc, #36]	@ (800b488 <memp_free+0x50>)
 800b464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b468:	6839      	ldr	r1, [r7, #0]
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7ff ffbe 	bl	800b3ec <do_memp_free_pool>
 800b470:	e000      	b.n	800b474 <memp_free+0x3c>
    return;
 800b472:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b474:	3708      	adds	r7, #8
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	bf00      	nop
 800b47c:	08011554 	.word	0x08011554
 800b480:	08011624 	.word	0x08011624
 800b484:	080115a8 	.word	0x080115a8
 800b488:	08012870 	.word	0x08012870

0800b48c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800b48c:	b480      	push	{r7}
 800b48e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800b490:	bf00      	nop
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr
	...

0800b49c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b086      	sub	sp, #24
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	60f8      	str	r0, [r7, #12]
 800b4a4:	60b9      	str	r1, [r7, #8]
 800b4a6:	607a      	str	r2, [r7, #4]
 800b4a8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d108      	bne.n	800b4c2 <netif_add+0x26>
 800b4b0:	4b57      	ldr	r3, [pc, #348]	@ (800b610 <netif_add+0x174>)
 800b4b2:	f240 1227 	movw	r2, #295	@ 0x127
 800b4b6:	4957      	ldr	r1, [pc, #348]	@ (800b614 <netif_add+0x178>)
 800b4b8:	4857      	ldr	r0, [pc, #348]	@ (800b618 <netif_add+0x17c>)
 800b4ba:	f004 fbe7 	bl	800fc8c <iprintf>
 800b4be:	2300      	movs	r3, #0
 800b4c0:	e0a2      	b.n	800b608 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d108      	bne.n	800b4da <netif_add+0x3e>
 800b4c8:	4b51      	ldr	r3, [pc, #324]	@ (800b610 <netif_add+0x174>)
 800b4ca:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b4ce:	4953      	ldr	r1, [pc, #332]	@ (800b61c <netif_add+0x180>)
 800b4d0:	4851      	ldr	r0, [pc, #324]	@ (800b618 <netif_add+0x17c>)
 800b4d2:	f004 fbdb 	bl	800fc8c <iprintf>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	e096      	b.n	800b608 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d101      	bne.n	800b4e4 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b4e0:	4b4f      	ldr	r3, [pc, #316]	@ (800b620 <netif_add+0x184>)
 800b4e2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d101      	bne.n	800b4ee <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b4ea:	4b4d      	ldr	r3, [pc, #308]	@ (800b620 <netif_add+0x184>)
 800b4ec:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d101      	bne.n	800b4f8 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b4f4:	4b4a      	ldr	r3, [pc, #296]	@ (800b620 <netif_add+0x184>)
 800b4f6:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2200      	movs	r2, #0
 800b502:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2200      	movs	r2, #0
 800b508:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	4a45      	ldr	r2, [pc, #276]	@ (800b624 <netif_add+0x188>)
 800b50e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2200      	movs	r2, #0
 800b514:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2200      	movs	r2, #0
 800b522:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	6a3a      	ldr	r2, [r7, #32]
 800b528:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b52a:	4b3f      	ldr	r3, [pc, #252]	@ (800b628 <netif_add+0x18c>)
 800b52c:	781a      	ldrb	r2, [r3, #0]
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b538:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	687a      	ldr	r2, [r7, #4]
 800b53e:	68b9      	ldr	r1, [r7, #8]
 800b540:	68f8      	ldr	r0, [r7, #12]
 800b542:	f000 f90f 	bl	800b764 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800b546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	4798      	blx	r3
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d001      	beq.n	800b556 <netif_add+0xba>
    return NULL;
 800b552:	2300      	movs	r3, #0
 800b554:	e058      	b.n	800b608 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b55c:	2bff      	cmp	r3, #255	@ 0xff
 800b55e:	d103      	bne.n	800b568 <netif_add+0xcc>
        netif->num = 0;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2200      	movs	r2, #0
 800b564:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800b568:	2300      	movs	r3, #0
 800b56a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b56c:	4b2f      	ldr	r3, [pc, #188]	@ (800b62c <netif_add+0x190>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	617b      	str	r3, [r7, #20]
 800b572:	e02b      	b.n	800b5cc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b574:	697a      	ldr	r2, [r7, #20]
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	429a      	cmp	r2, r3
 800b57a:	d106      	bne.n	800b58a <netif_add+0xee>
 800b57c:	4b24      	ldr	r3, [pc, #144]	@ (800b610 <netif_add+0x174>)
 800b57e:	f240 128b 	movw	r2, #395	@ 0x18b
 800b582:	492b      	ldr	r1, [pc, #172]	@ (800b630 <netif_add+0x194>)
 800b584:	4824      	ldr	r0, [pc, #144]	@ (800b618 <netif_add+0x17c>)
 800b586:	f004 fb81 	bl	800fc8c <iprintf>
        num_netifs++;
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	3301      	adds	r3, #1
 800b58e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	2bff      	cmp	r3, #255	@ 0xff
 800b594:	dd06      	ble.n	800b5a4 <netif_add+0x108>
 800b596:	4b1e      	ldr	r3, [pc, #120]	@ (800b610 <netif_add+0x174>)
 800b598:	f240 128d 	movw	r2, #397	@ 0x18d
 800b59c:	4925      	ldr	r1, [pc, #148]	@ (800b634 <netif_add+0x198>)
 800b59e:	481e      	ldr	r0, [pc, #120]	@ (800b618 <netif_add+0x17c>)
 800b5a0:	f004 fb74 	bl	800fc8c <iprintf>
        if (netif2->num == netif->num) {
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d108      	bne.n	800b5c6 <netif_add+0x12a>
          netif->num++;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	b2da      	uxtb	r2, r3
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800b5c4:	e005      	b.n	800b5d2 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	617b      	str	r3, [r7, #20]
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d1d0      	bne.n	800b574 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d1be      	bne.n	800b556 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b5de:	2bfe      	cmp	r3, #254	@ 0xfe
 800b5e0:	d103      	bne.n	800b5ea <netif_add+0x14e>
    netif_num = 0;
 800b5e2:	4b11      	ldr	r3, [pc, #68]	@ (800b628 <netif_add+0x18c>)
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	701a      	strb	r2, [r3, #0]
 800b5e8:	e006      	b.n	800b5f8 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	b2da      	uxtb	r2, r3
 800b5f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b628 <netif_add+0x18c>)
 800b5f6:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800b5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800b62c <netif_add+0x190>)
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800b600:	4a0a      	ldr	r2, [pc, #40]	@ (800b62c <netif_add+0x190>)
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800b606:	68fb      	ldr	r3, [r7, #12]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3718      	adds	r7, #24
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	08011640 	.word	0x08011640
 800b614:	080116d4 	.word	0x080116d4
 800b618:	08011690 	.word	0x08011690
 800b61c:	080116f0 	.word	0x080116f0
 800b620:	080128a0 	.word	0x080128a0
 800b624:	0800b977 	.word	0x0800b977
 800b628:	2000912c 	.word	0x2000912c
 800b62c:	20009124 	.word	0x20009124
 800b630:	08011714 	.word	0x08011714
 800b634:	08011728 	.word	0x08011728

0800b638 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b082      	sub	sp, #8
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b642:	6839      	ldr	r1, [r7, #0]
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f001 ff35 	bl	800d4b4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800b64a:	bf00      	nop
 800b64c:	3708      	adds	r7, #8
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
	...

0800b654 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b086      	sub	sp, #24
 800b658:	af00      	add	r7, sp, #0
 800b65a:	60f8      	str	r0, [r7, #12]
 800b65c:	60b9      	str	r1, [r7, #8]
 800b65e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d106      	bne.n	800b674 <netif_do_set_ipaddr+0x20>
 800b666:	4b1d      	ldr	r3, [pc, #116]	@ (800b6dc <netif_do_set_ipaddr+0x88>)
 800b668:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800b66c:	491c      	ldr	r1, [pc, #112]	@ (800b6e0 <netif_do_set_ipaddr+0x8c>)
 800b66e:	481d      	ldr	r0, [pc, #116]	@ (800b6e4 <netif_do_set_ipaddr+0x90>)
 800b670:	f004 fb0c 	bl	800fc8c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d106      	bne.n	800b688 <netif_do_set_ipaddr+0x34>
 800b67a:	4b18      	ldr	r3, [pc, #96]	@ (800b6dc <netif_do_set_ipaddr+0x88>)
 800b67c:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800b680:	4917      	ldr	r1, [pc, #92]	@ (800b6e0 <netif_do_set_ipaddr+0x8c>)
 800b682:	4818      	ldr	r0, [pc, #96]	@ (800b6e4 <netif_do_set_ipaddr+0x90>)
 800b684:	f004 fb02 	bl	800fc8c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	3304      	adds	r3, #4
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	429a      	cmp	r2, r3
 800b694:	d01c      	beq.n	800b6d0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	3304      	adds	r3, #4
 800b6a0:	681a      	ldr	r2, [r3, #0]
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800b6a6:	f107 0314 	add.w	r3, r7, #20
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	6878      	ldr	r0, [r7, #4]
 800b6ae:	f7ff ffc3 	bl	800b638 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d002      	beq.n	800b6be <netif_do_set_ipaddr+0x6a>
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	e000      	b.n	800b6c0 <netif_do_set_ipaddr+0x6c>
 800b6be:	2300      	movs	r3, #0
 800b6c0:	68fa      	ldr	r2, [r7, #12]
 800b6c2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	f000 f8d2 	bl	800b870 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	e000      	b.n	800b6d2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3718      	adds	r7, #24
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	08011640 	.word	0x08011640
 800b6e0:	08011758 	.word	0x08011758
 800b6e4:	08011690 	.word	0x08011690

0800b6e8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b085      	sub	sp, #20
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	681a      	ldr	r2, [r3, #0]
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	3308      	adds	r3, #8
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d00a      	beq.n	800b718 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d002      	beq.n	800b70e <netif_do_set_netmask+0x26>
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	e000      	b.n	800b710 <netif_do_set_netmask+0x28>
 800b70e:	2300      	movs	r3, #0
 800b710:	68fa      	ldr	r2, [r7, #12]
 800b712:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b714:	2301      	movs	r3, #1
 800b716:	e000      	b.n	800b71a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b718:	2300      	movs	r3, #0
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3714      	adds	r7, #20
 800b71e:	46bd      	mov	sp, r7
 800b720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b724:	4770      	bx	lr

0800b726 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b726:	b480      	push	{r7}
 800b728:	b085      	sub	sp, #20
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	60f8      	str	r0, [r7, #12]
 800b72e:	60b9      	str	r1, [r7, #8]
 800b730:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	681a      	ldr	r2, [r3, #0]
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	330c      	adds	r3, #12
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	429a      	cmp	r2, r3
 800b73e:	d00a      	beq.n	800b756 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d002      	beq.n	800b74c <netif_do_set_gw+0x26>
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	e000      	b.n	800b74e <netif_do_set_gw+0x28>
 800b74c:	2300      	movs	r3, #0
 800b74e:	68fa      	ldr	r2, [r7, #12]
 800b750:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b752:	2301      	movs	r3, #1
 800b754:	e000      	b.n	800b758 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b756:	2300      	movs	r3, #0
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3714      	adds	r7, #20
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr

0800b764 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b088      	sub	sp, #32
 800b768:	af00      	add	r7, sp, #0
 800b76a:	60f8      	str	r0, [r7, #12]
 800b76c:	60b9      	str	r1, [r7, #8]
 800b76e:	607a      	str	r2, [r7, #4]
 800b770:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b772:	2300      	movs	r3, #0
 800b774:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b776:	2300      	movs	r3, #0
 800b778:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d101      	bne.n	800b784 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b780:	4b1c      	ldr	r3, [pc, #112]	@ (800b7f4 <netif_set_addr+0x90>)
 800b782:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d101      	bne.n	800b78e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b78a:	4b1a      	ldr	r3, [pc, #104]	@ (800b7f4 <netif_set_addr+0x90>)
 800b78c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d101      	bne.n	800b798 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b794:	4b17      	ldr	r3, [pc, #92]	@ (800b7f4 <netif_set_addr+0x90>)
 800b796:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d003      	beq.n	800b7a6 <netif_set_addr+0x42>
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d101      	bne.n	800b7aa <netif_set_addr+0x46>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	e000      	b.n	800b7ac <netif_set_addr+0x48>
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d006      	beq.n	800b7c2 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b7b4:	f107 0310 	add.w	r3, r7, #16
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	68b9      	ldr	r1, [r7, #8]
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f7ff ff49 	bl	800b654 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b7c2:	69fa      	ldr	r2, [r7, #28]
 800b7c4:	6879      	ldr	r1, [r7, #4]
 800b7c6:	68f8      	ldr	r0, [r7, #12]
 800b7c8:	f7ff ff8e 	bl	800b6e8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b7cc:	69ba      	ldr	r2, [r7, #24]
 800b7ce:	6839      	ldr	r1, [r7, #0]
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f7ff ffa8 	bl	800b726 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d106      	bne.n	800b7ea <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b7dc:	f107 0310 	add.w	r3, r7, #16
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	68b9      	ldr	r1, [r7, #8]
 800b7e4:	68f8      	ldr	r0, [r7, #12]
 800b7e6:	f7ff ff35 	bl	800b654 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b7ea:	bf00      	nop
 800b7ec:	3720      	adds	r7, #32
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}
 800b7f2:	bf00      	nop
 800b7f4:	080128a0 	.word	0x080128a0

0800b7f8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b7f8:	b480      	push	{r7}
 800b7fa:	b083      	sub	sp, #12
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b800:	4a04      	ldr	r2, [pc, #16]	@ (800b814 <netif_set_default+0x1c>)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b806:	bf00      	nop
 800b808:	370c      	adds	r7, #12
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
 800b812:	bf00      	nop
 800b814:	20009128 	.word	0x20009128

0800b818 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b082      	sub	sp, #8
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d107      	bne.n	800b836 <netif_set_up+0x1e>
 800b826:	4b0f      	ldr	r3, [pc, #60]	@ (800b864 <netif_set_up+0x4c>)
 800b828:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b82c:	490e      	ldr	r1, [pc, #56]	@ (800b868 <netif_set_up+0x50>)
 800b82e:	480f      	ldr	r0, [pc, #60]	@ (800b86c <netif_set_up+0x54>)
 800b830:	f004 fa2c 	bl	800fc8c <iprintf>
 800b834:	e013      	b.n	800b85e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b83c:	f003 0301 	and.w	r3, r3, #1
 800b840:	2b00      	cmp	r3, #0
 800b842:	d10c      	bne.n	800b85e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b84a:	f043 0301 	orr.w	r3, r3, #1
 800b84e:	b2da      	uxtb	r2, r3
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b856:	2103      	movs	r1, #3
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f000 f809 	bl	800b870 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b85e:	3708      	adds	r7, #8
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}
 800b864:	08011640 	.word	0x08011640
 800b868:	080117c8 	.word	0x080117c8
 800b86c:	08011690 	.word	0x08011690

0800b870 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b082      	sub	sp, #8
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	460b      	mov	r3, r1
 800b87a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d106      	bne.n	800b890 <netif_issue_reports+0x20>
 800b882:	4b18      	ldr	r3, [pc, #96]	@ (800b8e4 <netif_issue_reports+0x74>)
 800b884:	f240 326d 	movw	r2, #877	@ 0x36d
 800b888:	4917      	ldr	r1, [pc, #92]	@ (800b8e8 <netif_issue_reports+0x78>)
 800b88a:	4818      	ldr	r0, [pc, #96]	@ (800b8ec <netif_issue_reports+0x7c>)
 800b88c:	f004 f9fe 	bl	800fc8c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b896:	f003 0304 	and.w	r3, r3, #4
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d01e      	beq.n	800b8dc <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b8a4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d017      	beq.n	800b8dc <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b8ac:	78fb      	ldrb	r3, [r7, #3]
 800b8ae:	f003 0301 	and.w	r3, r3, #1
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d013      	beq.n	800b8de <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	3304      	adds	r3, #4
 800b8ba:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d00e      	beq.n	800b8de <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b8c6:	f003 0308 	and.w	r3, r3, #8
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d007      	beq.n	800b8de <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	3304      	adds	r3, #4
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f002 fd57 	bl	800e388 <etharp_request>
 800b8da:	e000      	b.n	800b8de <netif_issue_reports+0x6e>
    return;
 800b8dc:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b8de:	3708      	adds	r7, #8
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}
 800b8e4:	08011640 	.word	0x08011640
 800b8e8:	080117e4 	.word	0x080117e4
 800b8ec:	08011690 	.word	0x08011690

0800b8f0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d107      	bne.n	800b90e <netif_set_down+0x1e>
 800b8fe:	4b12      	ldr	r3, [pc, #72]	@ (800b948 <netif_set_down+0x58>)
 800b900:	f240 329b 	movw	r2, #923	@ 0x39b
 800b904:	4911      	ldr	r1, [pc, #68]	@ (800b94c <netif_set_down+0x5c>)
 800b906:	4812      	ldr	r0, [pc, #72]	@ (800b950 <netif_set_down+0x60>)
 800b908:	f004 f9c0 	bl	800fc8c <iprintf>
 800b90c:	e019      	b.n	800b942 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b914:	f003 0301 	and.w	r3, r3, #1
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d012      	beq.n	800b942 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b922:	f023 0301 	bic.w	r3, r3, #1
 800b926:	b2da      	uxtb	r2, r3
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b934:	f003 0308 	and.w	r3, r3, #8
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d002      	beq.n	800b942 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	f002 f8e1 	bl	800db04 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b942:	3708      	adds	r7, #8
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}
 800b948:	08011640 	.word	0x08011640
 800b94c:	08011808 	.word	0x08011808
 800b950:	08011690 	.word	0x08011690

0800b954 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d002      	beq.n	800b96a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	683a      	ldr	r2, [r7, #0]
 800b968:	61da      	str	r2, [r3, #28]
  }
}
 800b96a:	bf00      	nop
 800b96c:	370c      	adds	r7, #12
 800b96e:	46bd      	mov	sp, r7
 800b970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b974:	4770      	bx	lr

0800b976 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b976:	b480      	push	{r7}
 800b978:	b085      	sub	sp, #20
 800b97a:	af00      	add	r7, sp, #0
 800b97c:	60f8      	str	r0, [r7, #12]
 800b97e:	60b9      	str	r1, [r7, #8]
 800b980:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b982:	f06f 030b 	mvn.w	r3, #11
}
 800b986:	4618      	mov	r0, r3
 800b988:	3714      	adds	r7, #20
 800b98a:	46bd      	mov	sp, r7
 800b98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b990:	4770      	bx	lr
	...

0800b994 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b994:	b480      	push	{r7}
 800b996:	b085      	sub	sp, #20
 800b998:	af00      	add	r7, sp, #0
 800b99a:	4603      	mov	r3, r0
 800b99c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b99e:	79fb      	ldrb	r3, [r7, #7]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d013      	beq.n	800b9cc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b9a4:	4b0d      	ldr	r3, [pc, #52]	@ (800b9dc <netif_get_by_index+0x48>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	60fb      	str	r3, [r7, #12]
 800b9aa:	e00c      	b.n	800b9c6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	79fa      	ldrb	r2, [r7, #7]
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	d101      	bne.n	800b9c0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	e006      	b.n	800b9ce <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	60fb      	str	r3, [r7, #12]
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d1ef      	bne.n	800b9ac <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b9cc:	2300      	movs	r3, #0
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3714      	adds	r7, #20
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	20009124 	.word	0x20009124

0800b9e0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b085      	sub	sp, #20
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	60f8      	str	r0, [r7, #12]
 800b9e8:	60b9      	str	r1, [r7, #8]
 800b9ea:	4611      	mov	r1, r2
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	80fb      	strh	r3, [r7, #6]
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	68ba      	ldr	r2, [r7, #8]
 800ba00:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	88fa      	ldrh	r2, [r7, #6]
 800ba06:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	88ba      	ldrh	r2, [r7, #4]
 800ba0c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800ba0e:	8b3b      	ldrh	r3, [r7, #24]
 800ba10:	b2da      	uxtb	r2, r3
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	7f3a      	ldrb	r2, [r7, #28]
 800ba1a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	2200      	movs	r2, #0
 800ba26:	73da      	strb	r2, [r3, #15]
}
 800ba28:	bf00      	nop
 800ba2a:	3714      	adds	r7, #20
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr

0800ba34 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b08c      	sub	sp, #48	@ 0x30
 800ba38:	af02      	add	r7, sp, #8
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	71fb      	strb	r3, [r7, #7]
 800ba3e:	460b      	mov	r3, r1
 800ba40:	80bb      	strh	r3, [r7, #4]
 800ba42:	4613      	mov	r3, r2
 800ba44:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800ba46:	79fb      	ldrb	r3, [r7, #7]
 800ba48:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800ba4a:	887b      	ldrh	r3, [r7, #2]
 800ba4c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ba50:	d07d      	beq.n	800bb4e <pbuf_alloc+0x11a>
 800ba52:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800ba56:	f300 80c6 	bgt.w	800bbe6 <pbuf_alloc+0x1b2>
 800ba5a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800ba5e:	d010      	beq.n	800ba82 <pbuf_alloc+0x4e>
 800ba60:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800ba64:	f300 80bf 	bgt.w	800bbe6 <pbuf_alloc+0x1b2>
 800ba68:	2b01      	cmp	r3, #1
 800ba6a:	d002      	beq.n	800ba72 <pbuf_alloc+0x3e>
 800ba6c:	2b41      	cmp	r3, #65	@ 0x41
 800ba6e:	f040 80ba 	bne.w	800bbe6 <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800ba72:	887a      	ldrh	r2, [r7, #2]
 800ba74:	88bb      	ldrh	r3, [r7, #4]
 800ba76:	4619      	mov	r1, r3
 800ba78:	2000      	movs	r0, #0
 800ba7a:	f000 f8cf 	bl	800bc1c <pbuf_alloc_reference>
 800ba7e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800ba80:	e0bb      	b.n	800bbfa <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800ba82:	2300      	movs	r3, #0
 800ba84:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800ba86:	2300      	movs	r3, #0
 800ba88:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800ba8a:	88bb      	ldrh	r3, [r7, #4]
 800ba8c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800ba8e:	2005      	movs	r0, #5
 800ba90:	f7ff fc86 	bl	800b3a0 <memp_malloc>
 800ba94:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d107      	bne.n	800baac <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 800ba9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d002      	beq.n	800baa8 <pbuf_alloc+0x74>
            pbuf_free(p);
 800baa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800baa4:	f000 faa8 	bl	800bff8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800baa8:	2300      	movs	r3, #0
 800baaa:	e0a7      	b.n	800bbfc <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800baac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800baae:	3303      	adds	r3, #3
 800bab0:	b29b      	uxth	r3, r3
 800bab2:	f023 0303 	bic.w	r3, r3, #3
 800bab6:	b29b      	uxth	r3, r3
 800bab8:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800babc:	b29b      	uxth	r3, r3
 800babe:	8b7a      	ldrh	r2, [r7, #26]
 800bac0:	4293      	cmp	r3, r2
 800bac2:	bf28      	it	cs
 800bac4:	4613      	movcs	r3, r2
 800bac6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800bac8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800baca:	3310      	adds	r3, #16
 800bacc:	693a      	ldr	r2, [r7, #16]
 800bace:	4413      	add	r3, r2
 800bad0:	3303      	adds	r3, #3
 800bad2:	f023 0303 	bic.w	r3, r3, #3
 800bad6:	4618      	mov	r0, r3
 800bad8:	89f9      	ldrh	r1, [r7, #14]
 800bada:	8b7a      	ldrh	r2, [r7, #26]
 800badc:	2300      	movs	r3, #0
 800bade:	9301      	str	r3, [sp, #4]
 800bae0:	887b      	ldrh	r3, [r7, #2]
 800bae2:	9300      	str	r3, [sp, #0]
 800bae4:	460b      	mov	r3, r1
 800bae6:	4601      	mov	r1, r0
 800bae8:	6938      	ldr	r0, [r7, #16]
 800baea:	f7ff ff79 	bl	800b9e0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	685b      	ldr	r3, [r3, #4]
 800baf2:	f003 0303 	and.w	r3, r3, #3
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d006      	beq.n	800bb08 <pbuf_alloc+0xd4>
 800bafa:	4b42      	ldr	r3, [pc, #264]	@ (800bc04 <pbuf_alloc+0x1d0>)
 800bafc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bb00:	4941      	ldr	r1, [pc, #260]	@ (800bc08 <pbuf_alloc+0x1d4>)
 800bb02:	4842      	ldr	r0, [pc, #264]	@ (800bc0c <pbuf_alloc+0x1d8>)
 800bb04:	f004 f8c2 	bl	800fc8c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800bb08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb0a:	3303      	adds	r3, #3
 800bb0c:	f023 0303 	bic.w	r3, r3, #3
 800bb10:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800bb14:	d106      	bne.n	800bb24 <pbuf_alloc+0xf0>
 800bb16:	4b3b      	ldr	r3, [pc, #236]	@ (800bc04 <pbuf_alloc+0x1d0>)
 800bb18:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800bb1c:	493c      	ldr	r1, [pc, #240]	@ (800bc10 <pbuf_alloc+0x1dc>)
 800bb1e:	483b      	ldr	r0, [pc, #236]	@ (800bc0c <pbuf_alloc+0x1d8>)
 800bb20:	f004 f8b4 	bl	800fc8c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800bb24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d102      	bne.n	800bb30 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb2e:	e002      	b.n	800bb36 <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800bb30:	69fb      	ldr	r3, [r7, #28]
 800bb32:	693a      	ldr	r2, [r7, #16]
 800bb34:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800bb3a:	8b7a      	ldrh	r2, [r7, #26]
 800bb3c:	89fb      	ldrh	r3, [r7, #14]
 800bb3e:	1ad3      	subs	r3, r2, r3
 800bb40:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800bb42:	2300      	movs	r3, #0
 800bb44:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800bb46:	8b7b      	ldrh	r3, [r7, #26]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d1a0      	bne.n	800ba8e <pbuf_alloc+0x5a>
      break;
 800bb4c:	e055      	b.n	800bbfa <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800bb4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb50:	3303      	adds	r3, #3
 800bb52:	b29b      	uxth	r3, r3
 800bb54:	f023 0303 	bic.w	r3, r3, #3
 800bb58:	b29a      	uxth	r2, r3
 800bb5a:	88bb      	ldrh	r3, [r7, #4]
 800bb5c:	3303      	adds	r3, #3
 800bb5e:	b29b      	uxth	r3, r3
 800bb60:	f023 0303 	bic.w	r3, r3, #3
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	4413      	add	r3, r2
 800bb68:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800bb6a:	8b3b      	ldrh	r3, [r7, #24]
 800bb6c:	3310      	adds	r3, #16
 800bb6e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bb70:	8b3a      	ldrh	r2, [r7, #24]
 800bb72:	88bb      	ldrh	r3, [r7, #4]
 800bb74:	3303      	adds	r3, #3
 800bb76:	f023 0303 	bic.w	r3, r3, #3
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d306      	bcc.n	800bb8c <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800bb7e:	8afa      	ldrh	r2, [r7, #22]
 800bb80:	88bb      	ldrh	r3, [r7, #4]
 800bb82:	3303      	adds	r3, #3
 800bb84:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d201      	bcs.n	800bb90 <pbuf_alloc+0x15c>
        return NULL;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	e035      	b.n	800bbfc <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800bb90:	8afb      	ldrh	r3, [r7, #22]
 800bb92:	4618      	mov	r0, r3
 800bb94:	f7ff fa96 	bl	800b0c4 <mem_malloc>
 800bb98:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800bb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d101      	bne.n	800bba4 <pbuf_alloc+0x170>
        return NULL;
 800bba0:	2300      	movs	r3, #0
 800bba2:	e02b      	b.n	800bbfc <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800bba4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bba6:	3310      	adds	r3, #16
 800bba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbaa:	4413      	add	r3, r2
 800bbac:	3303      	adds	r3, #3
 800bbae:	f023 0303 	bic.w	r3, r3, #3
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	88b9      	ldrh	r1, [r7, #4]
 800bbb6:	88ba      	ldrh	r2, [r7, #4]
 800bbb8:	2300      	movs	r3, #0
 800bbba:	9301      	str	r3, [sp, #4]
 800bbbc:	887b      	ldrh	r3, [r7, #2]
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	4601      	mov	r1, r0
 800bbc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bbc6:	f7ff ff0b 	bl	800b9e0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800bbca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbcc:	685b      	ldr	r3, [r3, #4]
 800bbce:	f003 0303 	and.w	r3, r3, #3
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d010      	beq.n	800bbf8 <pbuf_alloc+0x1c4>
 800bbd6:	4b0b      	ldr	r3, [pc, #44]	@ (800bc04 <pbuf_alloc+0x1d0>)
 800bbd8:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800bbdc:	490d      	ldr	r1, [pc, #52]	@ (800bc14 <pbuf_alloc+0x1e0>)
 800bbde:	480b      	ldr	r0, [pc, #44]	@ (800bc0c <pbuf_alloc+0x1d8>)
 800bbe0:	f004 f854 	bl	800fc8c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800bbe4:	e008      	b.n	800bbf8 <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800bbe6:	4b07      	ldr	r3, [pc, #28]	@ (800bc04 <pbuf_alloc+0x1d0>)
 800bbe8:	f240 1227 	movw	r2, #295	@ 0x127
 800bbec:	490a      	ldr	r1, [pc, #40]	@ (800bc18 <pbuf_alloc+0x1e4>)
 800bbee:	4807      	ldr	r0, [pc, #28]	@ (800bc0c <pbuf_alloc+0x1d8>)
 800bbf0:	f004 f84c 	bl	800fc8c <iprintf>
      return NULL;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	e001      	b.n	800bbfc <pbuf_alloc+0x1c8>
      break;
 800bbf8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	3728      	adds	r7, #40	@ 0x28
 800bc00:	46bd      	mov	sp, r7
 800bc02:	bd80      	pop	{r7, pc}
 800bc04:	08011870 	.word	0x08011870
 800bc08:	080118a0 	.word	0x080118a0
 800bc0c:	080118d0 	.word	0x080118d0
 800bc10:	080118f8 	.word	0x080118f8
 800bc14:	0801192c 	.word	0x0801192c
 800bc18:	08011958 	.word	0x08011958

0800bc1c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b086      	sub	sp, #24
 800bc20:	af02      	add	r7, sp, #8
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	460b      	mov	r3, r1
 800bc26:	807b      	strh	r3, [r7, #2]
 800bc28:	4613      	mov	r3, r2
 800bc2a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800bc2c:	883b      	ldrh	r3, [r7, #0]
 800bc2e:	2b41      	cmp	r3, #65	@ 0x41
 800bc30:	d009      	beq.n	800bc46 <pbuf_alloc_reference+0x2a>
 800bc32:	883b      	ldrh	r3, [r7, #0]
 800bc34:	2b01      	cmp	r3, #1
 800bc36:	d006      	beq.n	800bc46 <pbuf_alloc_reference+0x2a>
 800bc38:	4b0f      	ldr	r3, [pc, #60]	@ (800bc78 <pbuf_alloc_reference+0x5c>)
 800bc3a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800bc3e:	490f      	ldr	r1, [pc, #60]	@ (800bc7c <pbuf_alloc_reference+0x60>)
 800bc40:	480f      	ldr	r0, [pc, #60]	@ (800bc80 <pbuf_alloc_reference+0x64>)
 800bc42:	f004 f823 	bl	800fc8c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800bc46:	2004      	movs	r0, #4
 800bc48:	f7ff fbaa 	bl	800b3a0 <memp_malloc>
 800bc4c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d101      	bne.n	800bc58 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800bc54:	2300      	movs	r3, #0
 800bc56:	e00b      	b.n	800bc70 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800bc58:	8879      	ldrh	r1, [r7, #2]
 800bc5a:	887a      	ldrh	r2, [r7, #2]
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	9301      	str	r3, [sp, #4]
 800bc60:	883b      	ldrh	r3, [r7, #0]
 800bc62:	9300      	str	r3, [sp, #0]
 800bc64:	460b      	mov	r3, r1
 800bc66:	6879      	ldr	r1, [r7, #4]
 800bc68:	68f8      	ldr	r0, [r7, #12]
 800bc6a:	f7ff feb9 	bl	800b9e0 <pbuf_init_alloced_pbuf>
  return p;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
}
 800bc70:	4618      	mov	r0, r3
 800bc72:	3710      	adds	r7, #16
 800bc74:	46bd      	mov	sp, r7
 800bc76:	bd80      	pop	{r7, pc}
 800bc78:	08011870 	.word	0x08011870
 800bc7c:	08011974 	.word	0x08011974
 800bc80:	080118d0 	.word	0x080118d0

0800bc84 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b088      	sub	sp, #32
 800bc88:	af02      	add	r7, sp, #8
 800bc8a:	607b      	str	r3, [r7, #4]
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	73fb      	strb	r3, [r7, #15]
 800bc90:	460b      	mov	r3, r1
 800bc92:	81bb      	strh	r3, [r7, #12]
 800bc94:	4613      	mov	r3, r2
 800bc96:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800bc98:	7bfb      	ldrb	r3, [r7, #15]
 800bc9a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800bc9c:	8a7b      	ldrh	r3, [r7, #18]
 800bc9e:	3303      	adds	r3, #3
 800bca0:	f023 0203 	bic.w	r2, r3, #3
 800bca4:	89bb      	ldrh	r3, [r7, #12]
 800bca6:	441a      	add	r2, r3
 800bca8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d901      	bls.n	800bcb2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800bcae:	2300      	movs	r3, #0
 800bcb0:	e018      	b.n	800bce4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800bcb2:	6a3b      	ldr	r3, [r7, #32]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d007      	beq.n	800bcc8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800bcb8:	8a7b      	ldrh	r3, [r7, #18]
 800bcba:	3303      	adds	r3, #3
 800bcbc:	f023 0303 	bic.w	r3, r3, #3
 800bcc0:	6a3a      	ldr	r2, [r7, #32]
 800bcc2:	4413      	add	r3, r2
 800bcc4:	617b      	str	r3, [r7, #20]
 800bcc6:	e001      	b.n	800bccc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	89b9      	ldrh	r1, [r7, #12]
 800bcd0:	89ba      	ldrh	r2, [r7, #12]
 800bcd2:	2302      	movs	r3, #2
 800bcd4:	9301      	str	r3, [sp, #4]
 800bcd6:	897b      	ldrh	r3, [r7, #10]
 800bcd8:	9300      	str	r3, [sp, #0]
 800bcda:	460b      	mov	r3, r1
 800bcdc:	6979      	ldr	r1, [r7, #20]
 800bcde:	f7ff fe7f 	bl	800b9e0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800bce2:	687b      	ldr	r3, [r7, #4]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3718      	adds	r7, #24
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b084      	sub	sp, #16
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	460b      	mov	r3, r1
 800bcf6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d106      	bne.n	800bd0c <pbuf_realloc+0x20>
 800bcfe:	4b3a      	ldr	r3, [pc, #232]	@ (800bde8 <pbuf_realloc+0xfc>)
 800bd00:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800bd04:	4939      	ldr	r1, [pc, #228]	@ (800bdec <pbuf_realloc+0x100>)
 800bd06:	483a      	ldr	r0, [pc, #232]	@ (800bdf0 <pbuf_realloc+0x104>)
 800bd08:	f003 ffc0 	bl	800fc8c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	891b      	ldrh	r3, [r3, #8]
 800bd10:	887a      	ldrh	r2, [r7, #2]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d263      	bcs.n	800bdde <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	891a      	ldrh	r2, [r3, #8]
 800bd1a:	887b      	ldrh	r3, [r7, #2]
 800bd1c:	1ad3      	subs	r3, r2, r3
 800bd1e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800bd20:	887b      	ldrh	r3, [r7, #2]
 800bd22:	817b      	strh	r3, [r7, #10]
  q = p;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800bd28:	e018      	b.n	800bd5c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	895b      	ldrh	r3, [r3, #10]
 800bd2e:	897a      	ldrh	r2, [r7, #10]
 800bd30:	1ad3      	subs	r3, r2, r3
 800bd32:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	891a      	ldrh	r2, [r3, #8]
 800bd38:	893b      	ldrh	r3, [r7, #8]
 800bd3a:	1ad3      	subs	r3, r2, r3
 800bd3c:	b29a      	uxth	r2, r3
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d106      	bne.n	800bd5c <pbuf_realloc+0x70>
 800bd4e:	4b26      	ldr	r3, [pc, #152]	@ (800bde8 <pbuf_realloc+0xfc>)
 800bd50:	f240 12af 	movw	r2, #431	@ 0x1af
 800bd54:	4927      	ldr	r1, [pc, #156]	@ (800bdf4 <pbuf_realloc+0x108>)
 800bd56:	4826      	ldr	r0, [pc, #152]	@ (800bdf0 <pbuf_realloc+0x104>)
 800bd58:	f003 ff98 	bl	800fc8c <iprintf>
  while (rem_len > q->len) {
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	895b      	ldrh	r3, [r3, #10]
 800bd60:	897a      	ldrh	r2, [r7, #10]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d8e1      	bhi.n	800bd2a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	7b1b      	ldrb	r3, [r3, #12]
 800bd6a:	f003 030f 	and.w	r3, r3, #15
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d121      	bne.n	800bdb6 <pbuf_realloc+0xca>
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	895b      	ldrh	r3, [r3, #10]
 800bd76:	897a      	ldrh	r2, [r7, #10]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d01c      	beq.n	800bdb6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	7b5b      	ldrb	r3, [r3, #13]
 800bd80:	f003 0302 	and.w	r3, r3, #2
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d116      	bne.n	800bdb6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	685a      	ldr	r2, [r3, #4]
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	1ad3      	subs	r3, r2, r3
 800bd90:	b29a      	uxth	r2, r3
 800bd92:	897b      	ldrh	r3, [r7, #10]
 800bd94:	4413      	add	r3, r2
 800bd96:	b29b      	uxth	r3, r3
 800bd98:	4619      	mov	r1, r3
 800bd9a:	68f8      	ldr	r0, [r7, #12]
 800bd9c:	f7ff f896 	bl	800aecc <mem_trim>
 800bda0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d106      	bne.n	800bdb6 <pbuf_realloc+0xca>
 800bda8:	4b0f      	ldr	r3, [pc, #60]	@ (800bde8 <pbuf_realloc+0xfc>)
 800bdaa:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800bdae:	4912      	ldr	r1, [pc, #72]	@ (800bdf8 <pbuf_realloc+0x10c>)
 800bdb0:	480f      	ldr	r0, [pc, #60]	@ (800bdf0 <pbuf_realloc+0x104>)
 800bdb2:	f003 ff6b 	bl	800fc8c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	897a      	ldrh	r2, [r7, #10]
 800bdba:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	895a      	ldrh	r2, [r3, #10]
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d004      	beq.n	800bdd6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f000 f911 	bl	800bff8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	601a      	str	r2, [r3, #0]
 800bddc:	e000      	b.n	800bde0 <pbuf_realloc+0xf4>
    return;
 800bdde:	bf00      	nop

}
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	08011870 	.word	0x08011870
 800bdec:	08011988 	.word	0x08011988
 800bdf0:	080118d0 	.word	0x080118d0
 800bdf4:	080119a0 	.word	0x080119a0
 800bdf8:	080119b8 	.word	0x080119b8

0800bdfc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b086      	sub	sp, #24
 800be00:	af00      	add	r7, sp, #0
 800be02:	60f8      	str	r0, [r7, #12]
 800be04:	60b9      	str	r1, [r7, #8]
 800be06:	4613      	mov	r3, r2
 800be08:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d106      	bne.n	800be1e <pbuf_add_header_impl+0x22>
 800be10:	4b2b      	ldr	r3, [pc, #172]	@ (800bec0 <pbuf_add_header_impl+0xc4>)
 800be12:	f240 12df 	movw	r2, #479	@ 0x1df
 800be16:	492b      	ldr	r1, [pc, #172]	@ (800bec4 <pbuf_add_header_impl+0xc8>)
 800be18:	482b      	ldr	r0, [pc, #172]	@ (800bec8 <pbuf_add_header_impl+0xcc>)
 800be1a:	f003 ff37 	bl	800fc8c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d003      	beq.n	800be2c <pbuf_add_header_impl+0x30>
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be2a:	d301      	bcc.n	800be30 <pbuf_add_header_impl+0x34>
    return 1;
 800be2c:	2301      	movs	r3, #1
 800be2e:	e043      	b.n	800beb8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d101      	bne.n	800be3a <pbuf_add_header_impl+0x3e>
    return 0;
 800be36:	2300      	movs	r3, #0
 800be38:	e03e      	b.n	800beb8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	891a      	ldrh	r2, [r3, #8]
 800be42:	8a7b      	ldrh	r3, [r7, #18]
 800be44:	4413      	add	r3, r2
 800be46:	b29b      	uxth	r3, r3
 800be48:	8a7a      	ldrh	r2, [r7, #18]
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d901      	bls.n	800be52 <pbuf_add_header_impl+0x56>
    return 1;
 800be4e:	2301      	movs	r3, #1
 800be50:	e032      	b.n	800beb8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	7b1b      	ldrb	r3, [r3, #12]
 800be56:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800be58:	8a3b      	ldrh	r3, [r7, #16]
 800be5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d00c      	beq.n	800be7c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	685a      	ldr	r2, [r3, #4]
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	425b      	negs	r3, r3
 800be6a:	4413      	add	r3, r2
 800be6c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	3310      	adds	r3, #16
 800be72:	697a      	ldr	r2, [r7, #20]
 800be74:	429a      	cmp	r2, r3
 800be76:	d20d      	bcs.n	800be94 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800be78:	2301      	movs	r3, #1
 800be7a:	e01d      	b.n	800beb8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800be7c:	79fb      	ldrb	r3, [r7, #7]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d006      	beq.n	800be90 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	685a      	ldr	r2, [r3, #4]
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	425b      	negs	r3, r3
 800be8a:	4413      	add	r3, r2
 800be8c:	617b      	str	r3, [r7, #20]
 800be8e:	e001      	b.n	800be94 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800be90:	2301      	movs	r3, #1
 800be92:	e011      	b.n	800beb8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	697a      	ldr	r2, [r7, #20]
 800be98:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	895a      	ldrh	r2, [r3, #10]
 800be9e:	8a7b      	ldrh	r3, [r7, #18]
 800bea0:	4413      	add	r3, r2
 800bea2:	b29a      	uxth	r2, r3
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	891a      	ldrh	r2, [r3, #8]
 800beac:	8a7b      	ldrh	r3, [r7, #18]
 800beae:	4413      	add	r3, r2
 800beb0:	b29a      	uxth	r2, r3
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	811a      	strh	r2, [r3, #8]


  return 0;
 800beb6:	2300      	movs	r3, #0
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3718      	adds	r7, #24
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}
 800bec0:	08011870 	.word	0x08011870
 800bec4:	080119d4 	.word	0x080119d4
 800bec8:	080118d0 	.word	0x080118d0

0800becc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b082      	sub	sp, #8
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
 800bed4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800bed6:	2200      	movs	r2, #0
 800bed8:	6839      	ldr	r1, [r7, #0]
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f7ff ff8e 	bl	800bdfc <pbuf_add_header_impl>
 800bee0:	4603      	mov	r3, r0
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	3708      	adds	r7, #8
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
	...

0800beec <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b084      	sub	sp, #16
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d106      	bne.n	800bf0a <pbuf_remove_header+0x1e>
 800befc:	4b20      	ldr	r3, [pc, #128]	@ (800bf80 <pbuf_remove_header+0x94>)
 800befe:	f240 224b 	movw	r2, #587	@ 0x24b
 800bf02:	4920      	ldr	r1, [pc, #128]	@ (800bf84 <pbuf_remove_header+0x98>)
 800bf04:	4820      	ldr	r0, [pc, #128]	@ (800bf88 <pbuf_remove_header+0x9c>)
 800bf06:	f003 fec1 	bl	800fc8c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d003      	beq.n	800bf18 <pbuf_remove_header+0x2c>
 800bf10:	683b      	ldr	r3, [r7, #0]
 800bf12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf16:	d301      	bcc.n	800bf1c <pbuf_remove_header+0x30>
    return 1;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e02c      	b.n	800bf76 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d101      	bne.n	800bf26 <pbuf_remove_header+0x3a>
    return 0;
 800bf22:	2300      	movs	r3, #0
 800bf24:	e027      	b.n	800bf76 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	895b      	ldrh	r3, [r3, #10]
 800bf2e:	89fa      	ldrh	r2, [r7, #14]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d908      	bls.n	800bf46 <pbuf_remove_header+0x5a>
 800bf34:	4b12      	ldr	r3, [pc, #72]	@ (800bf80 <pbuf_remove_header+0x94>)
 800bf36:	f240 2255 	movw	r2, #597	@ 0x255
 800bf3a:	4914      	ldr	r1, [pc, #80]	@ (800bf8c <pbuf_remove_header+0xa0>)
 800bf3c:	4812      	ldr	r0, [pc, #72]	@ (800bf88 <pbuf_remove_header+0x9c>)
 800bf3e:	f003 fea5 	bl	800fc8c <iprintf>
 800bf42:	2301      	movs	r3, #1
 800bf44:	e017      	b.n	800bf76 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	685a      	ldr	r2, [r3, #4]
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	441a      	add	r2, r3
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	895a      	ldrh	r2, [r3, #10]
 800bf5c:	89fb      	ldrh	r3, [r7, #14]
 800bf5e:	1ad3      	subs	r3, r2, r3
 800bf60:	b29a      	uxth	r2, r3
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	891a      	ldrh	r2, [r3, #8]
 800bf6a:	89fb      	ldrh	r3, [r7, #14]
 800bf6c:	1ad3      	subs	r3, r2, r3
 800bf6e:	b29a      	uxth	r2, r3
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800bf74:	2300      	movs	r3, #0
}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3710      	adds	r7, #16
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}
 800bf7e:	bf00      	nop
 800bf80:	08011870 	.word	0x08011870
 800bf84:	080119d4 	.word	0x080119d4
 800bf88:	080118d0 	.word	0x080118d0
 800bf8c:	080119e0 	.word	0x080119e0

0800bf90 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b082      	sub	sp, #8
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	460b      	mov	r3, r1
 800bf9a:	807b      	strh	r3, [r7, #2]
 800bf9c:	4613      	mov	r3, r2
 800bf9e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800bfa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	da08      	bge.n	800bfba <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800bfa8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfac:	425b      	negs	r3, r3
 800bfae:	4619      	mov	r1, r3
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f7ff ff9b 	bl	800beec <pbuf_remove_header>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	e007      	b.n	800bfca <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800bfba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfbe:	787a      	ldrb	r2, [r7, #1]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f7ff ff1a 	bl	800bdfc <pbuf_add_header_impl>
 800bfc8:	4603      	mov	r3, r0
  }
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3708      	adds	r7, #8
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}

0800bfd2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800bfd2:	b580      	push	{r7, lr}
 800bfd4:	b082      	sub	sp, #8
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
 800bfda:	460b      	mov	r3, r1
 800bfdc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800bfde:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f7ff ffd2 	bl	800bf90 <pbuf_header_impl>
 800bfec:	4603      	mov	r3, r0
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3708      	adds	r7, #8
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
	...

0800bff8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800bff8:	b580      	push	{r7, lr}
 800bffa:	b086      	sub	sp, #24
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d10b      	bne.n	800c01e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d106      	bne.n	800c01a <pbuf_free+0x22>
 800c00c:	4b38      	ldr	r3, [pc, #224]	@ (800c0f0 <pbuf_free+0xf8>)
 800c00e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800c012:	4938      	ldr	r1, [pc, #224]	@ (800c0f4 <pbuf_free+0xfc>)
 800c014:	4838      	ldr	r0, [pc, #224]	@ (800c0f8 <pbuf_free+0x100>)
 800c016:	f003 fe39 	bl	800fc8c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c01a:	2300      	movs	r3, #0
 800c01c:	e063      	b.n	800c0e6 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c01e:	2300      	movs	r3, #0
 800c020:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c022:	e05c      	b.n	800c0de <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	7b9b      	ldrb	r3, [r3, #14]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d106      	bne.n	800c03a <pbuf_free+0x42>
 800c02c:	4b30      	ldr	r3, [pc, #192]	@ (800c0f0 <pbuf_free+0xf8>)
 800c02e:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800c032:	4932      	ldr	r1, [pc, #200]	@ (800c0fc <pbuf_free+0x104>)
 800c034:	4830      	ldr	r0, [pc, #192]	@ (800c0f8 <pbuf_free+0x100>)
 800c036:	f003 fe29 	bl	800fc8c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	7b9b      	ldrb	r3, [r3, #14]
 800c03e:	3b01      	subs	r3, #1
 800c040:	b2da      	uxtb	r2, r3
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	739a      	strb	r2, [r3, #14]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	7b9b      	ldrb	r3, [r3, #14]
 800c04a:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c04c:	7dbb      	ldrb	r3, [r7, #22]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d143      	bne.n	800c0da <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	7b1b      	ldrb	r3, [r3, #12]
 800c05c:	f003 030f 	and.w	r3, r3, #15
 800c060:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	7b5b      	ldrb	r3, [r3, #13]
 800c066:	f003 0302 	and.w	r3, r3, #2
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d011      	beq.n	800c092 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	691b      	ldr	r3, [r3, #16]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d106      	bne.n	800c088 <pbuf_free+0x90>
 800c07a:	4b1d      	ldr	r3, [pc, #116]	@ (800c0f0 <pbuf_free+0xf8>)
 800c07c:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800c080:	491f      	ldr	r1, [pc, #124]	@ (800c100 <pbuf_free+0x108>)
 800c082:	481d      	ldr	r0, [pc, #116]	@ (800c0f8 <pbuf_free+0x100>)
 800c084:	f003 fe02 	bl	800fc8c <iprintf>
        pc->custom_free_function(p);
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	691b      	ldr	r3, [r3, #16]
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	4798      	blx	r3
 800c090:	e01d      	b.n	800c0ce <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c092:	7bfb      	ldrb	r3, [r7, #15]
 800c094:	2b02      	cmp	r3, #2
 800c096:	d104      	bne.n	800c0a2 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800c098:	6879      	ldr	r1, [r7, #4]
 800c09a:	2005      	movs	r0, #5
 800c09c:	f7ff f9cc 	bl	800b438 <memp_free>
 800c0a0:	e015      	b.n	800c0ce <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c0a2:	7bfb      	ldrb	r3, [r7, #15]
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d104      	bne.n	800c0b2 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800c0a8:	6879      	ldr	r1, [r7, #4]
 800c0aa:	2004      	movs	r0, #4
 800c0ac:	f7ff f9c4 	bl	800b438 <memp_free>
 800c0b0:	e00d      	b.n	800c0ce <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c0b2:	7bfb      	ldrb	r3, [r7, #15]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d103      	bne.n	800c0c0 <pbuf_free+0xc8>
          mem_free(p);
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f7fe fe9d 	bl	800adf8 <mem_free>
 800c0be:	e006      	b.n	800c0ce <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c0c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c0f0 <pbuf_free+0xf8>)
 800c0c2:	f240 320f 	movw	r2, #783	@ 0x30f
 800c0c6:	490f      	ldr	r1, [pc, #60]	@ (800c104 <pbuf_free+0x10c>)
 800c0c8:	480b      	ldr	r0, [pc, #44]	@ (800c0f8 <pbuf_free+0x100>)
 800c0ca:	f003 fddf 	bl	800fc8c <iprintf>
        }
      }
      count++;
 800c0ce:	7dfb      	ldrb	r3, [r7, #23]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800c0d4:	693b      	ldr	r3, [r7, #16]
 800c0d6:	607b      	str	r3, [r7, #4]
 800c0d8:	e001      	b.n	800c0de <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d19f      	bne.n	800c024 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c0e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3718      	adds	r7, #24
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	08011870 	.word	0x08011870
 800c0f4:	080119d4 	.word	0x080119d4
 800c0f8:	080118d0 	.word	0x080118d0
 800c0fc:	08011a00 	.word	0x08011a00
 800c100:	08011a18 	.word	0x08011a18
 800c104:	08011a3c 	.word	0x08011a3c

0800c108 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c108:	b480      	push	{r7}
 800c10a:	b085      	sub	sp, #20
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c110:	2300      	movs	r3, #0
 800c112:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c114:	e005      	b.n	800c122 <pbuf_clen+0x1a>
    ++len;
 800c116:	89fb      	ldrh	r3, [r7, #14]
 800c118:	3301      	adds	r3, #1
 800c11a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d1f6      	bne.n	800c116 <pbuf_clen+0xe>
  }
  return len;
 800c128:	89fb      	ldrh	r3, [r7, #14]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3714      	adds	r7, #20
 800c12e:	46bd      	mov	sp, r7
 800c130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c134:	4770      	bx	lr
	...

0800c138 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d010      	beq.n	800c168 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	7b9b      	ldrb	r3, [r3, #14]
 800c14a:	3301      	adds	r3, #1
 800c14c:	b2da      	uxtb	r2, r3
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	7b9b      	ldrb	r3, [r3, #14]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d106      	bne.n	800c168 <pbuf_ref+0x30>
 800c15a:	4b05      	ldr	r3, [pc, #20]	@ (800c170 <pbuf_ref+0x38>)
 800c15c:	f240 3242 	movw	r2, #834	@ 0x342
 800c160:	4904      	ldr	r1, [pc, #16]	@ (800c174 <pbuf_ref+0x3c>)
 800c162:	4805      	ldr	r0, [pc, #20]	@ (800c178 <pbuf_ref+0x40>)
 800c164:	f003 fd92 	bl	800fc8c <iprintf>
  }
}
 800c168:	bf00      	nop
 800c16a:	3708      	adds	r7, #8
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}
 800c170:	08011870 	.word	0x08011870
 800c174:	08011a50 	.word	0x08011a50
 800c178:	080118d0 	.word	0x080118d0

0800c17c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b084      	sub	sp, #16
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
 800c184:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d002      	beq.n	800c192 <pbuf_cat+0x16>
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d107      	bne.n	800c1a2 <pbuf_cat+0x26>
 800c192:	4b20      	ldr	r3, [pc, #128]	@ (800c214 <pbuf_cat+0x98>)
 800c194:	f240 3259 	movw	r2, #857	@ 0x359
 800c198:	491f      	ldr	r1, [pc, #124]	@ (800c218 <pbuf_cat+0x9c>)
 800c19a:	4820      	ldr	r0, [pc, #128]	@ (800c21c <pbuf_cat+0xa0>)
 800c19c:	f003 fd76 	bl	800fc8c <iprintf>
 800c1a0:	e034      	b.n	800c20c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	60fb      	str	r3, [r7, #12]
 800c1a6:	e00a      	b.n	800c1be <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	891a      	ldrh	r2, [r3, #8]
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	891b      	ldrh	r3, [r3, #8]
 800c1b0:	4413      	add	r3, r2
 800c1b2:	b29a      	uxth	r2, r3
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	60fb      	str	r3, [r7, #12]
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d1f0      	bne.n	800c1a8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	891a      	ldrh	r2, [r3, #8]
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	895b      	ldrh	r3, [r3, #10]
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d006      	beq.n	800c1e0 <pbuf_cat+0x64>
 800c1d2:	4b10      	ldr	r3, [pc, #64]	@ (800c214 <pbuf_cat+0x98>)
 800c1d4:	f240 3262 	movw	r2, #866	@ 0x362
 800c1d8:	4911      	ldr	r1, [pc, #68]	@ (800c220 <pbuf_cat+0xa4>)
 800c1da:	4810      	ldr	r0, [pc, #64]	@ (800c21c <pbuf_cat+0xa0>)
 800c1dc:	f003 fd56 	bl	800fc8c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d006      	beq.n	800c1f6 <pbuf_cat+0x7a>
 800c1e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c214 <pbuf_cat+0x98>)
 800c1ea:	f240 3263 	movw	r2, #867	@ 0x363
 800c1ee:	490d      	ldr	r1, [pc, #52]	@ (800c224 <pbuf_cat+0xa8>)
 800c1f0:	480a      	ldr	r0, [pc, #40]	@ (800c21c <pbuf_cat+0xa0>)
 800c1f2:	f003 fd4b 	bl	800fc8c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	891a      	ldrh	r2, [r3, #8]
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	891b      	ldrh	r3, [r3, #8]
 800c1fe:	4413      	add	r3, r2
 800c200:	b29a      	uxth	r2, r3
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	683a      	ldr	r2, [r7, #0]
 800c20a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c20c:	3710      	adds	r7, #16
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}
 800c212:	bf00      	nop
 800c214:	08011870 	.word	0x08011870
 800c218:	08011a64 	.word	0x08011a64
 800c21c:	080118d0 	.word	0x080118d0
 800c220:	08011a9c 	.word	0x08011a9c
 800c224:	08011acc 	.word	0x08011acc

0800c228 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b082      	sub	sp, #8
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800c232:	6839      	ldr	r1, [r7, #0]
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f7ff ffa1 	bl	800c17c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800c23a:	6838      	ldr	r0, [r7, #0]
 800c23c:	f7ff ff7c 	bl	800c138 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800c240:	bf00      	nop
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}

0800c248 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b086      	sub	sp, #24
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
 800c250:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800c252:	2300      	movs	r3, #0
 800c254:	617b      	str	r3, [r7, #20]
 800c256:	2300      	movs	r3, #0
 800c258:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d008      	beq.n	800c272 <pbuf_copy+0x2a>
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d005      	beq.n	800c272 <pbuf_copy+0x2a>
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	891a      	ldrh	r2, [r3, #8]
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	891b      	ldrh	r3, [r3, #8]
 800c26e:	429a      	cmp	r2, r3
 800c270:	d209      	bcs.n	800c286 <pbuf_copy+0x3e>
 800c272:	4b57      	ldr	r3, [pc, #348]	@ (800c3d0 <pbuf_copy+0x188>)
 800c274:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800c278:	4956      	ldr	r1, [pc, #344]	@ (800c3d4 <pbuf_copy+0x18c>)
 800c27a:	4857      	ldr	r0, [pc, #348]	@ (800c3d8 <pbuf_copy+0x190>)
 800c27c:	f003 fd06 	bl	800fc8c <iprintf>
 800c280:	f06f 030f 	mvn.w	r3, #15
 800c284:	e09f      	b.n	800c3c6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	895b      	ldrh	r3, [r3, #10]
 800c28a:	461a      	mov	r2, r3
 800c28c:	697b      	ldr	r3, [r7, #20]
 800c28e:	1ad2      	subs	r2, r2, r3
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	895b      	ldrh	r3, [r3, #10]
 800c294:	4619      	mov	r1, r3
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	1acb      	subs	r3, r1, r3
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d306      	bcc.n	800c2ac <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	895b      	ldrh	r3, [r3, #10]
 800c2a2:	461a      	mov	r2, r3
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	1ad3      	subs	r3, r2, r3
 800c2a8:	60fb      	str	r3, [r7, #12]
 800c2aa:	e005      	b.n	800c2b8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	895b      	ldrh	r3, [r3, #10]
 800c2b0:	461a      	mov	r2, r3
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	1ad3      	subs	r3, r2, r3
 800c2b6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	685a      	ldr	r2, [r3, #4]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	18d0      	adds	r0, r2, r3
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	685a      	ldr	r2, [r3, #4]
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	68fa      	ldr	r2, [r7, #12]
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	f003 fe09 	bl	800fee2 <memcpy>
    offset_to += len;
 800c2d0:	697a      	ldr	r2, [r7, #20]
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	4413      	add	r3, r2
 800c2d6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800c2d8:	693a      	ldr	r2, [r7, #16]
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	4413      	add	r3, r2
 800c2de:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	895b      	ldrh	r3, [r3, #10]
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d906      	bls.n	800c2fa <pbuf_copy+0xb2>
 800c2ec:	4b38      	ldr	r3, [pc, #224]	@ (800c3d0 <pbuf_copy+0x188>)
 800c2ee:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800c2f2:	493a      	ldr	r1, [pc, #232]	@ (800c3dc <pbuf_copy+0x194>)
 800c2f4:	4838      	ldr	r0, [pc, #224]	@ (800c3d8 <pbuf_copy+0x190>)
 800c2f6:	f003 fcc9 	bl	800fc8c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	895b      	ldrh	r3, [r3, #10]
 800c2fe:	461a      	mov	r2, r3
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	4293      	cmp	r3, r2
 800c304:	d906      	bls.n	800c314 <pbuf_copy+0xcc>
 800c306:	4b32      	ldr	r3, [pc, #200]	@ (800c3d0 <pbuf_copy+0x188>)
 800c308:	f240 32da 	movw	r2, #986	@ 0x3da
 800c30c:	4934      	ldr	r1, [pc, #208]	@ (800c3e0 <pbuf_copy+0x198>)
 800c30e:	4832      	ldr	r0, [pc, #200]	@ (800c3d8 <pbuf_copy+0x190>)
 800c310:	f003 fcbc 	bl	800fc8c <iprintf>
    if (offset_from >= p_from->len) {
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	895b      	ldrh	r3, [r3, #10]
 800c318:	461a      	mov	r2, r3
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	4293      	cmp	r3, r2
 800c31e:	d304      	bcc.n	800c32a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800c320:	2300      	movs	r3, #0
 800c322:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	895b      	ldrh	r3, [r3, #10]
 800c32e:	461a      	mov	r2, r3
 800c330:	697b      	ldr	r3, [r7, #20]
 800c332:	4293      	cmp	r3, r2
 800c334:	d114      	bne.n	800c360 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800c336:	2300      	movs	r3, #0
 800c338:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d10c      	bne.n	800c360 <pbuf_copy+0x118>
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d009      	beq.n	800c360 <pbuf_copy+0x118>
 800c34c:	4b20      	ldr	r3, [pc, #128]	@ (800c3d0 <pbuf_copy+0x188>)
 800c34e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800c352:	4924      	ldr	r1, [pc, #144]	@ (800c3e4 <pbuf_copy+0x19c>)
 800c354:	4820      	ldr	r0, [pc, #128]	@ (800c3d8 <pbuf_copy+0x190>)
 800c356:	f003 fc99 	bl	800fc8c <iprintf>
 800c35a:	f06f 030f 	mvn.w	r3, #15
 800c35e:	e032      	b.n	800c3c6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d013      	beq.n	800c38e <pbuf_copy+0x146>
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	895a      	ldrh	r2, [r3, #10]
 800c36a:	683b      	ldr	r3, [r7, #0]
 800c36c:	891b      	ldrh	r3, [r3, #8]
 800c36e:	429a      	cmp	r2, r3
 800c370:	d10d      	bne.n	800c38e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d009      	beq.n	800c38e <pbuf_copy+0x146>
 800c37a:	4b15      	ldr	r3, [pc, #84]	@ (800c3d0 <pbuf_copy+0x188>)
 800c37c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800c380:	4919      	ldr	r1, [pc, #100]	@ (800c3e8 <pbuf_copy+0x1a0>)
 800c382:	4815      	ldr	r0, [pc, #84]	@ (800c3d8 <pbuf_copy+0x190>)
 800c384:	f003 fc82 	bl	800fc8c <iprintf>
 800c388:	f06f 0305 	mvn.w	r3, #5
 800c38c:	e01b      	b.n	800c3c6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d013      	beq.n	800c3bc <pbuf_copy+0x174>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	895a      	ldrh	r2, [r3, #10]
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	891b      	ldrh	r3, [r3, #8]
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d10d      	bne.n	800c3bc <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d009      	beq.n	800c3bc <pbuf_copy+0x174>
 800c3a8:	4b09      	ldr	r3, [pc, #36]	@ (800c3d0 <pbuf_copy+0x188>)
 800c3aa:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800c3ae:	490e      	ldr	r1, [pc, #56]	@ (800c3e8 <pbuf_copy+0x1a0>)
 800c3b0:	4809      	ldr	r0, [pc, #36]	@ (800c3d8 <pbuf_copy+0x190>)
 800c3b2:	f003 fc6b 	bl	800fc8c <iprintf>
 800c3b6:	f06f 0305 	mvn.w	r3, #5
 800c3ba:	e004      	b.n	800c3c6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	f47f af61 	bne.w	800c286 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c3c4:	2300      	movs	r3, #0
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3718      	adds	r7, #24
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}
 800c3ce:	bf00      	nop
 800c3d0:	08011870 	.word	0x08011870
 800c3d4:	08011b18 	.word	0x08011b18
 800c3d8:	080118d0 	.word	0x080118d0
 800c3dc:	08011b48 	.word	0x08011b48
 800c3e0:	08011b60 	.word	0x08011b60
 800c3e4:	08011b7c 	.word	0x08011b7c
 800c3e8:	08011b8c 	.word	0x08011b8c

0800c3ec <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b088      	sub	sp, #32
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	60f8      	str	r0, [r7, #12]
 800c3f4:	60b9      	str	r1, [r7, #8]
 800c3f6:	4611      	mov	r1, r2
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	460b      	mov	r3, r1
 800c3fc:	80fb      	strh	r3, [r7, #6]
 800c3fe:	4613      	mov	r3, r2
 800c400:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800c402:	2300      	movs	r3, #0
 800c404:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800c406:	2300      	movs	r3, #0
 800c408:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d108      	bne.n	800c422 <pbuf_copy_partial+0x36>
 800c410:	4b2b      	ldr	r3, [pc, #172]	@ (800c4c0 <pbuf_copy_partial+0xd4>)
 800c412:	f240 420a 	movw	r2, #1034	@ 0x40a
 800c416:	492b      	ldr	r1, [pc, #172]	@ (800c4c4 <pbuf_copy_partial+0xd8>)
 800c418:	482b      	ldr	r0, [pc, #172]	@ (800c4c8 <pbuf_copy_partial+0xdc>)
 800c41a:	f003 fc37 	bl	800fc8c <iprintf>
 800c41e:	2300      	movs	r3, #0
 800c420:	e04a      	b.n	800c4b8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d108      	bne.n	800c43a <pbuf_copy_partial+0x4e>
 800c428:	4b25      	ldr	r3, [pc, #148]	@ (800c4c0 <pbuf_copy_partial+0xd4>)
 800c42a:	f240 420b 	movw	r2, #1035	@ 0x40b
 800c42e:	4927      	ldr	r1, [pc, #156]	@ (800c4cc <pbuf_copy_partial+0xe0>)
 800c430:	4825      	ldr	r0, [pc, #148]	@ (800c4c8 <pbuf_copy_partial+0xdc>)
 800c432:	f003 fc2b 	bl	800fc8c <iprintf>
 800c436:	2300      	movs	r3, #0
 800c438:	e03e      	b.n	800c4b8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	61fb      	str	r3, [r7, #28]
 800c43e:	e034      	b.n	800c4aa <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800c440:	88bb      	ldrh	r3, [r7, #4]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d00a      	beq.n	800c45c <pbuf_copy_partial+0x70>
 800c446:	69fb      	ldr	r3, [r7, #28]
 800c448:	895b      	ldrh	r3, [r3, #10]
 800c44a:	88ba      	ldrh	r2, [r7, #4]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d305      	bcc.n	800c45c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800c450:	69fb      	ldr	r3, [r7, #28]
 800c452:	895b      	ldrh	r3, [r3, #10]
 800c454:	88ba      	ldrh	r2, [r7, #4]
 800c456:	1ad3      	subs	r3, r2, r3
 800c458:	80bb      	strh	r3, [r7, #4]
 800c45a:	e023      	b.n	800c4a4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800c45c:	69fb      	ldr	r3, [r7, #28]
 800c45e:	895a      	ldrh	r2, [r3, #10]
 800c460:	88bb      	ldrh	r3, [r7, #4]
 800c462:	1ad3      	subs	r3, r2, r3
 800c464:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800c466:	8b3a      	ldrh	r2, [r7, #24]
 800c468:	88fb      	ldrh	r3, [r7, #6]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d901      	bls.n	800c472 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800c46e:	88fb      	ldrh	r3, [r7, #6]
 800c470:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800c472:	8b7b      	ldrh	r3, [r7, #26]
 800c474:	68ba      	ldr	r2, [r7, #8]
 800c476:	18d0      	adds	r0, r2, r3
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	685a      	ldr	r2, [r3, #4]
 800c47c:	88bb      	ldrh	r3, [r7, #4]
 800c47e:	4413      	add	r3, r2
 800c480:	8b3a      	ldrh	r2, [r7, #24]
 800c482:	4619      	mov	r1, r3
 800c484:	f003 fd2d 	bl	800fee2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800c488:	8afa      	ldrh	r2, [r7, #22]
 800c48a:	8b3b      	ldrh	r3, [r7, #24]
 800c48c:	4413      	add	r3, r2
 800c48e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800c490:	8b7a      	ldrh	r2, [r7, #26]
 800c492:	8b3b      	ldrh	r3, [r7, #24]
 800c494:	4413      	add	r3, r2
 800c496:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800c498:	88fa      	ldrh	r2, [r7, #6]
 800c49a:	8b3b      	ldrh	r3, [r7, #24]
 800c49c:	1ad3      	subs	r3, r2, r3
 800c49e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c4a4:	69fb      	ldr	r3, [r7, #28]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	61fb      	str	r3, [r7, #28]
 800c4aa:	88fb      	ldrh	r3, [r7, #6]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d002      	beq.n	800c4b6 <pbuf_copy_partial+0xca>
 800c4b0:	69fb      	ldr	r3, [r7, #28]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d1c4      	bne.n	800c440 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800c4b6:	8afb      	ldrh	r3, [r7, #22]
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3720      	adds	r7, #32
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}
 800c4c0:	08011870 	.word	0x08011870
 800c4c4:	08011bb8 	.word	0x08011bb8
 800c4c8:	080118d0 	.word	0x080118d0
 800c4cc:	08011bd8 	.word	0x08011bd8

0800c4d0 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b087      	sub	sp, #28
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	60f8      	str	r0, [r7, #12]
 800c4d8:	460b      	mov	r3, r1
 800c4da:	607a      	str	r2, [r7, #4]
 800c4dc:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 800c4de:	897b      	ldrh	r3, [r7, #10]
 800c4e0:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 800c4e6:	e007      	b.n	800c4f8 <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	895b      	ldrh	r3, [r3, #10]
 800c4ec:	8afa      	ldrh	r2, [r7, #22]
 800c4ee:	1ad3      	subs	r3, r2, r3
 800c4f0:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d004      	beq.n	800c508 <pbuf_skip_const+0x38>
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	895b      	ldrh	r3, [r3, #10]
 800c502:	8afa      	ldrh	r2, [r7, #22]
 800c504:	429a      	cmp	r2, r3
 800c506:	d2ef      	bcs.n	800c4e8 <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d002      	beq.n	800c514 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	8afa      	ldrh	r2, [r7, #22]
 800c512:	801a      	strh	r2, [r3, #0]
  }
  return q;
 800c514:	693b      	ldr	r3, [r7, #16]
}
 800c516:	4618      	mov	r0, r3
 800c518:	371c      	adds	r7, #28
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr

0800c522 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800c522:	b580      	push	{r7, lr}
 800c524:	b086      	sub	sp, #24
 800c526:	af00      	add	r7, sp, #0
 800c528:	60f8      	str	r0, [r7, #12]
 800c52a:	460b      	mov	r3, r1
 800c52c:	607a      	str	r2, [r7, #4]
 800c52e:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 800c530:	897b      	ldrh	r3, [r7, #10]
 800c532:	687a      	ldr	r2, [r7, #4]
 800c534:	4619      	mov	r1, r3
 800c536:	68f8      	ldr	r0, [r7, #12]
 800c538:	f7ff ffca 	bl	800c4d0 <pbuf_skip_const>
 800c53c:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 800c53e:	697b      	ldr	r3, [r7, #20]
}
 800c540:	4618      	mov	r0, r3
 800c542:	3718      	adds	r7, #24
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b088      	sub	sp, #32
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	60f8      	str	r0, [r7, #12]
 800c550:	60b9      	str	r1, [r7, #8]
 800c552:	4613      	mov	r3, r2
 800c554:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800c556:	88fb      	ldrh	r3, [r7, #6]
 800c558:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800c55a:	2300      	movs	r3, #0
 800c55c:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	2b00      	cmp	r3, #0
 800c562:	d109      	bne.n	800c578 <pbuf_take+0x30>
 800c564:	4b3a      	ldr	r3, [pc, #232]	@ (800c650 <pbuf_take+0x108>)
 800c566:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800c56a:	493a      	ldr	r1, [pc, #232]	@ (800c654 <pbuf_take+0x10c>)
 800c56c:	483a      	ldr	r0, [pc, #232]	@ (800c658 <pbuf_take+0x110>)
 800c56e:	f003 fb8d 	bl	800fc8c <iprintf>
 800c572:	f06f 030f 	mvn.w	r3, #15
 800c576:	e067      	b.n	800c648 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d109      	bne.n	800c592 <pbuf_take+0x4a>
 800c57e:	4b34      	ldr	r3, [pc, #208]	@ (800c650 <pbuf_take+0x108>)
 800c580:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800c584:	4935      	ldr	r1, [pc, #212]	@ (800c65c <pbuf_take+0x114>)
 800c586:	4834      	ldr	r0, [pc, #208]	@ (800c658 <pbuf_take+0x110>)
 800c588:	f003 fb80 	bl	800fc8c <iprintf>
 800c58c:	f06f 030f 	mvn.w	r3, #15
 800c590:	e05a      	b.n	800c648 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	891b      	ldrh	r3, [r3, #8]
 800c596:	88fa      	ldrh	r2, [r7, #6]
 800c598:	429a      	cmp	r2, r3
 800c59a:	d909      	bls.n	800c5b0 <pbuf_take+0x68>
 800c59c:	4b2c      	ldr	r3, [pc, #176]	@ (800c650 <pbuf_take+0x108>)
 800c59e:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800c5a2:	492f      	ldr	r1, [pc, #188]	@ (800c660 <pbuf_take+0x118>)
 800c5a4:	482c      	ldr	r0, [pc, #176]	@ (800c658 <pbuf_take+0x110>)
 800c5a6:	f003 fb71 	bl	800fc8c <iprintf>
 800c5aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c5ae:	e04b      	b.n	800c648 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d007      	beq.n	800c5c6 <pbuf_take+0x7e>
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d004      	beq.n	800c5c6 <pbuf_take+0x7e>
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	891b      	ldrh	r3, [r3, #8]
 800c5c0:	88fa      	ldrh	r2, [r7, #6]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d902      	bls.n	800c5cc <pbuf_take+0x84>
    return ERR_ARG;
 800c5c6:	f06f 030f 	mvn.w	r3, #15
 800c5ca:	e03d      	b.n	800c648 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	61fb      	str	r3, [r7, #28]
 800c5d0:	e028      	b.n	800c624 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800c5d2:	69fb      	ldr	r3, [r7, #28]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d106      	bne.n	800c5e6 <pbuf_take+0x9e>
 800c5d8:	4b1d      	ldr	r3, [pc, #116]	@ (800c650 <pbuf_take+0x108>)
 800c5da:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800c5de:	4921      	ldr	r1, [pc, #132]	@ (800c664 <pbuf_take+0x11c>)
 800c5e0:	481d      	ldr	r0, [pc, #116]	@ (800c658 <pbuf_take+0x110>)
 800c5e2:	f003 fb53 	bl	800fc8c <iprintf>
    buf_copy_len = total_copy_len;
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	895b      	ldrh	r3, [r3, #10]
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	4293      	cmp	r3, r2
 800c5f4:	d902      	bls.n	800c5fc <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800c5f6:	69fb      	ldr	r3, [r7, #28]
 800c5f8:	895b      	ldrh	r3, [r3, #10]
 800c5fa:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800c5fc:	69fb      	ldr	r3, [r7, #28]
 800c5fe:	6858      	ldr	r0, [r3, #4]
 800c600:	68ba      	ldr	r2, [r7, #8]
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	4413      	add	r3, r2
 800c606:	69ba      	ldr	r2, [r7, #24]
 800c608:	4619      	mov	r1, r3
 800c60a:	f003 fc6a 	bl	800fee2 <memcpy>
    total_copy_len -= buf_copy_len;
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	69bb      	ldr	r3, [r7, #24]
 800c612:	1ad3      	subs	r3, r2, r3
 800c614:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800c616:	693a      	ldr	r2, [r7, #16]
 800c618:	69bb      	ldr	r3, [r7, #24]
 800c61a:	4413      	add	r3, r2
 800c61c:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	61fb      	str	r3, [r7, #28]
 800c624:	697b      	ldr	r3, [r7, #20]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d1d3      	bne.n	800c5d2 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800c62a:	697b      	ldr	r3, [r7, #20]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d103      	bne.n	800c638 <pbuf_take+0xf0>
 800c630:	88fb      	ldrh	r3, [r7, #6]
 800c632:	693a      	ldr	r2, [r7, #16]
 800c634:	429a      	cmp	r2, r3
 800c636:	d006      	beq.n	800c646 <pbuf_take+0xfe>
 800c638:	4b05      	ldr	r3, [pc, #20]	@ (800c650 <pbuf_take+0x108>)
 800c63a:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800c63e:	490a      	ldr	r1, [pc, #40]	@ (800c668 <pbuf_take+0x120>)
 800c640:	4805      	ldr	r0, [pc, #20]	@ (800c658 <pbuf_take+0x110>)
 800c642:	f003 fb23 	bl	800fc8c <iprintf>
  return ERR_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3720      	adds	r7, #32
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}
 800c650:	08011870 	.word	0x08011870
 800c654:	08011c48 	.word	0x08011c48
 800c658:	080118d0 	.word	0x080118d0
 800c65c:	08011c60 	.word	0x08011c60
 800c660:	08011c7c 	.word	0x08011c7c
 800c664:	08011c9c 	.word	0x08011c9c
 800c668:	08011cb4 	.word	0x08011cb4

0800c66c <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b088      	sub	sp, #32
 800c670:	af00      	add	r7, sp, #0
 800c672:	60f8      	str	r0, [r7, #12]
 800c674:	60b9      	str	r1, [r7, #8]
 800c676:	4611      	mov	r1, r2
 800c678:	461a      	mov	r2, r3
 800c67a:	460b      	mov	r3, r1
 800c67c:	80fb      	strh	r3, [r7, #6]
 800c67e:	4613      	mov	r3, r2
 800c680:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 800c682:	f107 0210 	add.w	r2, r7, #16
 800c686:	88bb      	ldrh	r3, [r7, #4]
 800c688:	4619      	mov	r1, r3
 800c68a:	68f8      	ldr	r0, [r7, #12]
 800c68c:	f7ff ff49 	bl	800c522 <pbuf_skip>
 800c690:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 800c692:	69fb      	ldr	r3, [r7, #28]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d047      	beq.n	800c728 <pbuf_take_at+0xbc>
 800c698:	69fb      	ldr	r3, [r7, #28]
 800c69a:	891b      	ldrh	r3, [r3, #8]
 800c69c:	461a      	mov	r2, r3
 800c69e:	8a3b      	ldrh	r3, [r7, #16]
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	88fb      	ldrh	r3, [r7, #6]
 800c6a4:	440b      	add	r3, r1
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	db3e      	blt.n	800c728 <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 800c6aa:	88fb      	ldrh	r3, [r7, #6]
 800c6ac:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 800c6b2:	69fb      	ldr	r3, [r7, #28]
 800c6b4:	895a      	ldrh	r2, [r3, #10]
 800c6b6:	8a3b      	ldrh	r3, [r7, #16]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d806      	bhi.n	800c6ca <pbuf_take_at+0x5e>
 800c6bc:	4b1d      	ldr	r3, [pc, #116]	@ (800c734 <pbuf_take_at+0xc8>)
 800c6be:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800c6c2:	491d      	ldr	r1, [pc, #116]	@ (800c738 <pbuf_take_at+0xcc>)
 800c6c4:	481d      	ldr	r0, [pc, #116]	@ (800c73c <pbuf_take_at+0xd0>)
 800c6c6:	f003 fae1 	bl	800fc8c <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	895b      	ldrh	r3, [r3, #10]
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	8a3b      	ldrh	r3, [r7, #16]
 800c6d2:	1ad2      	subs	r2, r2, r3
 800c6d4:	88fb      	ldrh	r3, [r7, #6]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	da05      	bge.n	800c6e6 <pbuf_take_at+0x7a>
 800c6da:	69fb      	ldr	r3, [r7, #28]
 800c6dc:	895a      	ldrh	r2, [r3, #10]
 800c6de:	8a3b      	ldrh	r3, [r7, #16]
 800c6e0:	1ad3      	subs	r3, r2, r3
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	e000      	b.n	800c6e8 <pbuf_take_at+0x7c>
 800c6e6:	88fb      	ldrh	r3, [r7, #6]
 800c6e8:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800c6ea:	69fb      	ldr	r3, [r7, #28]
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	8a3a      	ldrh	r2, [r7, #16]
 800c6f0:	4413      	add	r3, r2
 800c6f2:	8a7a      	ldrh	r2, [r7, #18]
 800c6f4:	68b9      	ldr	r1, [r7, #8]
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f003 fbf3 	bl	800fee2 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 800c6fc:	8b7a      	ldrh	r2, [r7, #26]
 800c6fe:	8a7b      	ldrh	r3, [r7, #18]
 800c700:	1ad3      	subs	r3, r2, r3
 800c702:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 800c704:	8a7b      	ldrh	r3, [r7, #18]
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	4413      	add	r3, r2
 800c70a:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 800c70c:	8b7b      	ldrh	r3, [r7, #26]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d008      	beq.n	800c724 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 800c712:	69fb      	ldr	r3, [r7, #28]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	8b7a      	ldrh	r2, [r7, #26]
 800c718:	6979      	ldr	r1, [r7, #20]
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7ff ff14 	bl	800c548 <pbuf_take>
 800c720:	4603      	mov	r3, r0
 800c722:	e003      	b.n	800c72c <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 800c724:	2300      	movs	r3, #0
 800c726:	e001      	b.n	800c72c <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 800c728:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	3720      	adds	r7, #32
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}
 800c734:	08011870 	.word	0x08011870
 800c738:	08011ccc 	.word	0x08011ccc
 800c73c:	080118d0 	.word	0x080118d0

0800c740 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	4603      	mov	r3, r0
 800c748:	603a      	str	r2, [r7, #0]
 800c74a:	71fb      	strb	r3, [r7, #7]
 800c74c:	460b      	mov	r3, r1
 800c74e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	8919      	ldrh	r1, [r3, #8]
 800c754:	88ba      	ldrh	r2, [r7, #4]
 800c756:	79fb      	ldrb	r3, [r7, #7]
 800c758:	4618      	mov	r0, r3
 800c75a:	f7ff f96b 	bl	800ba34 <pbuf_alloc>
 800c75e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d101      	bne.n	800c76a <pbuf_clone+0x2a>
    return NULL;
 800c766:	2300      	movs	r3, #0
 800c768:	e011      	b.n	800c78e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800c76a:	6839      	ldr	r1, [r7, #0]
 800c76c:	68f8      	ldr	r0, [r7, #12]
 800c76e:	f7ff fd6b 	bl	800c248 <pbuf_copy>
 800c772:	4603      	mov	r3, r0
 800c774:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c776:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d006      	beq.n	800c78c <pbuf_clone+0x4c>
 800c77e:	4b06      	ldr	r3, [pc, #24]	@ (800c798 <pbuf_clone+0x58>)
 800c780:	f240 5224 	movw	r2, #1316	@ 0x524
 800c784:	4905      	ldr	r1, [pc, #20]	@ (800c79c <pbuf_clone+0x5c>)
 800c786:	4806      	ldr	r0, [pc, #24]	@ (800c7a0 <pbuf_clone+0x60>)
 800c788:	f003 fa80 	bl	800fc8c <iprintf>
  return q;
 800c78c:	68fb      	ldr	r3, [r7, #12]
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3710      	adds	r7, #16
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
 800c796:	bf00      	nop
 800c798:	08011870 	.word	0x08011870
 800c79c:	08011ce4 	.word	0x08011ce4
 800c7a0:	080118d0 	.word	0x080118d0

0800c7a4 <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b084      	sub	sp, #16
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
 800c7ac:	460b      	mov	r3, r1
 800c7ae:	807b      	strh	r3, [r7, #2]
 800c7b0:	4613      	mov	r3, r2
 800c7b2:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 800c7b4:	f107 020a 	add.w	r2, r7, #10
 800c7b8:	887b      	ldrh	r3, [r7, #2]
 800c7ba:	4619      	mov	r1, r3
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f7ff feb0 	bl	800c522 <pbuf_skip>
 800c7c2:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00a      	beq.n	800c7e0 <pbuf_put_at+0x3c>
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	895a      	ldrh	r2, [r3, #10]
 800c7ce:	897b      	ldrh	r3, [r7, #10]
 800c7d0:	429a      	cmp	r2, r3
 800c7d2:	d905      	bls.n	800c7e0 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	685b      	ldr	r3, [r3, #4]
 800c7d8:	897a      	ldrh	r2, [r7, #10]
 800c7da:	4413      	add	r3, r2
 800c7dc:	787a      	ldrb	r2, [r7, #1]
 800c7de:	701a      	strb	r2, [r3, #0]
  }
}
 800c7e0:	bf00      	nop
 800c7e2:	3710      	adds	r7, #16
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b086      	sub	sp, #24
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	60b9      	str	r1, [r7, #8]
 800c7f2:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800c7f4:	2003      	movs	r0, #3
 800c7f6:	f7fe fdd3 	bl	800b3a0 <memp_malloc>
 800c7fa:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d109      	bne.n	800c816 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800c802:	693b      	ldr	r3, [r7, #16]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d151      	bne.n	800c8ac <sys_timeout_abs+0xc4>
 800c808:	4b2a      	ldr	r3, [pc, #168]	@ (800c8b4 <sys_timeout_abs+0xcc>)
 800c80a:	22be      	movs	r2, #190	@ 0xbe
 800c80c:	492a      	ldr	r1, [pc, #168]	@ (800c8b8 <sys_timeout_abs+0xd0>)
 800c80e:	482b      	ldr	r0, [pc, #172]	@ (800c8bc <sys_timeout_abs+0xd4>)
 800c810:	f003 fa3c 	bl	800fc8c <iprintf>
    return;
 800c814:	e04a      	b.n	800c8ac <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	2200      	movs	r2, #0
 800c81a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800c81c:	693b      	ldr	r3, [r7, #16]
 800c81e:	68ba      	ldr	r2, [r7, #8]
 800c820:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800c828:	693b      	ldr	r3, [r7, #16]
 800c82a:	68fa      	ldr	r2, [r7, #12]
 800c82c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800c82e:	4b24      	ldr	r3, [pc, #144]	@ (800c8c0 <sys_timeout_abs+0xd8>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d103      	bne.n	800c83e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800c836:	4a22      	ldr	r2, [pc, #136]	@ (800c8c0 <sys_timeout_abs+0xd8>)
 800c838:	693b      	ldr	r3, [r7, #16]
 800c83a:	6013      	str	r3, [r2, #0]
    return;
 800c83c:	e037      	b.n	800c8ae <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	685a      	ldr	r2, [r3, #4]
 800c842:	4b1f      	ldr	r3, [pc, #124]	@ (800c8c0 <sys_timeout_abs+0xd8>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	1ad3      	subs	r3, r2, r3
 800c84a:	0fdb      	lsrs	r3, r3, #31
 800c84c:	f003 0301 	and.w	r3, r3, #1
 800c850:	b2db      	uxtb	r3, r3
 800c852:	2b00      	cmp	r3, #0
 800c854:	d007      	beq.n	800c866 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800c856:	4b1a      	ldr	r3, [pc, #104]	@ (800c8c0 <sys_timeout_abs+0xd8>)
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800c85e:	4a18      	ldr	r2, [pc, #96]	@ (800c8c0 <sys_timeout_abs+0xd8>)
 800c860:	693b      	ldr	r3, [r7, #16]
 800c862:	6013      	str	r3, [r2, #0]
 800c864:	e023      	b.n	800c8ae <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800c866:	4b16      	ldr	r3, [pc, #88]	@ (800c8c0 <sys_timeout_abs+0xd8>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	617b      	str	r3, [r7, #20]
 800c86c:	e01a      	b.n	800c8a4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d00b      	beq.n	800c88e <sys_timeout_abs+0xa6>
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	685a      	ldr	r2, [r3, #4]
 800c87a:	697b      	ldr	r3, [r7, #20]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	1ad3      	subs	r3, r2, r3
 800c882:	0fdb      	lsrs	r3, r3, #31
 800c884:	f003 0301 	and.w	r3, r3, #1
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d007      	beq.n	800c89e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	693b      	ldr	r3, [r7, #16]
 800c894:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	693a      	ldr	r2, [r7, #16]
 800c89a:	601a      	str	r2, [r3, #0]
        break;
 800c89c:	e007      	b.n	800c8ae <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	617b      	str	r3, [r7, #20]
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d1e1      	bne.n	800c86e <sys_timeout_abs+0x86>
 800c8aa:	e000      	b.n	800c8ae <sys_timeout_abs+0xc6>
    return;
 800c8ac:	bf00      	nop
      }
    }
  }
}
 800c8ae:	3718      	adds	r7, #24
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}
 800c8b4:	08011cf8 	.word	0x08011cf8
 800c8b8:	08011d2c 	.word	0x08011d2c
 800c8bc:	08011d6c 	.word	0x08011d6c
 800c8c0:	20009130 	.word	0x20009130

0800c8c4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b086      	sub	sp, #24
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800c8d0:	697b      	ldr	r3, [r7, #20]
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	4798      	blx	r3

  now = sys_now();
 800c8d6:	f7fd fdcf 	bl	800a478 <sys_now>
 800c8da:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	681a      	ldr	r2, [r3, #0]
 800c8e0:	4b0f      	ldr	r3, [pc, #60]	@ (800c920 <lwip_cyclic_timer+0x5c>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	4413      	add	r3, r2
 800c8e6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800c8e8:	68fa      	ldr	r2, [r7, #12]
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	1ad3      	subs	r3, r2, r3
 800c8ee:	0fdb      	lsrs	r3, r3, #31
 800c8f0:	f003 0301 	and.w	r3, r3, #1
 800c8f4:	b2db      	uxtb	r3, r3
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d009      	beq.n	800c90e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800c8fa:	697b      	ldr	r3, [r7, #20]
 800c8fc:	681a      	ldr	r2, [r3, #0]
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	4413      	add	r3, r2
 800c902:	687a      	ldr	r2, [r7, #4]
 800c904:	4907      	ldr	r1, [pc, #28]	@ (800c924 <lwip_cyclic_timer+0x60>)
 800c906:	4618      	mov	r0, r3
 800c908:	f7ff ff6e 	bl	800c7e8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800c90c:	e004      	b.n	800c918 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	4904      	ldr	r1, [pc, #16]	@ (800c924 <lwip_cyclic_timer+0x60>)
 800c912:	68f8      	ldr	r0, [r7, #12]
 800c914:	f7ff ff68 	bl	800c7e8 <sys_timeout_abs>
}
 800c918:	bf00      	nop
 800c91a:	3718      	adds	r7, #24
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}
 800c920:	20009134 	.word	0x20009134
 800c924:	0800c8c5 	.word	0x0800c8c5

0800c928 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b082      	sub	sp, #8
 800c92c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c92e:	2300      	movs	r3, #0
 800c930:	607b      	str	r3, [r7, #4]
 800c932:	e00e      	b.n	800c952 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800c934:	4a0b      	ldr	r2, [pc, #44]	@ (800c964 <sys_timeouts_init+0x3c>)
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	00db      	lsls	r3, r3, #3
 800c940:	4a08      	ldr	r2, [pc, #32]	@ (800c964 <sys_timeouts_init+0x3c>)
 800c942:	4413      	add	r3, r2
 800c944:	461a      	mov	r2, r3
 800c946:	4908      	ldr	r1, [pc, #32]	@ (800c968 <sys_timeouts_init+0x40>)
 800c948:	f000 f810 	bl	800c96c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	3301      	adds	r3, #1
 800c950:	607b      	str	r3, [r7, #4]
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2b02      	cmp	r3, #2
 800c956:	d9ed      	bls.n	800c934 <sys_timeouts_init+0xc>
  }
}
 800c958:	bf00      	nop
 800c95a:	bf00      	nop
 800c95c:	3708      	adds	r7, #8
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	08012888 	.word	0x08012888
 800c968:	0800c8c5 	.word	0x0800c8c5

0800c96c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b086      	sub	sp, #24
 800c970:	af00      	add	r7, sp, #0
 800c972:	60f8      	str	r0, [r7, #12]
 800c974:	60b9      	str	r1, [r7, #8]
 800c976:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c97e:	d306      	bcc.n	800c98e <sys_timeout+0x22>
 800c980:	4b0a      	ldr	r3, [pc, #40]	@ (800c9ac <sys_timeout+0x40>)
 800c982:	f240 1229 	movw	r2, #297	@ 0x129
 800c986:	490a      	ldr	r1, [pc, #40]	@ (800c9b0 <sys_timeout+0x44>)
 800c988:	480a      	ldr	r0, [pc, #40]	@ (800c9b4 <sys_timeout+0x48>)
 800c98a:	f003 f97f 	bl	800fc8c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800c98e:	f7fd fd73 	bl	800a478 <sys_now>
 800c992:	4602      	mov	r2, r0
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	4413      	add	r3, r2
 800c998:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800c99a:	687a      	ldr	r2, [r7, #4]
 800c99c:	68b9      	ldr	r1, [r7, #8]
 800c99e:	6978      	ldr	r0, [r7, #20]
 800c9a0:	f7ff ff22 	bl	800c7e8 <sys_timeout_abs>
#endif
}
 800c9a4:	bf00      	nop
 800c9a6:	3718      	adds	r7, #24
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	08011cf8 	.word	0x08011cf8
 800c9b0:	08011d94 	.word	0x08011d94
 800c9b4:	08011d6c 	.word	0x08011d6c

0800c9b8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b084      	sub	sp, #16
 800c9bc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 800c9be:	f7fd fd5b 	bl	800a478 <sys_now>
 800c9c2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 800c9c4:	4b17      	ldr	r3, [pc, #92]	@ (800ca24 <sys_check_timeouts+0x6c>)
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d022      	beq.n	800ca16 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	685b      	ldr	r3, [r3, #4]
 800c9d4:	68fa      	ldr	r2, [r7, #12]
 800c9d6:	1ad3      	subs	r3, r2, r3
 800c9d8:	0fdb      	lsrs	r3, r3, #31
 800c9da:	f003 0301 	and.w	r3, r3, #1
 800c9de:	b2db      	uxtb	r3, r3
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d11a      	bne.n	800ca1a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 800c9e4:	68bb      	ldr	r3, [r7, #8]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4a0e      	ldr	r2, [pc, #56]	@ (800ca24 <sys_check_timeouts+0x6c>)
 800c9ea:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	689b      	ldr	r3, [r3, #8]
 800c9f0:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	68db      	ldr	r3, [r3, #12]
 800c9f6:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	4a0a      	ldr	r2, [pc, #40]	@ (800ca28 <sys_check_timeouts+0x70>)
 800c9fe:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800ca00:	68b9      	ldr	r1, [r7, #8]
 800ca02:	2003      	movs	r0, #3
 800ca04:	f7fe fd18 	bl	800b438 <memp_free>
    if (handler != NULL) {
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d0da      	beq.n	800c9c4 <sys_check_timeouts+0xc>
      handler(arg);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6838      	ldr	r0, [r7, #0]
 800ca12:	4798      	blx	r3
  do {
 800ca14:	e7d6      	b.n	800c9c4 <sys_check_timeouts+0xc>
      return;
 800ca16:	bf00      	nop
 800ca18:	e000      	b.n	800ca1c <sys_check_timeouts+0x64>
      return;
 800ca1a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	20009130 	.word	0x20009130
 800ca28:	20009134 	.word	0x20009134

0800ca2c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800ca30:	f003 f82c 	bl	800fa8c <rand>
 800ca34:	4603      	mov	r3, r0
 800ca36:	b29b      	uxth	r3, r3
 800ca38:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ca3c:	b29b      	uxth	r3, r3
 800ca3e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800ca42:	b29a      	uxth	r2, r3
 800ca44:	4b01      	ldr	r3, [pc, #4]	@ (800ca4c <udp_init+0x20>)
 800ca46:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800ca48:	bf00      	nop
 800ca4a:	bd80      	pop	{r7, pc}
 800ca4c:	2000000a 	.word	0x2000000a

0800ca50 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800ca50:	b480      	push	{r7}
 800ca52:	b083      	sub	sp, #12
 800ca54:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800ca56:	2300      	movs	r3, #0
 800ca58:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800ca5a:	4b17      	ldr	r3, [pc, #92]	@ (800cab8 <udp_new_port+0x68>)
 800ca5c:	881b      	ldrh	r3, [r3, #0]
 800ca5e:	1c5a      	adds	r2, r3, #1
 800ca60:	b291      	uxth	r1, r2
 800ca62:	4a15      	ldr	r2, [pc, #84]	@ (800cab8 <udp_new_port+0x68>)
 800ca64:	8011      	strh	r1, [r2, #0]
 800ca66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d103      	bne.n	800ca76 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800ca6e:	4b12      	ldr	r3, [pc, #72]	@ (800cab8 <udp_new_port+0x68>)
 800ca70:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800ca74:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca76:	4b11      	ldr	r3, [pc, #68]	@ (800cabc <udp_new_port+0x6c>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	603b      	str	r3, [r7, #0]
 800ca7c:	e011      	b.n	800caa2 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	8a5a      	ldrh	r2, [r3, #18]
 800ca82:	4b0d      	ldr	r3, [pc, #52]	@ (800cab8 <udp_new_port+0x68>)
 800ca84:	881b      	ldrh	r3, [r3, #0]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d108      	bne.n	800ca9c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800ca8a:	88fb      	ldrh	r3, [r7, #6]
 800ca8c:	3301      	adds	r3, #1
 800ca8e:	80fb      	strh	r3, [r7, #6]
 800ca90:	88fb      	ldrh	r3, [r7, #6]
 800ca92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ca96:	d3e0      	bcc.n	800ca5a <udp_new_port+0xa>
        return 0;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	e007      	b.n	800caac <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	68db      	ldr	r3, [r3, #12]
 800caa0:	603b      	str	r3, [r7, #0]
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d1ea      	bne.n	800ca7e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800caa8:	4b03      	ldr	r3, [pc, #12]	@ (800cab8 <udp_new_port+0x68>)
 800caaa:	881b      	ldrh	r3, [r3, #0]
}
 800caac:	4618      	mov	r0, r3
 800caae:	370c      	adds	r7, #12
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr
 800cab8:	2000000a 	.word	0x2000000a
 800cabc:	20009138 	.word	0x20009138

0800cac0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b084      	sub	sp, #16
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	60f8      	str	r0, [r7, #12]
 800cac8:	60b9      	str	r1, [r7, #8]
 800caca:	4613      	mov	r3, r2
 800cacc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d105      	bne.n	800cae0 <udp_input_local_match+0x20>
 800cad4:	4b27      	ldr	r3, [pc, #156]	@ (800cb74 <udp_input_local_match+0xb4>)
 800cad6:	2287      	movs	r2, #135	@ 0x87
 800cad8:	4927      	ldr	r1, [pc, #156]	@ (800cb78 <udp_input_local_match+0xb8>)
 800cada:	4828      	ldr	r0, [pc, #160]	@ (800cb7c <udp_input_local_match+0xbc>)
 800cadc:	f003 f8d6 	bl	800fc8c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d105      	bne.n	800caf2 <udp_input_local_match+0x32>
 800cae6:	4b23      	ldr	r3, [pc, #140]	@ (800cb74 <udp_input_local_match+0xb4>)
 800cae8:	2288      	movs	r2, #136	@ 0x88
 800caea:	4925      	ldr	r1, [pc, #148]	@ (800cb80 <udp_input_local_match+0xc0>)
 800caec:	4823      	ldr	r0, [pc, #140]	@ (800cb7c <udp_input_local_match+0xbc>)
 800caee:	f003 f8cd 	bl	800fc8c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	7a1b      	ldrb	r3, [r3, #8]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d00b      	beq.n	800cb12 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	7a1a      	ldrb	r2, [r3, #8]
 800cafe:	4b21      	ldr	r3, [pc, #132]	@ (800cb84 <udp_input_local_match+0xc4>)
 800cb00:	685b      	ldr	r3, [r3, #4]
 800cb02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cb06:	3301      	adds	r3, #1
 800cb08:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	d001      	beq.n	800cb12 <udp_input_local_match+0x52>
    return 0;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	e02b      	b.n	800cb6a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800cb12:	79fb      	ldrb	r3, [r7, #7]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d018      	beq.n	800cb4a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d013      	beq.n	800cb46 <udp_input_local_match+0x86>
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d00f      	beq.n	800cb46 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800cb26:	4b17      	ldr	r3, [pc, #92]	@ (800cb84 <udp_input_local_match+0xc4>)
 800cb28:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800cb2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cb2e:	d00a      	beq.n	800cb46 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	681a      	ldr	r2, [r3, #0]
 800cb34:	4b13      	ldr	r3, [pc, #76]	@ (800cb84 <udp_input_local_match+0xc4>)
 800cb36:	695b      	ldr	r3, [r3, #20]
 800cb38:	405a      	eors	r2, r3
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	3308      	adds	r3, #8
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d110      	bne.n	800cb68 <udp_input_local_match+0xa8>
          return 1;
 800cb46:	2301      	movs	r3, #1
 800cb48:	e00f      	b.n	800cb6a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d009      	beq.n	800cb64 <udp_input_local_match+0xa4>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d005      	beq.n	800cb64 <udp_input_local_match+0xa4>
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681a      	ldr	r2, [r3, #0]
 800cb5c:	4b09      	ldr	r3, [pc, #36]	@ (800cb84 <udp_input_local_match+0xc4>)
 800cb5e:	695b      	ldr	r3, [r3, #20]
 800cb60:	429a      	cmp	r2, r3
 800cb62:	d101      	bne.n	800cb68 <udp_input_local_match+0xa8>
        return 1;
 800cb64:	2301      	movs	r3, #1
 800cb66:	e000      	b.n	800cb6a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 800cb68:	2300      	movs	r3, #0
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	3710      	adds	r7, #16
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}
 800cb72:	bf00      	nop
 800cb74:	08011de0 	.word	0x08011de0
 800cb78:	08011e10 	.word	0x08011e10
 800cb7c:	08011e34 	.word	0x08011e34
 800cb80:	08011e5c 	.word	0x08011e5c
 800cb84:	20003f04 	.word	0x20003f04

0800cb88 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800cb88:	b590      	push	{r4, r7, lr}
 800cb8a:	b08d      	sub	sp, #52	@ 0x34
 800cb8c:	af02      	add	r7, sp, #8
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800cb92:	2300      	movs	r3, #0
 800cb94:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d105      	bne.n	800cba8 <udp_input+0x20>
 800cb9c:	4b7c      	ldr	r3, [pc, #496]	@ (800cd90 <udp_input+0x208>)
 800cb9e:	22cf      	movs	r2, #207	@ 0xcf
 800cba0:	497c      	ldr	r1, [pc, #496]	@ (800cd94 <udp_input+0x20c>)
 800cba2:	487d      	ldr	r0, [pc, #500]	@ (800cd98 <udp_input+0x210>)
 800cba4:	f003 f872 	bl	800fc8c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d105      	bne.n	800cbba <udp_input+0x32>
 800cbae:	4b78      	ldr	r3, [pc, #480]	@ (800cd90 <udp_input+0x208>)
 800cbb0:	22d0      	movs	r2, #208	@ 0xd0
 800cbb2:	497a      	ldr	r1, [pc, #488]	@ (800cd9c <udp_input+0x214>)
 800cbb4:	4878      	ldr	r0, [pc, #480]	@ (800cd98 <udp_input+0x210>)
 800cbb6:	f003 f869 	bl	800fc8c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	895b      	ldrh	r3, [r3, #10]
 800cbbe:	2b07      	cmp	r3, #7
 800cbc0:	d803      	bhi.n	800cbca <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800cbc2:	6878      	ldr	r0, [r7, #4]
 800cbc4:	f7ff fa18 	bl	800bff8 <pbuf_free>
    goto end;
 800cbc8:	e0de      	b.n	800cd88 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800cbd0:	4b73      	ldr	r3, [pc, #460]	@ (800cda0 <udp_input+0x218>)
 800cbd2:	695b      	ldr	r3, [r3, #20]
 800cbd4:	4a72      	ldr	r2, [pc, #456]	@ (800cda0 <udp_input+0x218>)
 800cbd6:	6812      	ldr	r2, [r2, #0]
 800cbd8:	4611      	mov	r1, r2
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f002 f800 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800cbe4:	697b      	ldr	r3, [r7, #20]
 800cbe6:	881b      	ldrh	r3, [r3, #0]
 800cbe8:	b29b      	uxth	r3, r3
 800cbea:	4618      	mov	r0, r3
 800cbec:	f7fd fcd2 	bl	800a594 <lwip_htons>
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	885b      	ldrh	r3, [r3, #2]
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	f7fd fcca 	bl	800a594 <lwip_htons>
 800cc00:	4603      	mov	r3, r0
 800cc02:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800cc04:	2300      	movs	r3, #0
 800cc06:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800cc08:	2300      	movs	r3, #0
 800cc0a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800cc10:	4b64      	ldr	r3, [pc, #400]	@ (800cda4 <udp_input+0x21c>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc16:	e054      	b.n	800ccc2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800cc18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc1a:	8a5b      	ldrh	r3, [r3, #18]
 800cc1c:	89fa      	ldrh	r2, [r7, #14]
 800cc1e:	429a      	cmp	r2, r3
 800cc20:	d14a      	bne.n	800ccb8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800cc22:	7cfb      	ldrb	r3, [r7, #19]
 800cc24:	461a      	mov	r2, r3
 800cc26:	6839      	ldr	r1, [r7, #0]
 800cc28:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cc2a:	f7ff ff49 	bl	800cac0 <udp_input_local_match>
 800cc2e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d041      	beq.n	800ccb8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800cc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc36:	7c1b      	ldrb	r3, [r3, #16]
 800cc38:	f003 0304 	and.w	r3, r3, #4
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d11d      	bne.n	800cc7c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 800cc40:	69fb      	ldr	r3, [r7, #28]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d102      	bne.n	800cc4c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 800cc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc48:	61fb      	str	r3, [r7, #28]
 800cc4a:	e017      	b.n	800cc7c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800cc4c:	7cfb      	ldrb	r3, [r7, #19]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d014      	beq.n	800cc7c <udp_input+0xf4>
 800cc52:	4b53      	ldr	r3, [pc, #332]	@ (800cda0 <udp_input+0x218>)
 800cc54:	695b      	ldr	r3, [r3, #20]
 800cc56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cc5a:	d10f      	bne.n	800cc7c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 800cc5c:	69fb      	ldr	r3, [r7, #28]
 800cc5e:	681a      	ldr	r2, [r3, #0]
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	3304      	adds	r3, #4
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	429a      	cmp	r2, r3
 800cc68:	d008      	beq.n	800cc7c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 800cc6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc6c:	681a      	ldr	r2, [r3, #0]
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	3304      	adds	r3, #4
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d101      	bne.n	800cc7c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 800cc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc7a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800cc7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc7e:	8a9b      	ldrh	r3, [r3, #20]
 800cc80:	8a3a      	ldrh	r2, [r7, #16]
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d118      	bne.n	800ccb8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800cc86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc88:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d005      	beq.n	800cc9a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800cc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc90:	685a      	ldr	r2, [r3, #4]
 800cc92:	4b43      	ldr	r3, [pc, #268]	@ (800cda0 <udp_input+0x218>)
 800cc94:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800cc96:	429a      	cmp	r2, r3
 800cc98:	d10e      	bne.n	800ccb8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800cc9a:	6a3b      	ldr	r3, [r7, #32]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d014      	beq.n	800ccca <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800cca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca2:	68da      	ldr	r2, [r3, #12]
 800cca4:	6a3b      	ldr	r3, [r7, #32]
 800cca6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800cca8:	4b3e      	ldr	r3, [pc, #248]	@ (800cda4 <udp_input+0x21c>)
 800ccaa:	681a      	ldr	r2, [r3, #0]
 800ccac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccae:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800ccb0:	4a3c      	ldr	r2, [pc, #240]	@ (800cda4 <udp_input+0x21c>)
 800ccb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccb4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800ccb6:	e008      	b.n	800ccca <udp_input+0x142>
      }
    }

    prev = pcb;
 800ccb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccba:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800ccbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccbe:	68db      	ldr	r3, [r3, #12]
 800ccc0:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d1a7      	bne.n	800cc18 <udp_input+0x90>
 800ccc8:	e000      	b.n	800cccc <udp_input+0x144>
        break;
 800ccca:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800cccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d101      	bne.n	800ccd6 <udp_input+0x14e>
    pcb = uncon_pcb;
 800ccd2:	69fb      	ldr	r3, [r7, #28]
 800ccd4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800ccd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d002      	beq.n	800cce2 <udp_input+0x15a>
    for_us = 1;
 800ccdc:	2301      	movs	r3, #1
 800ccde:	76fb      	strb	r3, [r7, #27]
 800cce0:	e00a      	b.n	800ccf8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	3304      	adds	r3, #4
 800cce6:	681a      	ldr	r2, [r3, #0]
 800cce8:	4b2d      	ldr	r3, [pc, #180]	@ (800cda0 <udp_input+0x218>)
 800ccea:	695b      	ldr	r3, [r3, #20]
 800ccec:	429a      	cmp	r2, r3
 800ccee:	bf0c      	ite	eq
 800ccf0:	2301      	moveq	r3, #1
 800ccf2:	2300      	movne	r3, #0
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800ccf8:	7efb      	ldrb	r3, [r7, #27]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d041      	beq.n	800cd82 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800ccfe:	2108      	movs	r1, #8
 800cd00:	6878      	ldr	r0, [r7, #4]
 800cd02:	f7ff f8f3 	bl	800beec <pbuf_remove_header>
 800cd06:	4603      	mov	r3, r0
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d00a      	beq.n	800cd22 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800cd0c:	4b20      	ldr	r3, [pc, #128]	@ (800cd90 <udp_input+0x208>)
 800cd0e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800cd12:	4925      	ldr	r1, [pc, #148]	@ (800cda8 <udp_input+0x220>)
 800cd14:	4820      	ldr	r0, [pc, #128]	@ (800cd98 <udp_input+0x210>)
 800cd16:	f002 ffb9 	bl	800fc8c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800cd1a:	6878      	ldr	r0, [r7, #4]
 800cd1c:	f7ff f96c 	bl	800bff8 <pbuf_free>
      goto end;
 800cd20:	e032      	b.n	800cd88 <udp_input+0x200>
    }

    if (pcb != NULL) {
 800cd22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d012      	beq.n	800cd4e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800cd28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd2a:	699b      	ldr	r3, [r3, #24]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d00a      	beq.n	800cd46 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800cd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd32:	699c      	ldr	r4, [r3, #24]
 800cd34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd36:	69d8      	ldr	r0, [r3, #28]
 800cd38:	8a3b      	ldrh	r3, [r7, #16]
 800cd3a:	9300      	str	r3, [sp, #0]
 800cd3c:	4b1b      	ldr	r3, [pc, #108]	@ (800cdac <udp_input+0x224>)
 800cd3e:	687a      	ldr	r2, [r7, #4]
 800cd40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cd42:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800cd44:	e021      	b.n	800cd8a <udp_input+0x202>
        pbuf_free(p);
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f7ff f956 	bl	800bff8 <pbuf_free>
        goto end;
 800cd4c:	e01c      	b.n	800cd88 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800cd4e:	7cfb      	ldrb	r3, [r7, #19]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d112      	bne.n	800cd7a <udp_input+0x1f2>
 800cd54:	4b12      	ldr	r3, [pc, #72]	@ (800cda0 <udp_input+0x218>)
 800cd56:	695b      	ldr	r3, [r3, #20]
 800cd58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cd5c:	2be0      	cmp	r3, #224	@ 0xe0
 800cd5e:	d00c      	beq.n	800cd7a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800cd60:	4b0f      	ldr	r3, [pc, #60]	@ (800cda0 <udp_input+0x218>)
 800cd62:	899b      	ldrh	r3, [r3, #12]
 800cd64:	3308      	adds	r3, #8
 800cd66:	b29b      	uxth	r3, r3
 800cd68:	b21b      	sxth	r3, r3
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f7ff f930 	bl	800bfd2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800cd72:	2103      	movs	r1, #3
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f001 fc1d 	bl	800e5b4 <icmp_dest_unreach>
      pbuf_free(p);
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	f7ff f93c 	bl	800bff8 <pbuf_free>
  return;
 800cd80:	e003      	b.n	800cd8a <udp_input+0x202>
    pbuf_free(p);
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f7ff f938 	bl	800bff8 <pbuf_free>
  return;
 800cd88:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800cd8a:	372c      	adds	r7, #44	@ 0x2c
 800cd8c:	46bd      	mov	sp, r7
 800cd8e:	bd90      	pop	{r4, r7, pc}
 800cd90:	08011de0 	.word	0x08011de0
 800cd94:	08011e84 	.word	0x08011e84
 800cd98:	08011e34 	.word	0x08011e34
 800cd9c:	08011e9c 	.word	0x08011e9c
 800cda0:	20003f04 	.word	0x20003f04
 800cda4:	20009138 	.word	0x20009138
 800cda8:	08011eb8 	.word	0x08011eb8
 800cdac:	20003f14 	.word	0x20003f14

0800cdb0 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b082      	sub	sp, #8
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
 800cdb8:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d109      	bne.n	800cdd4 <udp_send+0x24>
 800cdc0:	4b11      	ldr	r3, [pc, #68]	@ (800ce08 <udp_send+0x58>)
 800cdc2:	f240 12d5 	movw	r2, #469	@ 0x1d5
 800cdc6:	4911      	ldr	r1, [pc, #68]	@ (800ce0c <udp_send+0x5c>)
 800cdc8:	4811      	ldr	r0, [pc, #68]	@ (800ce10 <udp_send+0x60>)
 800cdca:	f002 ff5f 	bl	800fc8c <iprintf>
 800cdce:	f06f 030f 	mvn.w	r3, #15
 800cdd2:	e015      	b.n	800ce00 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d109      	bne.n	800cdee <udp_send+0x3e>
 800cdda:	4b0b      	ldr	r3, [pc, #44]	@ (800ce08 <udp_send+0x58>)
 800cddc:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 800cde0:	490c      	ldr	r1, [pc, #48]	@ (800ce14 <udp_send+0x64>)
 800cde2:	480b      	ldr	r0, [pc, #44]	@ (800ce10 <udp_send+0x60>)
 800cde4:	f002 ff52 	bl	800fc8c <iprintf>
 800cde8:	f06f 030f 	mvn.w	r3, #15
 800cdec:	e008      	b.n	800ce00 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	1d1a      	adds	r2, r3, #4
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	8a9b      	ldrh	r3, [r3, #20]
 800cdf6:	6839      	ldr	r1, [r7, #0]
 800cdf8:	6878      	ldr	r0, [r7, #4]
 800cdfa:	f000 f80d 	bl	800ce18 <udp_sendto>
 800cdfe:	4603      	mov	r3, r0
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3708      	adds	r7, #8
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	08011de0 	.word	0x08011de0
 800ce0c:	08011ed4 	.word	0x08011ed4
 800ce10:	08011e34 	.word	0x08011e34
 800ce14:	08011eec 	.word	0x08011eec

0800ce18 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b088      	sub	sp, #32
 800ce1c:	af02      	add	r7, sp, #8
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	60b9      	str	r1, [r7, #8]
 800ce22:	607a      	str	r2, [r7, #4]
 800ce24:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d109      	bne.n	800ce40 <udp_sendto+0x28>
 800ce2c:	4b23      	ldr	r3, [pc, #140]	@ (800cebc <udp_sendto+0xa4>)
 800ce2e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800ce32:	4923      	ldr	r1, [pc, #140]	@ (800cec0 <udp_sendto+0xa8>)
 800ce34:	4823      	ldr	r0, [pc, #140]	@ (800cec4 <udp_sendto+0xac>)
 800ce36:	f002 ff29 	bl	800fc8c <iprintf>
 800ce3a:	f06f 030f 	mvn.w	r3, #15
 800ce3e:	e038      	b.n	800ceb2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d109      	bne.n	800ce5a <udp_sendto+0x42>
 800ce46:	4b1d      	ldr	r3, [pc, #116]	@ (800cebc <udp_sendto+0xa4>)
 800ce48:	f240 2219 	movw	r2, #537	@ 0x219
 800ce4c:	491e      	ldr	r1, [pc, #120]	@ (800cec8 <udp_sendto+0xb0>)
 800ce4e:	481d      	ldr	r0, [pc, #116]	@ (800cec4 <udp_sendto+0xac>)
 800ce50:	f002 ff1c 	bl	800fc8c <iprintf>
 800ce54:	f06f 030f 	mvn.w	r3, #15
 800ce58:	e02b      	b.n	800ceb2 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d109      	bne.n	800ce74 <udp_sendto+0x5c>
 800ce60:	4b16      	ldr	r3, [pc, #88]	@ (800cebc <udp_sendto+0xa4>)
 800ce62:	f240 221a 	movw	r2, #538	@ 0x21a
 800ce66:	4919      	ldr	r1, [pc, #100]	@ (800cecc <udp_sendto+0xb4>)
 800ce68:	4816      	ldr	r0, [pc, #88]	@ (800cec4 <udp_sendto+0xac>)
 800ce6a:	f002 ff0f 	bl	800fc8c <iprintf>
 800ce6e:	f06f 030f 	mvn.w	r3, #15
 800ce72:	e01e      	b.n	800ceb2 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	7a1b      	ldrb	r3, [r3, #8]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d006      	beq.n	800ce8a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	7a1b      	ldrb	r3, [r3, #8]
 800ce80:	4618      	mov	r0, r3
 800ce82:	f7fe fd87 	bl	800b994 <netif_get_by_index>
 800ce86:	6178      	str	r0, [r7, #20]
 800ce88:	e003      	b.n	800ce92 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	f001 fc1c 	bl	800e6c8 <ip4_route>
 800ce90:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800ce92:	697b      	ldr	r3, [r7, #20]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d102      	bne.n	800ce9e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800ce98:	f06f 0303 	mvn.w	r3, #3
 800ce9c:	e009      	b.n	800ceb2 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800ce9e:	887a      	ldrh	r2, [r7, #2]
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	9300      	str	r3, [sp, #0]
 800cea4:	4613      	mov	r3, r2
 800cea6:	687a      	ldr	r2, [r7, #4]
 800cea8:	68b9      	ldr	r1, [r7, #8]
 800ceaa:	68f8      	ldr	r0, [r7, #12]
 800ceac:	f000 f810 	bl	800ced0 <udp_sendto_if>
 800ceb0:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3718      	adds	r7, #24
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	bd80      	pop	{r7, pc}
 800ceba:	bf00      	nop
 800cebc:	08011de0 	.word	0x08011de0
 800cec0:	08011f04 	.word	0x08011f04
 800cec4:	08011e34 	.word	0x08011e34
 800cec8:	08011f1c 	.word	0x08011f1c
 800cecc:	08011f38 	.word	0x08011f38

0800ced0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b088      	sub	sp, #32
 800ced4:	af02      	add	r7, sp, #8
 800ced6:	60f8      	str	r0, [r7, #12]
 800ced8:	60b9      	str	r1, [r7, #8]
 800ceda:	607a      	str	r2, [r7, #4]
 800cedc:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d109      	bne.n	800cef8 <udp_sendto_if+0x28>
 800cee4:	4b2e      	ldr	r3, [pc, #184]	@ (800cfa0 <udp_sendto_if+0xd0>)
 800cee6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800ceea:	492e      	ldr	r1, [pc, #184]	@ (800cfa4 <udp_sendto_if+0xd4>)
 800ceec:	482e      	ldr	r0, [pc, #184]	@ (800cfa8 <udp_sendto_if+0xd8>)
 800ceee:	f002 fecd 	bl	800fc8c <iprintf>
 800cef2:	f06f 030f 	mvn.w	r3, #15
 800cef6:	e04f      	b.n	800cf98 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d109      	bne.n	800cf12 <udp_sendto_if+0x42>
 800cefe:	4b28      	ldr	r3, [pc, #160]	@ (800cfa0 <udp_sendto_if+0xd0>)
 800cf00:	f240 2281 	movw	r2, #641	@ 0x281
 800cf04:	4929      	ldr	r1, [pc, #164]	@ (800cfac <udp_sendto_if+0xdc>)
 800cf06:	4828      	ldr	r0, [pc, #160]	@ (800cfa8 <udp_sendto_if+0xd8>)
 800cf08:	f002 fec0 	bl	800fc8c <iprintf>
 800cf0c:	f06f 030f 	mvn.w	r3, #15
 800cf10:	e042      	b.n	800cf98 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d109      	bne.n	800cf2c <udp_sendto_if+0x5c>
 800cf18:	4b21      	ldr	r3, [pc, #132]	@ (800cfa0 <udp_sendto_if+0xd0>)
 800cf1a:	f240 2282 	movw	r2, #642	@ 0x282
 800cf1e:	4924      	ldr	r1, [pc, #144]	@ (800cfb0 <udp_sendto_if+0xe0>)
 800cf20:	4821      	ldr	r0, [pc, #132]	@ (800cfa8 <udp_sendto_if+0xd8>)
 800cf22:	f002 feb3 	bl	800fc8c <iprintf>
 800cf26:	f06f 030f 	mvn.w	r3, #15
 800cf2a:	e035      	b.n	800cf98 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 800cf2c:	6a3b      	ldr	r3, [r7, #32]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d109      	bne.n	800cf46 <udp_sendto_if+0x76>
 800cf32:	4b1b      	ldr	r3, [pc, #108]	@ (800cfa0 <udp_sendto_if+0xd0>)
 800cf34:	f240 2283 	movw	r2, #643	@ 0x283
 800cf38:	491e      	ldr	r1, [pc, #120]	@ (800cfb4 <udp_sendto_if+0xe4>)
 800cf3a:	481b      	ldr	r0, [pc, #108]	@ (800cfa8 <udp_sendto_if+0xd8>)
 800cf3c:	f002 fea6 	bl	800fc8c <iprintf>
 800cf40:	f06f 030f 	mvn.w	r3, #15
 800cf44:	e028      	b.n	800cf98 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d009      	beq.n	800cf60 <udp_sendto_if+0x90>
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d005      	beq.n	800cf60 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800cf5c:	2be0      	cmp	r3, #224	@ 0xe0
 800cf5e:	d103      	bne.n	800cf68 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 800cf60:	6a3b      	ldr	r3, [r7, #32]
 800cf62:	3304      	adds	r3, #4
 800cf64:	617b      	str	r3, [r7, #20]
 800cf66:	e00b      	b.n	800cf80 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	681a      	ldr	r2, [r3, #0]
 800cf6c:	6a3b      	ldr	r3, [r7, #32]
 800cf6e:	3304      	adds	r3, #4
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d002      	beq.n	800cf7c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 800cf76:	f06f 0303 	mvn.w	r3, #3
 800cf7a:	e00d      	b.n	800cf98 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800cf80:	887a      	ldrh	r2, [r7, #2]
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	9301      	str	r3, [sp, #4]
 800cf86:	6a3b      	ldr	r3, [r7, #32]
 800cf88:	9300      	str	r3, [sp, #0]
 800cf8a:	4613      	mov	r3, r2
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	68b9      	ldr	r1, [r7, #8]
 800cf90:	68f8      	ldr	r0, [r7, #12]
 800cf92:	f000 f811 	bl	800cfb8 <udp_sendto_if_src>
 800cf96:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800cf98:	4618      	mov	r0, r3
 800cf9a:	3718      	adds	r7, #24
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}
 800cfa0:	08011de0 	.word	0x08011de0
 800cfa4:	08011f54 	.word	0x08011f54
 800cfa8:	08011e34 	.word	0x08011e34
 800cfac:	08011f70 	.word	0x08011f70
 800cfb0:	08011f8c 	.word	0x08011f8c
 800cfb4:	08011fac 	.word	0x08011fac

0800cfb8 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b08c      	sub	sp, #48	@ 0x30
 800cfbc:	af04      	add	r7, sp, #16
 800cfbe:	60f8      	str	r0, [r7, #12]
 800cfc0:	60b9      	str	r1, [r7, #8]
 800cfc2:	607a      	str	r2, [r7, #4]
 800cfc4:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d109      	bne.n	800cfe0 <udp_sendto_if_src+0x28>
 800cfcc:	4b65      	ldr	r3, [pc, #404]	@ (800d164 <udp_sendto_if_src+0x1ac>)
 800cfce:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800cfd2:	4965      	ldr	r1, [pc, #404]	@ (800d168 <udp_sendto_if_src+0x1b0>)
 800cfd4:	4865      	ldr	r0, [pc, #404]	@ (800d16c <udp_sendto_if_src+0x1b4>)
 800cfd6:	f002 fe59 	bl	800fc8c <iprintf>
 800cfda:	f06f 030f 	mvn.w	r3, #15
 800cfde:	e0bc      	b.n	800d15a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d109      	bne.n	800cffa <udp_sendto_if_src+0x42>
 800cfe6:	4b5f      	ldr	r3, [pc, #380]	@ (800d164 <udp_sendto_if_src+0x1ac>)
 800cfe8:	f240 22d2 	movw	r2, #722	@ 0x2d2
 800cfec:	4960      	ldr	r1, [pc, #384]	@ (800d170 <udp_sendto_if_src+0x1b8>)
 800cfee:	485f      	ldr	r0, [pc, #380]	@ (800d16c <udp_sendto_if_src+0x1b4>)
 800cff0:	f002 fe4c 	bl	800fc8c <iprintf>
 800cff4:	f06f 030f 	mvn.w	r3, #15
 800cff8:	e0af      	b.n	800d15a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d109      	bne.n	800d014 <udp_sendto_if_src+0x5c>
 800d000:	4b58      	ldr	r3, [pc, #352]	@ (800d164 <udp_sendto_if_src+0x1ac>)
 800d002:	f240 22d3 	movw	r2, #723	@ 0x2d3
 800d006:	495b      	ldr	r1, [pc, #364]	@ (800d174 <udp_sendto_if_src+0x1bc>)
 800d008:	4858      	ldr	r0, [pc, #352]	@ (800d16c <udp_sendto_if_src+0x1b4>)
 800d00a:	f002 fe3f 	bl	800fc8c <iprintf>
 800d00e:	f06f 030f 	mvn.w	r3, #15
 800d012:	e0a2      	b.n	800d15a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 800d014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d016:	2b00      	cmp	r3, #0
 800d018:	d109      	bne.n	800d02e <udp_sendto_if_src+0x76>
 800d01a:	4b52      	ldr	r3, [pc, #328]	@ (800d164 <udp_sendto_if_src+0x1ac>)
 800d01c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 800d020:	4955      	ldr	r1, [pc, #340]	@ (800d178 <udp_sendto_if_src+0x1c0>)
 800d022:	4852      	ldr	r0, [pc, #328]	@ (800d16c <udp_sendto_if_src+0x1b4>)
 800d024:	f002 fe32 	bl	800fc8c <iprintf>
 800d028:	f06f 030f 	mvn.w	r3, #15
 800d02c:	e095      	b.n	800d15a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 800d02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d030:	2b00      	cmp	r3, #0
 800d032:	d109      	bne.n	800d048 <udp_sendto_if_src+0x90>
 800d034:	4b4b      	ldr	r3, [pc, #300]	@ (800d164 <udp_sendto_if_src+0x1ac>)
 800d036:	f240 22d5 	movw	r2, #725	@ 0x2d5
 800d03a:	4950      	ldr	r1, [pc, #320]	@ (800d17c <udp_sendto_if_src+0x1c4>)
 800d03c:	484b      	ldr	r0, [pc, #300]	@ (800d16c <udp_sendto_if_src+0x1b4>)
 800d03e:	f002 fe25 	bl	800fc8c <iprintf>
 800d042:	f06f 030f 	mvn.w	r3, #15
 800d046:	e088      	b.n	800d15a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	8a5b      	ldrh	r3, [r3, #18]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d10f      	bne.n	800d070 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800d050:	68f9      	ldr	r1, [r7, #12]
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	8a5b      	ldrh	r3, [r3, #18]
 800d056:	461a      	mov	r2, r3
 800d058:	68f8      	ldr	r0, [r7, #12]
 800d05a:	f000 f893 	bl	800d184 <udp_bind>
 800d05e:	4603      	mov	r3, r0
 800d060:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800d062:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d002      	beq.n	800d070 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800d06a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d06e:	e074      	b.n	800d15a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	891b      	ldrh	r3, [r3, #8]
 800d074:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 800d078:	4293      	cmp	r3, r2
 800d07a:	d902      	bls.n	800d082 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 800d07c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d080:	e06b      	b.n	800d15a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 800d082:	2108      	movs	r1, #8
 800d084:	68b8      	ldr	r0, [r7, #8]
 800d086:	f7fe ff21 	bl	800becc <pbuf_add_header>
 800d08a:	4603      	mov	r3, r0
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d015      	beq.n	800d0bc <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800d090:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800d094:	2108      	movs	r1, #8
 800d096:	2022      	movs	r0, #34	@ 0x22
 800d098:	f7fe fccc 	bl	800ba34 <pbuf_alloc>
 800d09c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800d09e:	69fb      	ldr	r3, [r7, #28]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d102      	bne.n	800d0aa <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800d0a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d0a8:	e057      	b.n	800d15a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	891b      	ldrh	r3, [r3, #8]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d006      	beq.n	800d0c0 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800d0b2:	68b9      	ldr	r1, [r7, #8]
 800d0b4:	69f8      	ldr	r0, [r7, #28]
 800d0b6:	f7ff f8b7 	bl	800c228 <pbuf_chain>
 800d0ba:	e001      	b.n	800d0c0 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800d0bc:	68bb      	ldr	r3, [r7, #8]
 800d0be:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800d0c0:	69fb      	ldr	r3, [r7, #28]
 800d0c2:	895b      	ldrh	r3, [r3, #10]
 800d0c4:	2b07      	cmp	r3, #7
 800d0c6:	d806      	bhi.n	800d0d6 <udp_sendto_if_src+0x11e>
 800d0c8:	4b26      	ldr	r3, [pc, #152]	@ (800d164 <udp_sendto_if_src+0x1ac>)
 800d0ca:	f240 320d 	movw	r2, #781	@ 0x30d
 800d0ce:	492c      	ldr	r1, [pc, #176]	@ (800d180 <udp_sendto_if_src+0x1c8>)
 800d0d0:	4826      	ldr	r0, [pc, #152]	@ (800d16c <udp_sendto_if_src+0x1b4>)
 800d0d2:	f002 fddb 	bl	800fc8c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800d0d6:	69fb      	ldr	r3, [r7, #28]
 800d0d8:	685b      	ldr	r3, [r3, #4]
 800d0da:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	8a5b      	ldrh	r3, [r3, #18]
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7fd fa57 	bl	800a594 <lwip_htons>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	697b      	ldr	r3, [r7, #20]
 800d0ec:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800d0ee:	887b      	ldrh	r3, [r7, #2]
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f7fd fa4f 	bl	800a594 <lwip_htons>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	461a      	mov	r2, r3
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	2200      	movs	r2, #0
 800d102:	719a      	strb	r2, [r3, #6]
 800d104:	2200      	movs	r2, #0
 800d106:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800d108:	69fb      	ldr	r3, [r7, #28]
 800d10a:	891b      	ldrh	r3, [r3, #8]
 800d10c:	4618      	mov	r0, r3
 800d10e:	f7fd fa41 	bl	800a594 <lwip_htons>
 800d112:	4603      	mov	r3, r0
 800d114:	461a      	mov	r2, r3
 800d116:	697b      	ldr	r3, [r7, #20]
 800d118:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800d11a:	2311      	movs	r3, #17
 800d11c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	7adb      	ldrb	r3, [r3, #11]
 800d122:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	7a9b      	ldrb	r3, [r3, #10]
 800d128:	7cb9      	ldrb	r1, [r7, #18]
 800d12a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d12c:	9202      	str	r2, [sp, #8]
 800d12e:	7cfa      	ldrb	r2, [r7, #19]
 800d130:	9201      	str	r2, [sp, #4]
 800d132:	9300      	str	r3, [sp, #0]
 800d134:	460b      	mov	r3, r1
 800d136:	687a      	ldr	r2, [r7, #4]
 800d138:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d13a:	69f8      	ldr	r0, [r7, #28]
 800d13c:	f001 fca2 	bl	800ea84 <ip4_output_if_src>
 800d140:	4603      	mov	r3, r0
 800d142:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800d144:	69fa      	ldr	r2, [r7, #28]
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	429a      	cmp	r2, r3
 800d14a:	d004      	beq.n	800d156 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 800d14c:	69f8      	ldr	r0, [r7, #28]
 800d14e:	f7fe ff53 	bl	800bff8 <pbuf_free>
    q = NULL;
 800d152:	2300      	movs	r3, #0
 800d154:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800d156:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3720      	adds	r7, #32
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	08011de0 	.word	0x08011de0
 800d168:	08011fcc 	.word	0x08011fcc
 800d16c:	08011e34 	.word	0x08011e34
 800d170:	08011fec 	.word	0x08011fec
 800d174:	0801200c 	.word	0x0801200c
 800d178:	08012030 	.word	0x08012030
 800d17c:	08012054 	.word	0x08012054
 800d180:	08012078 	.word	0x08012078

0800d184 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b086      	sub	sp, #24
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	4613      	mov	r3, r2
 800d190:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d101      	bne.n	800d19c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800d198:	4b39      	ldr	r3, [pc, #228]	@ (800d280 <udp_bind+0xfc>)
 800d19a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d109      	bne.n	800d1b6 <udp_bind+0x32>
 800d1a2:	4b38      	ldr	r3, [pc, #224]	@ (800d284 <udp_bind+0x100>)
 800d1a4:	f240 32b7 	movw	r2, #951	@ 0x3b7
 800d1a8:	4937      	ldr	r1, [pc, #220]	@ (800d288 <udp_bind+0x104>)
 800d1aa:	4838      	ldr	r0, [pc, #224]	@ (800d28c <udp_bind+0x108>)
 800d1ac:	f002 fd6e 	bl	800fc8c <iprintf>
 800d1b0:	f06f 030f 	mvn.w	r3, #15
 800d1b4:	e060      	b.n	800d278 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d1ba:	4b35      	ldr	r3, [pc, #212]	@ (800d290 <udp_bind+0x10c>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	617b      	str	r3, [r7, #20]
 800d1c0:	e009      	b.n	800d1d6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800d1c2:	68fa      	ldr	r2, [r7, #12]
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d102      	bne.n	800d1d0 <udp_bind+0x4c>
      rebind = 1;
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	74fb      	strb	r3, [r7, #19]
      break;
 800d1ce:	e005      	b.n	800d1dc <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d1d0:	697b      	ldr	r3, [r7, #20]
 800d1d2:	68db      	ldr	r3, [r3, #12]
 800d1d4:	617b      	str	r3, [r7, #20]
 800d1d6:	697b      	ldr	r3, [r7, #20]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d1f2      	bne.n	800d1c2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 800d1dc:	88fb      	ldrh	r3, [r7, #6]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d109      	bne.n	800d1f6 <udp_bind+0x72>
    port = udp_new_port();
 800d1e2:	f7ff fc35 	bl	800ca50 <udp_new_port>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800d1ea:	88fb      	ldrh	r3, [r7, #6]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d12c      	bne.n	800d24a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800d1f0:	f06f 0307 	mvn.w	r3, #7
 800d1f4:	e040      	b.n	800d278 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d1f6:	4b26      	ldr	r3, [pc, #152]	@ (800d290 <udp_bind+0x10c>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	617b      	str	r3, [r7, #20]
 800d1fc:	e022      	b.n	800d244 <udp_bind+0xc0>
      if (pcb != ipcb) {
 800d1fe:	68fa      	ldr	r2, [r7, #12]
 800d200:	697b      	ldr	r3, [r7, #20]
 800d202:	429a      	cmp	r2, r3
 800d204:	d01b      	beq.n	800d23e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	8a5b      	ldrh	r3, [r3, #18]
 800d20a:	88fa      	ldrh	r2, [r7, #6]
 800d20c:	429a      	cmp	r2, r3
 800d20e:	d116      	bne.n	800d23e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	681a      	ldr	r2, [r3, #0]
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800d218:	429a      	cmp	r2, r3
 800d21a:	d00d      	beq.n	800d238 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d00a      	beq.n	800d238 <udp_bind+0xb4>
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d006      	beq.n	800d238 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800d22a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d003      	beq.n	800d238 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d102      	bne.n	800d23e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800d238:	f06f 0307 	mvn.w	r3, #7
 800d23c:	e01c      	b.n	800d278 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	68db      	ldr	r3, [r3, #12]
 800d242:	617b      	str	r3, [r7, #20]
 800d244:	697b      	ldr	r3, [r7, #20]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d1d9      	bne.n	800d1fe <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800d24a:	68bb      	ldr	r3, [r7, #8]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d002      	beq.n	800d256 <udp_bind+0xd2>
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	e000      	b.n	800d258 <udp_bind+0xd4>
 800d256:	2300      	movs	r3, #0
 800d258:	68fa      	ldr	r2, [r7, #12]
 800d25a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	88fa      	ldrh	r2, [r7, #6]
 800d260:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800d262:	7cfb      	ldrb	r3, [r7, #19]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d106      	bne.n	800d276 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800d268:	4b09      	ldr	r3, [pc, #36]	@ (800d290 <udp_bind+0x10c>)
 800d26a:	681a      	ldr	r2, [r3, #0]
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800d270:	4a07      	ldr	r2, [pc, #28]	@ (800d290 <udp_bind+0x10c>)
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800d276:	2300      	movs	r3, #0
}
 800d278:	4618      	mov	r0, r3
 800d27a:	3718      	adds	r7, #24
 800d27c:	46bd      	mov	sp, r7
 800d27e:	bd80      	pop	{r7, pc}
 800d280:	080128a0 	.word	0x080128a0
 800d284:	08011de0 	.word	0x08011de0
 800d288:	080120a8 	.word	0x080120a8
 800d28c:	08011e34 	.word	0x08011e34
 800d290:	20009138 	.word	0x20009138

0800d294 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b086      	sub	sp, #24
 800d298:	af00      	add	r7, sp, #0
 800d29a:	60f8      	str	r0, [r7, #12]
 800d29c:	60b9      	str	r1, [r7, #8]
 800d29e:	4613      	mov	r3, r2
 800d2a0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d109      	bne.n	800d2bc <udp_connect+0x28>
 800d2a8:	4b2c      	ldr	r3, [pc, #176]	@ (800d35c <udp_connect+0xc8>)
 800d2aa:	f240 4235 	movw	r2, #1077	@ 0x435
 800d2ae:	492c      	ldr	r1, [pc, #176]	@ (800d360 <udp_connect+0xcc>)
 800d2b0:	482c      	ldr	r0, [pc, #176]	@ (800d364 <udp_connect+0xd0>)
 800d2b2:	f002 fceb 	bl	800fc8c <iprintf>
 800d2b6:	f06f 030f 	mvn.w	r3, #15
 800d2ba:	e04b      	b.n	800d354 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d109      	bne.n	800d2d6 <udp_connect+0x42>
 800d2c2:	4b26      	ldr	r3, [pc, #152]	@ (800d35c <udp_connect+0xc8>)
 800d2c4:	f240 4236 	movw	r2, #1078	@ 0x436
 800d2c8:	4927      	ldr	r1, [pc, #156]	@ (800d368 <udp_connect+0xd4>)
 800d2ca:	4826      	ldr	r0, [pc, #152]	@ (800d364 <udp_connect+0xd0>)
 800d2cc:	f002 fcde 	bl	800fc8c <iprintf>
 800d2d0:	f06f 030f 	mvn.w	r3, #15
 800d2d4:	e03e      	b.n	800d354 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	8a5b      	ldrh	r3, [r3, #18]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d10f      	bne.n	800d2fe <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800d2de:	68f9      	ldr	r1, [r7, #12]
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	8a5b      	ldrh	r3, [r3, #18]
 800d2e4:	461a      	mov	r2, r3
 800d2e6:	68f8      	ldr	r0, [r7, #12]
 800d2e8:	f7ff ff4c 	bl	800d184 <udp_bind>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800d2f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d002      	beq.n	800d2fe <udp_connect+0x6a>
      return err;
 800d2f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d2fc:	e02a      	b.n	800d354 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d002      	beq.n	800d30a <udp_connect+0x76>
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	e000      	b.n	800d30c <udp_connect+0x78>
 800d30a:	2300      	movs	r3, #0
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	88fa      	ldrh	r2, [r7, #6]
 800d314:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	7c1b      	ldrb	r3, [r3, #16]
 800d31a:	f043 0304 	orr.w	r3, r3, #4
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d324:	4b11      	ldr	r3, [pc, #68]	@ (800d36c <udp_connect+0xd8>)
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	617b      	str	r3, [r7, #20]
 800d32a:	e008      	b.n	800d33e <udp_connect+0xaa>
    if (pcb == ipcb) {
 800d32c:	68fa      	ldr	r2, [r7, #12]
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	429a      	cmp	r2, r3
 800d332:	d101      	bne.n	800d338 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 800d334:	2300      	movs	r3, #0
 800d336:	e00d      	b.n	800d354 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	68db      	ldr	r3, [r3, #12]
 800d33c:	617b      	str	r3, [r7, #20]
 800d33e:	697b      	ldr	r3, [r7, #20]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d1f3      	bne.n	800d32c <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800d344:	4b09      	ldr	r3, [pc, #36]	@ (800d36c <udp_connect+0xd8>)
 800d346:	681a      	ldr	r2, [r3, #0]
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800d34c:	4a07      	ldr	r2, [pc, #28]	@ (800d36c <udp_connect+0xd8>)
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800d352:	2300      	movs	r3, #0
}
 800d354:	4618      	mov	r0, r3
 800d356:	3718      	adds	r7, #24
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}
 800d35c:	08011de0 	.word	0x08011de0
 800d360:	080120c0 	.word	0x080120c0
 800d364:	08011e34 	.word	0x08011e34
 800d368:	080120dc 	.word	0x080120dc
 800d36c:	20009138 	.word	0x20009138

0800d370 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b082      	sub	sp, #8
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_disconnect: invalid pcb", pcb != NULL, return);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d107      	bne.n	800d38e <udp_disconnect+0x1e>
 800d37e:	4b0d      	ldr	r3, [pc, #52]	@ (800d3b4 <udp_disconnect+0x44>)
 800d380:	f240 426a 	movw	r2, #1130	@ 0x46a
 800d384:	490c      	ldr	r1, [pc, #48]	@ (800d3b8 <udp_disconnect+0x48>)
 800d386:	480d      	ldr	r0, [pc, #52]	@ (800d3bc <udp_disconnect+0x4c>)
 800d388:	f002 fc80 	bl	800fc8c <iprintf>
 800d38c:	e00f      	b.n	800d3ae <udp_disconnect+0x3e>
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2200      	movs	r2, #0
 800d392:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2200      	movs	r2, #0
 800d398:	829a      	strh	r2, [r3, #20]
  pcb->netif_idx = NETIF_NO_INDEX;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2200      	movs	r2, #0
 800d39e:	721a      	strb	r2, [r3, #8]
  /* mark PCB as unconnected */
  udp_clear_flags(pcb, UDP_FLAGS_CONNECTED);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	7c1b      	ldrb	r3, [r3, #16]
 800d3a4:	f023 0304 	bic.w	r3, r3, #4
 800d3a8:	b2da      	uxtb	r2, r3
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	741a      	strb	r2, [r3, #16]
}
 800d3ae:	3708      	adds	r7, #8
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}
 800d3b4:	08011de0 	.word	0x08011de0
 800d3b8:	080120f8 	.word	0x080120f8
 800d3bc:	08011e34 	.word	0x08011e34

0800d3c0 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b084      	sub	sp, #16
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	60f8      	str	r0, [r7, #12]
 800d3c8:	60b9      	str	r1, [r7, #8]
 800d3ca:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d107      	bne.n	800d3e2 <udp_recv+0x22>
 800d3d2:	4b08      	ldr	r3, [pc, #32]	@ (800d3f4 <udp_recv+0x34>)
 800d3d4:	f240 428a 	movw	r2, #1162	@ 0x48a
 800d3d8:	4907      	ldr	r1, [pc, #28]	@ (800d3f8 <udp_recv+0x38>)
 800d3da:	4808      	ldr	r0, [pc, #32]	@ (800d3fc <udp_recv+0x3c>)
 800d3dc:	f002 fc56 	bl	800fc8c <iprintf>
 800d3e0:	e005      	b.n	800d3ee <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	68ba      	ldr	r2, [r7, #8]
 800d3e6:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	687a      	ldr	r2, [r7, #4]
 800d3ec:	61da      	str	r2, [r3, #28]
}
 800d3ee:	3710      	adds	r7, #16
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}
 800d3f4:	08011de0 	.word	0x08011de0
 800d3f8:	08012114 	.word	0x08012114
 800d3fc:	08011e34 	.word	0x08011e34

0800d400 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b084      	sub	sp, #16
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d107      	bne.n	800d41e <udp_remove+0x1e>
 800d40e:	4b19      	ldr	r3, [pc, #100]	@ (800d474 <udp_remove+0x74>)
 800d410:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 800d414:	4918      	ldr	r1, [pc, #96]	@ (800d478 <udp_remove+0x78>)
 800d416:	4819      	ldr	r0, [pc, #100]	@ (800d47c <udp_remove+0x7c>)
 800d418:	f002 fc38 	bl	800fc8c <iprintf>
 800d41c:	e026      	b.n	800d46c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 800d41e:	4b18      	ldr	r3, [pc, #96]	@ (800d480 <udp_remove+0x80>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	687a      	ldr	r2, [r7, #4]
 800d424:	429a      	cmp	r2, r3
 800d426:	d105      	bne.n	800d434 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 800d428:	4b15      	ldr	r3, [pc, #84]	@ (800d480 <udp_remove+0x80>)
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	4a14      	ldr	r2, [pc, #80]	@ (800d480 <udp_remove+0x80>)
 800d430:	6013      	str	r3, [r2, #0]
 800d432:	e017      	b.n	800d464 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800d434:	4b12      	ldr	r3, [pc, #72]	@ (800d480 <udp_remove+0x80>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	60fb      	str	r3, [r7, #12]
 800d43a:	e010      	b.n	800d45e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	68db      	ldr	r3, [r3, #12]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d009      	beq.n	800d458 <udp_remove+0x58>
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	68db      	ldr	r3, [r3, #12]
 800d448:	687a      	ldr	r2, [r7, #4]
 800d44a:	429a      	cmp	r2, r3
 800d44c:	d104      	bne.n	800d458 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	68da      	ldr	r2, [r3, #12]
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	60da      	str	r2, [r3, #12]
        break;
 800d456:	e005      	b.n	800d464 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	68db      	ldr	r3, [r3, #12]
 800d45c:	60fb      	str	r3, [r7, #12]
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d1eb      	bne.n	800d43c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 800d464:	6879      	ldr	r1, [r7, #4]
 800d466:	2000      	movs	r0, #0
 800d468:	f7fd ffe6 	bl	800b438 <memp_free>
}
 800d46c:	3710      	adds	r7, #16
 800d46e:	46bd      	mov	sp, r7
 800d470:	bd80      	pop	{r7, pc}
 800d472:	bf00      	nop
 800d474:	08011de0 	.word	0x08011de0
 800d478:	0801212c 	.word	0x0801212c
 800d47c:	08011e34 	.word	0x08011e34
 800d480:	20009138 	.word	0x20009138

0800d484 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b082      	sub	sp, #8
 800d488:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800d48a:	2000      	movs	r0, #0
 800d48c:	f7fd ff88 	bl	800b3a0 <memp_malloc>
 800d490:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d007      	beq.n	800d4a8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800d498:	2220      	movs	r2, #32
 800d49a:	2100      	movs	r1, #0
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	f002 fcaa 	bl	800fdf6 <memset>
    pcb->ttl = UDP_TTL;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	22ff      	movs	r2, #255	@ 0xff
 800d4a6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800d4a8:	687b      	ldr	r3, [r7, #4]
}
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	3708      	adds	r7, #8
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	bd80      	pop	{r7, pc}
	...

0800d4b4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d4b4:	b480      	push	{r7}
 800d4b6:	b085      	sub	sp, #20
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d01e      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d01a      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d017      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d013      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800d4da:	4b0d      	ldr	r3, [pc, #52]	@ (800d510 <udp_netif_ip_addr_changed+0x5c>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	60fb      	str	r3, [r7, #12]
 800d4e0:	e00c      	b.n	800d4fc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681a      	ldr	r2, [r3, #0]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d103      	bne.n	800d4f6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	681a      	ldr	r2, [r3, #0]
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	60fb      	str	r3, [r7, #12]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d1ef      	bne.n	800d4e2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800d502:	bf00      	nop
 800d504:	3714      	adds	r7, #20
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr
 800d50e:	bf00      	nop
 800d510:	20009138 	.word	0x20009138

0800d514 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b082      	sub	sp, #8
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800d51c:	4915      	ldr	r1, [pc, #84]	@ (800d574 <etharp_free_entry+0x60>)
 800d51e:	687a      	ldr	r2, [r7, #4]
 800d520:	4613      	mov	r3, r2
 800d522:	005b      	lsls	r3, r3, #1
 800d524:	4413      	add	r3, r2
 800d526:	00db      	lsls	r3, r3, #3
 800d528:	440b      	add	r3, r1
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d013      	beq.n	800d558 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800d530:	4910      	ldr	r1, [pc, #64]	@ (800d574 <etharp_free_entry+0x60>)
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	4613      	mov	r3, r2
 800d536:	005b      	lsls	r3, r3, #1
 800d538:	4413      	add	r3, r2
 800d53a:	00db      	lsls	r3, r3, #3
 800d53c:	440b      	add	r3, r1
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4618      	mov	r0, r3
 800d542:	f7fe fd59 	bl	800bff8 <pbuf_free>
    arp_table[i].q = NULL;
 800d546:	490b      	ldr	r1, [pc, #44]	@ (800d574 <etharp_free_entry+0x60>)
 800d548:	687a      	ldr	r2, [r7, #4]
 800d54a:	4613      	mov	r3, r2
 800d54c:	005b      	lsls	r3, r3, #1
 800d54e:	4413      	add	r3, r2
 800d550:	00db      	lsls	r3, r3, #3
 800d552:	440b      	add	r3, r1
 800d554:	2200      	movs	r2, #0
 800d556:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800d558:	4906      	ldr	r1, [pc, #24]	@ (800d574 <etharp_free_entry+0x60>)
 800d55a:	687a      	ldr	r2, [r7, #4]
 800d55c:	4613      	mov	r3, r2
 800d55e:	005b      	lsls	r3, r3, #1
 800d560:	4413      	add	r3, r2
 800d562:	00db      	lsls	r3, r3, #3
 800d564:	440b      	add	r3, r1
 800d566:	3314      	adds	r3, #20
 800d568:	2200      	movs	r2, #0
 800d56a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800d56c:	bf00      	nop
 800d56e:	3708      	adds	r7, #8
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}
 800d574:	2000913c 	.word	0x2000913c

0800d578 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d57e:	2300      	movs	r3, #0
 800d580:	607b      	str	r3, [r7, #4]
 800d582:	e096      	b.n	800d6b2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800d584:	494f      	ldr	r1, [pc, #316]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d586:	687a      	ldr	r2, [r7, #4]
 800d588:	4613      	mov	r3, r2
 800d58a:	005b      	lsls	r3, r3, #1
 800d58c:	4413      	add	r3, r2
 800d58e:	00db      	lsls	r3, r3, #3
 800d590:	440b      	add	r3, r1
 800d592:	3314      	adds	r3, #20
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800d598:	78fb      	ldrb	r3, [r7, #3]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	f000 8086 	beq.w	800d6ac <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800d5a0:	4948      	ldr	r1, [pc, #288]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5a2:	687a      	ldr	r2, [r7, #4]
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	005b      	lsls	r3, r3, #1
 800d5a8:	4413      	add	r3, r2
 800d5aa:	00db      	lsls	r3, r3, #3
 800d5ac:	440b      	add	r3, r1
 800d5ae:	3312      	adds	r3, #18
 800d5b0:	881b      	ldrh	r3, [r3, #0]
 800d5b2:	3301      	adds	r3, #1
 800d5b4:	b298      	uxth	r0, r3
 800d5b6:	4943      	ldr	r1, [pc, #268]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5b8:	687a      	ldr	r2, [r7, #4]
 800d5ba:	4613      	mov	r3, r2
 800d5bc:	005b      	lsls	r3, r3, #1
 800d5be:	4413      	add	r3, r2
 800d5c0:	00db      	lsls	r3, r3, #3
 800d5c2:	440b      	add	r3, r1
 800d5c4:	3312      	adds	r3, #18
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d5ca:	493e      	ldr	r1, [pc, #248]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5cc:	687a      	ldr	r2, [r7, #4]
 800d5ce:	4613      	mov	r3, r2
 800d5d0:	005b      	lsls	r3, r3, #1
 800d5d2:	4413      	add	r3, r2
 800d5d4:	00db      	lsls	r3, r3, #3
 800d5d6:	440b      	add	r3, r1
 800d5d8:	3312      	adds	r3, #18
 800d5da:	881b      	ldrh	r3, [r3, #0]
 800d5dc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d5e0:	d215      	bcs.n	800d60e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d5e2:	4938      	ldr	r1, [pc, #224]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	4613      	mov	r3, r2
 800d5e8:	005b      	lsls	r3, r3, #1
 800d5ea:	4413      	add	r3, r2
 800d5ec:	00db      	lsls	r3, r3, #3
 800d5ee:	440b      	add	r3, r1
 800d5f0:	3314      	adds	r3, #20
 800d5f2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d10e      	bne.n	800d616 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800d5f8:	4932      	ldr	r1, [pc, #200]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5fa:	687a      	ldr	r2, [r7, #4]
 800d5fc:	4613      	mov	r3, r2
 800d5fe:	005b      	lsls	r3, r3, #1
 800d600:	4413      	add	r3, r2
 800d602:	00db      	lsls	r3, r3, #3
 800d604:	440b      	add	r3, r1
 800d606:	3312      	adds	r3, #18
 800d608:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d60a:	2b04      	cmp	r3, #4
 800d60c:	d903      	bls.n	800d616 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f7ff ff80 	bl	800d514 <etharp_free_entry>
 800d614:	e04a      	b.n	800d6ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800d616:	492b      	ldr	r1, [pc, #172]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d618:	687a      	ldr	r2, [r7, #4]
 800d61a:	4613      	mov	r3, r2
 800d61c:	005b      	lsls	r3, r3, #1
 800d61e:	4413      	add	r3, r2
 800d620:	00db      	lsls	r3, r3, #3
 800d622:	440b      	add	r3, r1
 800d624:	3314      	adds	r3, #20
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	2b03      	cmp	r3, #3
 800d62a:	d10a      	bne.n	800d642 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800d62c:	4925      	ldr	r1, [pc, #148]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d62e:	687a      	ldr	r2, [r7, #4]
 800d630:	4613      	mov	r3, r2
 800d632:	005b      	lsls	r3, r3, #1
 800d634:	4413      	add	r3, r2
 800d636:	00db      	lsls	r3, r3, #3
 800d638:	440b      	add	r3, r1
 800d63a:	3314      	adds	r3, #20
 800d63c:	2204      	movs	r2, #4
 800d63e:	701a      	strb	r2, [r3, #0]
 800d640:	e034      	b.n	800d6ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800d642:	4920      	ldr	r1, [pc, #128]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d644:	687a      	ldr	r2, [r7, #4]
 800d646:	4613      	mov	r3, r2
 800d648:	005b      	lsls	r3, r3, #1
 800d64a:	4413      	add	r3, r2
 800d64c:	00db      	lsls	r3, r3, #3
 800d64e:	440b      	add	r3, r1
 800d650:	3314      	adds	r3, #20
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	2b04      	cmp	r3, #4
 800d656:	d10a      	bne.n	800d66e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800d658:	491a      	ldr	r1, [pc, #104]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d65a:	687a      	ldr	r2, [r7, #4]
 800d65c:	4613      	mov	r3, r2
 800d65e:	005b      	lsls	r3, r3, #1
 800d660:	4413      	add	r3, r2
 800d662:	00db      	lsls	r3, r3, #3
 800d664:	440b      	add	r3, r1
 800d666:	3314      	adds	r3, #20
 800d668:	2202      	movs	r2, #2
 800d66a:	701a      	strb	r2, [r3, #0]
 800d66c:	e01e      	b.n	800d6ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d66e:	4915      	ldr	r1, [pc, #84]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	4613      	mov	r3, r2
 800d674:	005b      	lsls	r3, r3, #1
 800d676:	4413      	add	r3, r2
 800d678:	00db      	lsls	r3, r3, #3
 800d67a:	440b      	add	r3, r1
 800d67c:	3314      	adds	r3, #20
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	2b01      	cmp	r3, #1
 800d682:	d113      	bne.n	800d6ac <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800d684:	490f      	ldr	r1, [pc, #60]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	4613      	mov	r3, r2
 800d68a:	005b      	lsls	r3, r3, #1
 800d68c:	4413      	add	r3, r2
 800d68e:	00db      	lsls	r3, r3, #3
 800d690:	440b      	add	r3, r1
 800d692:	3308      	adds	r3, #8
 800d694:	6818      	ldr	r0, [r3, #0]
 800d696:	687a      	ldr	r2, [r7, #4]
 800d698:	4613      	mov	r3, r2
 800d69a:	005b      	lsls	r3, r3, #1
 800d69c:	4413      	add	r3, r2
 800d69e:	00db      	lsls	r3, r3, #3
 800d6a0:	4a08      	ldr	r2, [pc, #32]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d6a2:	4413      	add	r3, r2
 800d6a4:	3304      	adds	r3, #4
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	f000 fe6e 	bl	800e388 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	607b      	str	r3, [r7, #4]
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2b09      	cmp	r3, #9
 800d6b6:	f77f af65 	ble.w	800d584 <etharp_tmr+0xc>
      }
    }
  }
}
 800d6ba:	bf00      	nop
 800d6bc:	bf00      	nop
 800d6be:	3708      	adds	r7, #8
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}
 800d6c4:	2000913c 	.word	0x2000913c

0800d6c8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b08a      	sub	sp, #40	@ 0x28
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	60f8      	str	r0, [r7, #12]
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	607a      	str	r2, [r7, #4]
 800d6d4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800d6d6:	230a      	movs	r3, #10
 800d6d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d6da:	230a      	movs	r3, #10
 800d6dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800d6de:	230a      	movs	r3, #10
 800d6e0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800d6e6:	230a      	movs	r3, #10
 800d6e8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	83bb      	strh	r3, [r7, #28]
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	837b      	strh	r3, [r7, #26]
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	843b      	strh	r3, [r7, #32]
 800d6fa:	e0ae      	b.n	800d85a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800d6fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d700:	49a6      	ldr	r1, [pc, #664]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d702:	4613      	mov	r3, r2
 800d704:	005b      	lsls	r3, r3, #1
 800d706:	4413      	add	r3, r2
 800d708:	00db      	lsls	r3, r3, #3
 800d70a:	440b      	add	r3, r1
 800d70c:	3314      	adds	r3, #20
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d712:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d716:	2b0a      	cmp	r3, #10
 800d718:	d105      	bne.n	800d726 <etharp_find_entry+0x5e>
 800d71a:	7dfb      	ldrb	r3, [r7, #23]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d102      	bne.n	800d726 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800d720:	8c3b      	ldrh	r3, [r7, #32]
 800d722:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d724:	e095      	b.n	800d852 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800d726:	7dfb      	ldrb	r3, [r7, #23]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	f000 8092 	beq.w	800d852 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800d72e:	7dfb      	ldrb	r3, [r7, #23]
 800d730:	2b01      	cmp	r3, #1
 800d732:	d009      	beq.n	800d748 <etharp_find_entry+0x80>
 800d734:	7dfb      	ldrb	r3, [r7, #23]
 800d736:	2b01      	cmp	r3, #1
 800d738:	d806      	bhi.n	800d748 <etharp_find_entry+0x80>
 800d73a:	4b99      	ldr	r3, [pc, #612]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d73c:	f240 1223 	movw	r2, #291	@ 0x123
 800d740:	4998      	ldr	r1, [pc, #608]	@ (800d9a4 <etharp_find_entry+0x2dc>)
 800d742:	4899      	ldr	r0, [pc, #612]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d744:	f002 faa2 	bl	800fc8c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d020      	beq.n	800d790 <etharp_find_entry+0xc8>
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	6819      	ldr	r1, [r3, #0]
 800d752:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d756:	4891      	ldr	r0, [pc, #580]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d758:	4613      	mov	r3, r2
 800d75a:	005b      	lsls	r3, r3, #1
 800d75c:	4413      	add	r3, r2
 800d75e:	00db      	lsls	r3, r3, #3
 800d760:	4403      	add	r3, r0
 800d762:	3304      	adds	r3, #4
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4299      	cmp	r1, r3
 800d768:	d112      	bne.n	800d790 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00c      	beq.n	800d78a <etharp_find_entry+0xc2>
 800d770:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d774:	4989      	ldr	r1, [pc, #548]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d776:	4613      	mov	r3, r2
 800d778:	005b      	lsls	r3, r3, #1
 800d77a:	4413      	add	r3, r2
 800d77c:	00db      	lsls	r3, r3, #3
 800d77e:	440b      	add	r3, r1
 800d780:	3308      	adds	r3, #8
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	687a      	ldr	r2, [r7, #4]
 800d786:	429a      	cmp	r2, r3
 800d788:	d102      	bne.n	800d790 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800d78a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d78e:	e100      	b.n	800d992 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800d790:	7dfb      	ldrb	r3, [r7, #23]
 800d792:	2b01      	cmp	r3, #1
 800d794:	d140      	bne.n	800d818 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800d796:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d79a:	4980      	ldr	r1, [pc, #512]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d79c:	4613      	mov	r3, r2
 800d79e:	005b      	lsls	r3, r3, #1
 800d7a0:	4413      	add	r3, r2
 800d7a2:	00db      	lsls	r3, r3, #3
 800d7a4:	440b      	add	r3, r1
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d01a      	beq.n	800d7e2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800d7ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7b0:	497a      	ldr	r1, [pc, #488]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d7b2:	4613      	mov	r3, r2
 800d7b4:	005b      	lsls	r3, r3, #1
 800d7b6:	4413      	add	r3, r2
 800d7b8:	00db      	lsls	r3, r3, #3
 800d7ba:	440b      	add	r3, r1
 800d7bc:	3312      	adds	r3, #18
 800d7be:	881b      	ldrh	r3, [r3, #0]
 800d7c0:	8bba      	ldrh	r2, [r7, #28]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d845      	bhi.n	800d852 <etharp_find_entry+0x18a>
            old_queue = i;
 800d7c6:	8c3b      	ldrh	r3, [r7, #32]
 800d7c8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800d7ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7ce:	4973      	ldr	r1, [pc, #460]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d7d0:	4613      	mov	r3, r2
 800d7d2:	005b      	lsls	r3, r3, #1
 800d7d4:	4413      	add	r3, r2
 800d7d6:	00db      	lsls	r3, r3, #3
 800d7d8:	440b      	add	r3, r1
 800d7da:	3312      	adds	r3, #18
 800d7dc:	881b      	ldrh	r3, [r3, #0]
 800d7de:	83bb      	strh	r3, [r7, #28]
 800d7e0:	e037      	b.n	800d852 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800d7e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7e6:	496d      	ldr	r1, [pc, #436]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d7e8:	4613      	mov	r3, r2
 800d7ea:	005b      	lsls	r3, r3, #1
 800d7ec:	4413      	add	r3, r2
 800d7ee:	00db      	lsls	r3, r3, #3
 800d7f0:	440b      	add	r3, r1
 800d7f2:	3312      	adds	r3, #18
 800d7f4:	881b      	ldrh	r3, [r3, #0]
 800d7f6:	8b7a      	ldrh	r2, [r7, #26]
 800d7f8:	429a      	cmp	r2, r3
 800d7fa:	d82a      	bhi.n	800d852 <etharp_find_entry+0x18a>
            old_pending = i;
 800d7fc:	8c3b      	ldrh	r3, [r7, #32]
 800d7fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 800d800:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d804:	4965      	ldr	r1, [pc, #404]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d806:	4613      	mov	r3, r2
 800d808:	005b      	lsls	r3, r3, #1
 800d80a:	4413      	add	r3, r2
 800d80c:	00db      	lsls	r3, r3, #3
 800d80e:	440b      	add	r3, r1
 800d810:	3312      	adds	r3, #18
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	837b      	strh	r3, [r7, #26]
 800d816:	e01c      	b.n	800d852 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800d818:	7dfb      	ldrb	r3, [r7, #23]
 800d81a:	2b01      	cmp	r3, #1
 800d81c:	d919      	bls.n	800d852 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800d81e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d822:	495e      	ldr	r1, [pc, #376]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d824:	4613      	mov	r3, r2
 800d826:	005b      	lsls	r3, r3, #1
 800d828:	4413      	add	r3, r2
 800d82a:	00db      	lsls	r3, r3, #3
 800d82c:	440b      	add	r3, r1
 800d82e:	3312      	adds	r3, #18
 800d830:	881b      	ldrh	r3, [r3, #0]
 800d832:	8b3a      	ldrh	r2, [r7, #24]
 800d834:	429a      	cmp	r2, r3
 800d836:	d80c      	bhi.n	800d852 <etharp_find_entry+0x18a>
            old_stable = i;
 800d838:	8c3b      	ldrh	r3, [r7, #32]
 800d83a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 800d83c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d840:	4956      	ldr	r1, [pc, #344]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d842:	4613      	mov	r3, r2
 800d844:	005b      	lsls	r3, r3, #1
 800d846:	4413      	add	r3, r2
 800d848:	00db      	lsls	r3, r3, #3
 800d84a:	440b      	add	r3, r1
 800d84c:	3312      	adds	r3, #18
 800d84e:	881b      	ldrh	r3, [r3, #0]
 800d850:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d852:	8c3b      	ldrh	r3, [r7, #32]
 800d854:	3301      	adds	r3, #1
 800d856:	b29b      	uxth	r3, r3
 800d858:	843b      	strh	r3, [r7, #32]
 800d85a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d85e:	2b09      	cmp	r3, #9
 800d860:	f77f af4c 	ble.w	800d6fc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800d864:	7afb      	ldrb	r3, [r7, #11]
 800d866:	f003 0302 	and.w	r3, r3, #2
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d108      	bne.n	800d880 <etharp_find_entry+0x1b8>
 800d86e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d872:	2b0a      	cmp	r3, #10
 800d874:	d107      	bne.n	800d886 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800d876:	7afb      	ldrb	r3, [r7, #11]
 800d878:	f003 0301 	and.w	r3, r3, #1
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d102      	bne.n	800d886 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800d880:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d884:	e085      	b.n	800d992 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800d886:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d88a:	2b09      	cmp	r3, #9
 800d88c:	dc02      	bgt.n	800d894 <etharp_find_entry+0x1cc>
    i = empty;
 800d88e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d890:	843b      	strh	r3, [r7, #32]
 800d892:	e039      	b.n	800d908 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800d894:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800d898:	2b09      	cmp	r3, #9
 800d89a:	dc14      	bgt.n	800d8c6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800d89c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d89e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d8a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d8a4:	493d      	ldr	r1, [pc, #244]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d8a6:	4613      	mov	r3, r2
 800d8a8:	005b      	lsls	r3, r3, #1
 800d8aa:	4413      	add	r3, r2
 800d8ac:	00db      	lsls	r3, r3, #3
 800d8ae:	440b      	add	r3, r1
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d018      	beq.n	800d8e8 <etharp_find_entry+0x220>
 800d8b6:	4b3a      	ldr	r3, [pc, #232]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d8b8:	f240 126d 	movw	r2, #365	@ 0x16d
 800d8bc:	493b      	ldr	r1, [pc, #236]	@ (800d9ac <etharp_find_entry+0x2e4>)
 800d8be:	483a      	ldr	r0, [pc, #232]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d8c0:	f002 f9e4 	bl	800fc8c <iprintf>
 800d8c4:	e010      	b.n	800d8e8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800d8c6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800d8ca:	2b09      	cmp	r3, #9
 800d8cc:	dc02      	bgt.n	800d8d4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800d8ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8d0:	843b      	strh	r3, [r7, #32]
 800d8d2:	e009      	b.n	800d8e8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800d8d4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800d8d8:	2b09      	cmp	r3, #9
 800d8da:	dc02      	bgt.n	800d8e2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800d8dc:	8bfb      	ldrh	r3, [r7, #30]
 800d8de:	843b      	strh	r3, [r7, #32]
 800d8e0:	e002      	b.n	800d8e8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800d8e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d8e6:	e054      	b.n	800d992 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d8e8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d8ec:	2b09      	cmp	r3, #9
 800d8ee:	dd06      	ble.n	800d8fe <etharp_find_entry+0x236>
 800d8f0:	4b2b      	ldr	r3, [pc, #172]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d8f2:	f240 127f 	movw	r2, #383	@ 0x17f
 800d8f6:	492e      	ldr	r1, [pc, #184]	@ (800d9b0 <etharp_find_entry+0x2e8>)
 800d8f8:	482b      	ldr	r0, [pc, #172]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d8fa:	f002 f9c7 	bl	800fc8c <iprintf>
    etharp_free_entry(i);
 800d8fe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d902:	4618      	mov	r0, r3
 800d904:	f7ff fe06 	bl	800d514 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d908:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d90c:	2b09      	cmp	r3, #9
 800d90e:	dd06      	ble.n	800d91e <etharp_find_entry+0x256>
 800d910:	4b23      	ldr	r3, [pc, #140]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d912:	f240 1283 	movw	r2, #387	@ 0x183
 800d916:	4926      	ldr	r1, [pc, #152]	@ (800d9b0 <etharp_find_entry+0x2e8>)
 800d918:	4823      	ldr	r0, [pc, #140]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d91a:	f002 f9b7 	bl	800fc8c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800d91e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d922:	491e      	ldr	r1, [pc, #120]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d924:	4613      	mov	r3, r2
 800d926:	005b      	lsls	r3, r3, #1
 800d928:	4413      	add	r3, r2
 800d92a:	00db      	lsls	r3, r3, #3
 800d92c:	440b      	add	r3, r1
 800d92e:	3314      	adds	r3, #20
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d006      	beq.n	800d944 <etharp_find_entry+0x27c>
 800d936:	4b1a      	ldr	r3, [pc, #104]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d938:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800d93c:	491d      	ldr	r1, [pc, #116]	@ (800d9b4 <etharp_find_entry+0x2ec>)
 800d93e:	481a      	ldr	r0, [pc, #104]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d940:	f002 f9a4 	bl	800fc8c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d00b      	beq.n	800d962 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800d94a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	6819      	ldr	r1, [r3, #0]
 800d952:	4812      	ldr	r0, [pc, #72]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d954:	4613      	mov	r3, r2
 800d956:	005b      	lsls	r3, r3, #1
 800d958:	4413      	add	r3, r2
 800d95a:	00db      	lsls	r3, r3, #3
 800d95c:	4403      	add	r3, r0
 800d95e:	3304      	adds	r3, #4
 800d960:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800d962:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d966:	490d      	ldr	r1, [pc, #52]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d968:	4613      	mov	r3, r2
 800d96a:	005b      	lsls	r3, r3, #1
 800d96c:	4413      	add	r3, r2
 800d96e:	00db      	lsls	r3, r3, #3
 800d970:	440b      	add	r3, r1
 800d972:	3312      	adds	r3, #18
 800d974:	2200      	movs	r2, #0
 800d976:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800d978:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d97c:	4907      	ldr	r1, [pc, #28]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d97e:	4613      	mov	r3, r2
 800d980:	005b      	lsls	r3, r3, #1
 800d982:	4413      	add	r3, r2
 800d984:	00db      	lsls	r3, r3, #3
 800d986:	440b      	add	r3, r1
 800d988:	3308      	adds	r3, #8
 800d98a:	687a      	ldr	r2, [r7, #4]
 800d98c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800d98e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800d992:	4618      	mov	r0, r3
 800d994:	3728      	adds	r7, #40	@ 0x28
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}
 800d99a:	bf00      	nop
 800d99c:	2000913c 	.word	0x2000913c
 800d9a0:	08012144 	.word	0x08012144
 800d9a4:	0801217c 	.word	0x0801217c
 800d9a8:	080121bc 	.word	0x080121bc
 800d9ac:	080121e4 	.word	0x080121e4
 800d9b0:	080121fc 	.word	0x080121fc
 800d9b4:	08012210 	.word	0x08012210

0800d9b8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b088      	sub	sp, #32
 800d9bc:	af02      	add	r7, sp, #8
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	607a      	str	r2, [r7, #4]
 800d9c4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d9cc:	2b06      	cmp	r3, #6
 800d9ce:	d006      	beq.n	800d9de <etharp_update_arp_entry+0x26>
 800d9d0:	4b48      	ldr	r3, [pc, #288]	@ (800daf4 <etharp_update_arp_entry+0x13c>)
 800d9d2:	f240 12a9 	movw	r2, #425	@ 0x1a9
 800d9d6:	4948      	ldr	r1, [pc, #288]	@ (800daf8 <etharp_update_arp_entry+0x140>)
 800d9d8:	4848      	ldr	r0, [pc, #288]	@ (800dafc <etharp_update_arp_entry+0x144>)
 800d9da:	f002 f957 	bl	800fc8c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d012      	beq.n	800da0a <etharp_update_arp_entry+0x52>
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00e      	beq.n	800da0a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	68f9      	ldr	r1, [r7, #12]
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	f001 f8f4 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800d9f8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d105      	bne.n	800da0a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d9fe:	68bb      	ldr	r3, [r7, #8]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800da06:	2be0      	cmp	r3, #224	@ 0xe0
 800da08:	d102      	bne.n	800da10 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800da0a:	f06f 030f 	mvn.w	r3, #15
 800da0e:	e06c      	b.n	800daea <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800da10:	78fb      	ldrb	r3, [r7, #3]
 800da12:	68fa      	ldr	r2, [r7, #12]
 800da14:	4619      	mov	r1, r3
 800da16:	68b8      	ldr	r0, [r7, #8]
 800da18:	f7ff fe56 	bl	800d6c8 <etharp_find_entry>
 800da1c:	4603      	mov	r3, r0
 800da1e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800da20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800da24:	2b00      	cmp	r3, #0
 800da26:	da02      	bge.n	800da2e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800da28:	8afb      	ldrh	r3, [r7, #22]
 800da2a:	b25b      	sxtb	r3, r3
 800da2c:	e05d      	b.n	800daea <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800da2e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da32:	4933      	ldr	r1, [pc, #204]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da34:	4613      	mov	r3, r2
 800da36:	005b      	lsls	r3, r3, #1
 800da38:	4413      	add	r3, r2
 800da3a:	00db      	lsls	r3, r3, #3
 800da3c:	440b      	add	r3, r1
 800da3e:	3314      	adds	r3, #20
 800da40:	2202      	movs	r2, #2
 800da42:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800da44:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da48:	492d      	ldr	r1, [pc, #180]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da4a:	4613      	mov	r3, r2
 800da4c:	005b      	lsls	r3, r3, #1
 800da4e:	4413      	add	r3, r2
 800da50:	00db      	lsls	r3, r3, #3
 800da52:	440b      	add	r3, r1
 800da54:	3308      	adds	r3, #8
 800da56:	68fa      	ldr	r2, [r7, #12]
 800da58:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800da5a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da5e:	4613      	mov	r3, r2
 800da60:	005b      	lsls	r3, r3, #1
 800da62:	4413      	add	r3, r2
 800da64:	00db      	lsls	r3, r3, #3
 800da66:	3308      	adds	r3, #8
 800da68:	4a25      	ldr	r2, [pc, #148]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da6a:	4413      	add	r3, r2
 800da6c:	3304      	adds	r3, #4
 800da6e:	2206      	movs	r2, #6
 800da70:	6879      	ldr	r1, [r7, #4]
 800da72:	4618      	mov	r0, r3
 800da74:	f002 fa35 	bl	800fee2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800da78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da7c:	4920      	ldr	r1, [pc, #128]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da7e:	4613      	mov	r3, r2
 800da80:	005b      	lsls	r3, r3, #1
 800da82:	4413      	add	r3, r2
 800da84:	00db      	lsls	r3, r3, #3
 800da86:	440b      	add	r3, r1
 800da88:	3312      	adds	r3, #18
 800da8a:	2200      	movs	r2, #0
 800da8c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800da8e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da92:	491b      	ldr	r1, [pc, #108]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da94:	4613      	mov	r3, r2
 800da96:	005b      	lsls	r3, r3, #1
 800da98:	4413      	add	r3, r2
 800da9a:	00db      	lsls	r3, r3, #3
 800da9c:	440b      	add	r3, r1
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d021      	beq.n	800dae8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800daa4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800daa8:	4915      	ldr	r1, [pc, #84]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800daaa:	4613      	mov	r3, r2
 800daac:	005b      	lsls	r3, r3, #1
 800daae:	4413      	add	r3, r2
 800dab0:	00db      	lsls	r3, r3, #3
 800dab2:	440b      	add	r3, r1
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800dab8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800dabc:	4910      	ldr	r1, [pc, #64]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800dabe:	4613      	mov	r3, r2
 800dac0:	005b      	lsls	r3, r3, #1
 800dac2:	4413      	add	r3, r2
 800dac4:	00db      	lsls	r3, r3, #3
 800dac6:	440b      	add	r3, r1
 800dac8:	2200      	movs	r2, #0
 800daca:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800dad2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dad6:	9300      	str	r3, [sp, #0]
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	6939      	ldr	r1, [r7, #16]
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f001 ff8d 	bl	800f9fc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800dae2:	6938      	ldr	r0, [r7, #16]
 800dae4:	f7fe fa88 	bl	800bff8 <pbuf_free>
  }
  return ERR_OK;
 800dae8:	2300      	movs	r3, #0
}
 800daea:	4618      	mov	r0, r3
 800daec:	3718      	adds	r7, #24
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}
 800daf2:	bf00      	nop
 800daf4:	08012144 	.word	0x08012144
 800daf8:	0801223c 	.word	0x0801223c
 800dafc:	080121bc 	.word	0x080121bc
 800db00:	2000913c 	.word	0x2000913c

0800db04 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b084      	sub	sp, #16
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800db0c:	2300      	movs	r3, #0
 800db0e:	60fb      	str	r3, [r7, #12]
 800db10:	e01e      	b.n	800db50 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800db12:	4913      	ldr	r1, [pc, #76]	@ (800db60 <etharp_cleanup_netif+0x5c>)
 800db14:	68fa      	ldr	r2, [r7, #12]
 800db16:	4613      	mov	r3, r2
 800db18:	005b      	lsls	r3, r3, #1
 800db1a:	4413      	add	r3, r2
 800db1c:	00db      	lsls	r3, r3, #3
 800db1e:	440b      	add	r3, r1
 800db20:	3314      	adds	r3, #20
 800db22:	781b      	ldrb	r3, [r3, #0]
 800db24:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800db26:	7afb      	ldrb	r3, [r7, #11]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d00e      	beq.n	800db4a <etharp_cleanup_netif+0x46>
 800db2c:	490c      	ldr	r1, [pc, #48]	@ (800db60 <etharp_cleanup_netif+0x5c>)
 800db2e:	68fa      	ldr	r2, [r7, #12]
 800db30:	4613      	mov	r3, r2
 800db32:	005b      	lsls	r3, r3, #1
 800db34:	4413      	add	r3, r2
 800db36:	00db      	lsls	r3, r3, #3
 800db38:	440b      	add	r3, r1
 800db3a:	3308      	adds	r3, #8
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	687a      	ldr	r2, [r7, #4]
 800db40:	429a      	cmp	r2, r3
 800db42:	d102      	bne.n	800db4a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	f7ff fce5 	bl	800d514 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	3301      	adds	r3, #1
 800db4e:	60fb      	str	r3, [r7, #12]
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	2b09      	cmp	r3, #9
 800db54:	dddd      	ble.n	800db12 <etharp_cleanup_netif+0xe>
    }
  }
}
 800db56:	bf00      	nop
 800db58:	bf00      	nop
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}
 800db60:	2000913c 	.word	0x2000913c

0800db64 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800db64:	b5b0      	push	{r4, r5, r7, lr}
 800db66:	b08a      	sub	sp, #40	@ 0x28
 800db68:	af04      	add	r7, sp, #16
 800db6a:	6078      	str	r0, [r7, #4]
 800db6c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d107      	bne.n	800db84 <etharp_input+0x20>
 800db74:	4b3d      	ldr	r3, [pc, #244]	@ (800dc6c <etharp_input+0x108>)
 800db76:	f240 228a 	movw	r2, #650	@ 0x28a
 800db7a:	493d      	ldr	r1, [pc, #244]	@ (800dc70 <etharp_input+0x10c>)
 800db7c:	483d      	ldr	r0, [pc, #244]	@ (800dc74 <etharp_input+0x110>)
 800db7e:	f002 f885 	bl	800fc8c <iprintf>
 800db82:	e06f      	b.n	800dc64 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	881b      	ldrh	r3, [r3, #0]
 800db8e:	b29b      	uxth	r3, r3
 800db90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db94:	d10c      	bne.n	800dbb0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800db96:	693b      	ldr	r3, [r7, #16]
 800db98:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800db9a:	2b06      	cmp	r3, #6
 800db9c:	d108      	bne.n	800dbb0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800db9e:	693b      	ldr	r3, [r7, #16]
 800dba0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800dba2:	2b04      	cmp	r3, #4
 800dba4:	d104      	bne.n	800dbb0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	885b      	ldrh	r3, [r3, #2]
 800dbaa:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800dbac:	2b08      	cmp	r3, #8
 800dbae:	d003      	beq.n	800dbb8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f7fe fa21 	bl	800bff8 <pbuf_free>
    return;
 800dbb6:	e055      	b.n	800dc64 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	330e      	adds	r3, #14
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	3318      	adds	r3, #24
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	3304      	adds	r3, #4
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d102      	bne.n	800dbd8 <etharp_input+0x74>
    for_us = 0;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	75fb      	strb	r3, [r7, #23]
 800dbd6:	e009      	b.n	800dbec <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800dbd8:	68ba      	ldr	r2, [r7, #8]
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	3304      	adds	r3, #4
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	bf0c      	ite	eq
 800dbe4:	2301      	moveq	r3, #1
 800dbe6:	2300      	movne	r3, #0
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f103 0208 	add.w	r2, r3, #8
 800dbf2:	7dfb      	ldrb	r3, [r7, #23]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d001      	beq.n	800dbfc <etharp_input+0x98>
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	e000      	b.n	800dbfe <etharp_input+0x9a>
 800dbfc:	2302      	movs	r3, #2
 800dbfe:	f107 010c 	add.w	r1, r7, #12
 800dc02:	6838      	ldr	r0, [r7, #0]
 800dc04:	f7ff fed8 	bl	800d9b8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	88db      	ldrh	r3, [r3, #6]
 800dc0c:	b29b      	uxth	r3, r3
 800dc0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc12:	d003      	beq.n	800dc1c <etharp_input+0xb8>
 800dc14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc18:	d01e      	beq.n	800dc58 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800dc1a:	e020      	b.n	800dc5e <etharp_input+0xfa>
      if (for_us) {
 800dc1c:	7dfb      	ldrb	r3, [r7, #23]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d01c      	beq.n	800dc5c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800dc38:	693a      	ldr	r2, [r7, #16]
 800dc3a:	3208      	adds	r2, #8
        etharp_raw(netif,
 800dc3c:	2102      	movs	r1, #2
 800dc3e:	9103      	str	r1, [sp, #12]
 800dc40:	f107 010c 	add.w	r1, r7, #12
 800dc44:	9102      	str	r1, [sp, #8]
 800dc46:	9201      	str	r2, [sp, #4]
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	462b      	mov	r3, r5
 800dc4c:	4622      	mov	r2, r4
 800dc4e:	4601      	mov	r1, r0
 800dc50:	6838      	ldr	r0, [r7, #0]
 800dc52:	f000 faeb 	bl	800e22c <etharp_raw>
      break;
 800dc56:	e001      	b.n	800dc5c <etharp_input+0xf8>
      break;
 800dc58:	bf00      	nop
 800dc5a:	e000      	b.n	800dc5e <etharp_input+0xfa>
      break;
 800dc5c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f7fe f9ca 	bl	800bff8 <pbuf_free>
}
 800dc64:	3718      	adds	r7, #24
 800dc66:	46bd      	mov	sp, r7
 800dc68:	bdb0      	pop	{r4, r5, r7, pc}
 800dc6a:	bf00      	nop
 800dc6c:	08012144 	.word	0x08012144
 800dc70:	08012294 	.word	0x08012294
 800dc74:	080121bc 	.word	0x080121bc

0800dc78 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b086      	sub	sp, #24
 800dc7c:	af02      	add	r7, sp, #8
 800dc7e:	60f8      	str	r0, [r7, #12]
 800dc80:	60b9      	str	r1, [r7, #8]
 800dc82:	4613      	mov	r3, r2
 800dc84:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800dc86:	79fa      	ldrb	r2, [r7, #7]
 800dc88:	4944      	ldr	r1, [pc, #272]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dc8a:	4613      	mov	r3, r2
 800dc8c:	005b      	lsls	r3, r3, #1
 800dc8e:	4413      	add	r3, r2
 800dc90:	00db      	lsls	r3, r3, #3
 800dc92:	440b      	add	r3, r1
 800dc94:	3314      	adds	r3, #20
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	2b01      	cmp	r3, #1
 800dc9a:	d806      	bhi.n	800dcaa <etharp_output_to_arp_index+0x32>
 800dc9c:	4b40      	ldr	r3, [pc, #256]	@ (800dda0 <etharp_output_to_arp_index+0x128>)
 800dc9e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800dca2:	4940      	ldr	r1, [pc, #256]	@ (800dda4 <etharp_output_to_arp_index+0x12c>)
 800dca4:	4840      	ldr	r0, [pc, #256]	@ (800dda8 <etharp_output_to_arp_index+0x130>)
 800dca6:	f001 fff1 	bl	800fc8c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800dcaa:	79fa      	ldrb	r2, [r7, #7]
 800dcac:	493b      	ldr	r1, [pc, #236]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dcae:	4613      	mov	r3, r2
 800dcb0:	005b      	lsls	r3, r3, #1
 800dcb2:	4413      	add	r3, r2
 800dcb4:	00db      	lsls	r3, r3, #3
 800dcb6:	440b      	add	r3, r1
 800dcb8:	3314      	adds	r3, #20
 800dcba:	781b      	ldrb	r3, [r3, #0]
 800dcbc:	2b02      	cmp	r3, #2
 800dcbe:	d153      	bne.n	800dd68 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800dcc0:	79fa      	ldrb	r2, [r7, #7]
 800dcc2:	4936      	ldr	r1, [pc, #216]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dcc4:	4613      	mov	r3, r2
 800dcc6:	005b      	lsls	r3, r3, #1
 800dcc8:	4413      	add	r3, r2
 800dcca:	00db      	lsls	r3, r3, #3
 800dccc:	440b      	add	r3, r1
 800dcce:	3312      	adds	r3, #18
 800dcd0:	881b      	ldrh	r3, [r3, #0]
 800dcd2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800dcd6:	d919      	bls.n	800dd0c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800dcd8:	79fa      	ldrb	r2, [r7, #7]
 800dcda:	4613      	mov	r3, r2
 800dcdc:	005b      	lsls	r3, r3, #1
 800dcde:	4413      	add	r3, r2
 800dce0:	00db      	lsls	r3, r3, #3
 800dce2:	4a2e      	ldr	r2, [pc, #184]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dce4:	4413      	add	r3, r2
 800dce6:	3304      	adds	r3, #4
 800dce8:	4619      	mov	r1, r3
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f000 fb4c 	bl	800e388 <etharp_request>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d138      	bne.n	800dd68 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dcf6:	79fa      	ldrb	r2, [r7, #7]
 800dcf8:	4928      	ldr	r1, [pc, #160]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dcfa:	4613      	mov	r3, r2
 800dcfc:	005b      	lsls	r3, r3, #1
 800dcfe:	4413      	add	r3, r2
 800dd00:	00db      	lsls	r3, r3, #3
 800dd02:	440b      	add	r3, r1
 800dd04:	3314      	adds	r3, #20
 800dd06:	2203      	movs	r2, #3
 800dd08:	701a      	strb	r2, [r3, #0]
 800dd0a:	e02d      	b.n	800dd68 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800dd0c:	79fa      	ldrb	r2, [r7, #7]
 800dd0e:	4923      	ldr	r1, [pc, #140]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd10:	4613      	mov	r3, r2
 800dd12:	005b      	lsls	r3, r3, #1
 800dd14:	4413      	add	r3, r2
 800dd16:	00db      	lsls	r3, r3, #3
 800dd18:	440b      	add	r3, r1
 800dd1a:	3312      	adds	r3, #18
 800dd1c:	881b      	ldrh	r3, [r3, #0]
 800dd1e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800dd22:	d321      	bcc.n	800dd68 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800dd24:	79fa      	ldrb	r2, [r7, #7]
 800dd26:	4613      	mov	r3, r2
 800dd28:	005b      	lsls	r3, r3, #1
 800dd2a:	4413      	add	r3, r2
 800dd2c:	00db      	lsls	r3, r3, #3
 800dd2e:	4a1b      	ldr	r2, [pc, #108]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd30:	4413      	add	r3, r2
 800dd32:	1d19      	adds	r1, r3, #4
 800dd34:	79fa      	ldrb	r2, [r7, #7]
 800dd36:	4613      	mov	r3, r2
 800dd38:	005b      	lsls	r3, r3, #1
 800dd3a:	4413      	add	r3, r2
 800dd3c:	00db      	lsls	r3, r3, #3
 800dd3e:	3308      	adds	r3, #8
 800dd40:	4a16      	ldr	r2, [pc, #88]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd42:	4413      	add	r3, r2
 800dd44:	3304      	adds	r3, #4
 800dd46:	461a      	mov	r2, r3
 800dd48:	68f8      	ldr	r0, [r7, #12]
 800dd4a:	f000 fafb 	bl	800e344 <etharp_request_dst>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d109      	bne.n	800dd68 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dd54:	79fa      	ldrb	r2, [r7, #7]
 800dd56:	4911      	ldr	r1, [pc, #68]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd58:	4613      	mov	r3, r2
 800dd5a:	005b      	lsls	r3, r3, #1
 800dd5c:	4413      	add	r3, r2
 800dd5e:	00db      	lsls	r3, r3, #3
 800dd60:	440b      	add	r3, r1
 800dd62:	3314      	adds	r3, #20
 800dd64:	2203      	movs	r2, #3
 800dd66:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 800dd6e:	79fa      	ldrb	r2, [r7, #7]
 800dd70:	4613      	mov	r3, r2
 800dd72:	005b      	lsls	r3, r3, #1
 800dd74:	4413      	add	r3, r2
 800dd76:	00db      	lsls	r3, r3, #3
 800dd78:	3308      	adds	r3, #8
 800dd7a:	4a08      	ldr	r2, [pc, #32]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd7c:	4413      	add	r3, r2
 800dd7e:	3304      	adds	r3, #4
 800dd80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dd84:	9200      	str	r2, [sp, #0]
 800dd86:	460a      	mov	r2, r1
 800dd88:	68b9      	ldr	r1, [r7, #8]
 800dd8a:	68f8      	ldr	r0, [r7, #12]
 800dd8c:	f001 fe36 	bl	800f9fc <ethernet_output>
 800dd90:	4603      	mov	r3, r0
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3710      	adds	r7, #16
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	2000913c 	.word	0x2000913c
 800dda0:	08012144 	.word	0x08012144
 800dda4:	080122b4 	.word	0x080122b4
 800dda8:	080121bc 	.word	0x080121bc

0800ddac <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b08a      	sub	sp, #40	@ 0x28
 800ddb0:	af02      	add	r7, sp, #8
 800ddb2:	60f8      	str	r0, [r7, #12]
 800ddb4:	60b9      	str	r1, [r7, #8]
 800ddb6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d106      	bne.n	800ddd0 <etharp_output+0x24>
 800ddc2:	4b73      	ldr	r3, [pc, #460]	@ (800df90 <etharp_output+0x1e4>)
 800ddc4:	f240 321e 	movw	r2, #798	@ 0x31e
 800ddc8:	4972      	ldr	r1, [pc, #456]	@ (800df94 <etharp_output+0x1e8>)
 800ddca:	4873      	ldr	r0, [pc, #460]	@ (800df98 <etharp_output+0x1ec>)
 800ddcc:	f001 ff5e 	bl	800fc8c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d106      	bne.n	800dde4 <etharp_output+0x38>
 800ddd6:	4b6e      	ldr	r3, [pc, #440]	@ (800df90 <etharp_output+0x1e4>)
 800ddd8:	f240 321f 	movw	r2, #799	@ 0x31f
 800dddc:	496f      	ldr	r1, [pc, #444]	@ (800df9c <etharp_output+0x1f0>)
 800ddde:	486e      	ldr	r0, [pc, #440]	@ (800df98 <etharp_output+0x1ec>)
 800dde0:	f001 ff54 	bl	800fc8c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d106      	bne.n	800ddf8 <etharp_output+0x4c>
 800ddea:	4b69      	ldr	r3, [pc, #420]	@ (800df90 <etharp_output+0x1e4>)
 800ddec:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800ddf0:	496b      	ldr	r1, [pc, #428]	@ (800dfa0 <etharp_output+0x1f4>)
 800ddf2:	4869      	ldr	r0, [pc, #420]	@ (800df98 <etharp_output+0x1ec>)
 800ddf4:	f001 ff4a 	bl	800fc8c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	68f9      	ldr	r1, [r7, #12]
 800ddfe:	4618      	mov	r0, r3
 800de00:	f000 feee 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800de04:	4603      	mov	r3, r0
 800de06:	2b00      	cmp	r3, #0
 800de08:	d002      	beq.n	800de10 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800de0a:	4b66      	ldr	r3, [pc, #408]	@ (800dfa4 <etharp_output+0x1f8>)
 800de0c:	61fb      	str	r3, [r7, #28]
 800de0e:	e0af      	b.n	800df70 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de18:	2be0      	cmp	r3, #224	@ 0xe0
 800de1a:	d118      	bne.n	800de4e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800de1c:	2301      	movs	r3, #1
 800de1e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800de20:	2300      	movs	r3, #0
 800de22:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800de24:	235e      	movs	r3, #94	@ 0x5e
 800de26:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	3301      	adds	r3, #1
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de32:	b2db      	uxtb	r3, r3
 800de34:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	3302      	adds	r3, #2
 800de3a:	781b      	ldrb	r3, [r3, #0]
 800de3c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	3303      	adds	r3, #3
 800de42:	781b      	ldrb	r3, [r3, #0]
 800de44:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800de46:	f107 0310 	add.w	r3, r7, #16
 800de4a:	61fb      	str	r3, [r7, #28]
 800de4c:	e090      	b.n	800df70 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681a      	ldr	r2, [r3, #0]
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	3304      	adds	r3, #4
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	405a      	eors	r2, r3
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	3308      	adds	r3, #8
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	4013      	ands	r3, r2
 800de62:	2b00      	cmp	r3, #0
 800de64:	d012      	beq.n	800de8c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800de6c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800de70:	4293      	cmp	r3, r2
 800de72:	d00b      	beq.n	800de8c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	330c      	adds	r3, #12
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d003      	beq.n	800de86 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	330c      	adds	r3, #12
 800de82:	61bb      	str	r3, [r7, #24]
 800de84:	e002      	b.n	800de8c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800de86:	f06f 0303 	mvn.w	r3, #3
 800de8a:	e07d      	b.n	800df88 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800de8c:	4b46      	ldr	r3, [pc, #280]	@ (800dfa8 <etharp_output+0x1fc>)
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	4619      	mov	r1, r3
 800de92:	4a46      	ldr	r2, [pc, #280]	@ (800dfac <etharp_output+0x200>)
 800de94:	460b      	mov	r3, r1
 800de96:	005b      	lsls	r3, r3, #1
 800de98:	440b      	add	r3, r1
 800de9a:	00db      	lsls	r3, r3, #3
 800de9c:	4413      	add	r3, r2
 800de9e:	3314      	adds	r3, #20
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d925      	bls.n	800def2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800dea6:	4b40      	ldr	r3, [pc, #256]	@ (800dfa8 <etharp_output+0x1fc>)
 800dea8:	781b      	ldrb	r3, [r3, #0]
 800deaa:	4619      	mov	r1, r3
 800deac:	4a3f      	ldr	r2, [pc, #252]	@ (800dfac <etharp_output+0x200>)
 800deae:	460b      	mov	r3, r1
 800deb0:	005b      	lsls	r3, r3, #1
 800deb2:	440b      	add	r3, r1
 800deb4:	00db      	lsls	r3, r3, #3
 800deb6:	4413      	add	r3, r2
 800deb8:	3308      	adds	r3, #8
 800deba:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800debc:	68fa      	ldr	r2, [r7, #12]
 800debe:	429a      	cmp	r2, r3
 800dec0:	d117      	bne.n	800def2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	681a      	ldr	r2, [r3, #0]
 800dec6:	4b38      	ldr	r3, [pc, #224]	@ (800dfa8 <etharp_output+0x1fc>)
 800dec8:	781b      	ldrb	r3, [r3, #0]
 800deca:	4618      	mov	r0, r3
 800decc:	4937      	ldr	r1, [pc, #220]	@ (800dfac <etharp_output+0x200>)
 800dece:	4603      	mov	r3, r0
 800ded0:	005b      	lsls	r3, r3, #1
 800ded2:	4403      	add	r3, r0
 800ded4:	00db      	lsls	r3, r3, #3
 800ded6:	440b      	add	r3, r1
 800ded8:	3304      	adds	r3, #4
 800deda:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800dedc:	429a      	cmp	r2, r3
 800dede:	d108      	bne.n	800def2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800dee0:	4b31      	ldr	r3, [pc, #196]	@ (800dfa8 <etharp_output+0x1fc>)
 800dee2:	781b      	ldrb	r3, [r3, #0]
 800dee4:	461a      	mov	r2, r3
 800dee6:	68b9      	ldr	r1, [r7, #8]
 800dee8:	68f8      	ldr	r0, [r7, #12]
 800deea:	f7ff fec5 	bl	800dc78 <etharp_output_to_arp_index>
 800deee:	4603      	mov	r3, r0
 800def0:	e04a      	b.n	800df88 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800def2:	2300      	movs	r3, #0
 800def4:	75fb      	strb	r3, [r7, #23]
 800def6:	e031      	b.n	800df5c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800def8:	7dfa      	ldrb	r2, [r7, #23]
 800defa:	492c      	ldr	r1, [pc, #176]	@ (800dfac <etharp_output+0x200>)
 800defc:	4613      	mov	r3, r2
 800defe:	005b      	lsls	r3, r3, #1
 800df00:	4413      	add	r3, r2
 800df02:	00db      	lsls	r3, r3, #3
 800df04:	440b      	add	r3, r1
 800df06:	3314      	adds	r3, #20
 800df08:	781b      	ldrb	r3, [r3, #0]
 800df0a:	2b01      	cmp	r3, #1
 800df0c:	d923      	bls.n	800df56 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800df0e:	7dfa      	ldrb	r2, [r7, #23]
 800df10:	4926      	ldr	r1, [pc, #152]	@ (800dfac <etharp_output+0x200>)
 800df12:	4613      	mov	r3, r2
 800df14:	005b      	lsls	r3, r3, #1
 800df16:	4413      	add	r3, r2
 800df18:	00db      	lsls	r3, r3, #3
 800df1a:	440b      	add	r3, r1
 800df1c:	3308      	adds	r3, #8
 800df1e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800df20:	68fa      	ldr	r2, [r7, #12]
 800df22:	429a      	cmp	r2, r3
 800df24:	d117      	bne.n	800df56 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800df26:	69bb      	ldr	r3, [r7, #24]
 800df28:	6819      	ldr	r1, [r3, #0]
 800df2a:	7dfa      	ldrb	r2, [r7, #23]
 800df2c:	481f      	ldr	r0, [pc, #124]	@ (800dfac <etharp_output+0x200>)
 800df2e:	4613      	mov	r3, r2
 800df30:	005b      	lsls	r3, r3, #1
 800df32:	4413      	add	r3, r2
 800df34:	00db      	lsls	r3, r3, #3
 800df36:	4403      	add	r3, r0
 800df38:	3304      	adds	r3, #4
 800df3a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800df3c:	4299      	cmp	r1, r3
 800df3e:	d10a      	bne.n	800df56 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800df40:	4a19      	ldr	r2, [pc, #100]	@ (800dfa8 <etharp_output+0x1fc>)
 800df42:	7dfb      	ldrb	r3, [r7, #23]
 800df44:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800df46:	7dfb      	ldrb	r3, [r7, #23]
 800df48:	461a      	mov	r2, r3
 800df4a:	68b9      	ldr	r1, [r7, #8]
 800df4c:	68f8      	ldr	r0, [r7, #12]
 800df4e:	f7ff fe93 	bl	800dc78 <etharp_output_to_arp_index>
 800df52:	4603      	mov	r3, r0
 800df54:	e018      	b.n	800df88 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800df56:	7dfb      	ldrb	r3, [r7, #23]
 800df58:	3301      	adds	r3, #1
 800df5a:	75fb      	strb	r3, [r7, #23]
 800df5c:	7dfb      	ldrb	r3, [r7, #23]
 800df5e:	2b09      	cmp	r3, #9
 800df60:	d9ca      	bls.n	800def8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800df62:	68ba      	ldr	r2, [r7, #8]
 800df64:	69b9      	ldr	r1, [r7, #24]
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	f000 f822 	bl	800dfb0 <etharp_query>
 800df6c:	4603      	mov	r3, r0
 800df6e:	e00b      	b.n	800df88 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800df76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800df7a:	9300      	str	r3, [sp, #0]
 800df7c:	69fb      	ldr	r3, [r7, #28]
 800df7e:	68b9      	ldr	r1, [r7, #8]
 800df80:	68f8      	ldr	r0, [r7, #12]
 800df82:	f001 fd3b 	bl	800f9fc <ethernet_output>
 800df86:	4603      	mov	r3, r0
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3720      	adds	r7, #32
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	08012144 	.word	0x08012144
 800df94:	08012294 	.word	0x08012294
 800df98:	080121bc 	.word	0x080121bc
 800df9c:	080122e4 	.word	0x080122e4
 800dfa0:	08012284 	.word	0x08012284
 800dfa4:	080128a4 	.word	0x080128a4
 800dfa8:	2000922c 	.word	0x2000922c
 800dfac:	2000913c 	.word	0x2000913c

0800dfb0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b08c      	sub	sp, #48	@ 0x30
 800dfb4:	af02      	add	r7, sp, #8
 800dfb6:	60f8      	str	r0, [r7, #12]
 800dfb8:	60b9      	str	r1, [r7, #8]
 800dfba:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	3326      	adds	r3, #38	@ 0x26
 800dfc0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800dfc2:	23ff      	movs	r3, #255	@ 0xff
 800dfc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	68f9      	ldr	r1, [r7, #12]
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f000 fe04 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d10c      	bne.n	800dff8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800dfe6:	2be0      	cmp	r3, #224	@ 0xe0
 800dfe8:	d006      	beq.n	800dff8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d003      	beq.n	800dff8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800dff0:	68bb      	ldr	r3, [r7, #8]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d102      	bne.n	800dffe <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800dff8:	f06f 030f 	mvn.w	r3, #15
 800dffc:	e101      	b.n	800e202 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800dffe:	68fa      	ldr	r2, [r7, #12]
 800e000:	2101      	movs	r1, #1
 800e002:	68b8      	ldr	r0, [r7, #8]
 800e004:	f7ff fb60 	bl	800d6c8 <etharp_find_entry>
 800e008:	4603      	mov	r3, r0
 800e00a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800e00c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e010:	2b00      	cmp	r3, #0
 800e012:	da02      	bge.n	800e01a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800e014:	8a7b      	ldrh	r3, [r7, #18]
 800e016:	b25b      	sxtb	r3, r3
 800e018:	e0f3      	b.n	800e202 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800e01a:	8a7b      	ldrh	r3, [r7, #18]
 800e01c:	2b7e      	cmp	r3, #126	@ 0x7e
 800e01e:	d906      	bls.n	800e02e <etharp_query+0x7e>
 800e020:	4b7a      	ldr	r3, [pc, #488]	@ (800e20c <etharp_query+0x25c>)
 800e022:	f240 32c1 	movw	r2, #961	@ 0x3c1
 800e026:	497a      	ldr	r1, [pc, #488]	@ (800e210 <etharp_query+0x260>)
 800e028:	487a      	ldr	r0, [pc, #488]	@ (800e214 <etharp_query+0x264>)
 800e02a:	f001 fe2f 	bl	800fc8c <iprintf>
  i = (netif_addr_idx_t)i_err;
 800e02e:	8a7b      	ldrh	r3, [r7, #18]
 800e030:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800e032:	7c7a      	ldrb	r2, [r7, #17]
 800e034:	4978      	ldr	r1, [pc, #480]	@ (800e218 <etharp_query+0x268>)
 800e036:	4613      	mov	r3, r2
 800e038:	005b      	lsls	r3, r3, #1
 800e03a:	4413      	add	r3, r2
 800e03c:	00db      	lsls	r3, r3, #3
 800e03e:	440b      	add	r3, r1
 800e040:	3314      	adds	r3, #20
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d115      	bne.n	800e074 <etharp_query+0xc4>
    is_new_entry = 1;
 800e048:	2301      	movs	r3, #1
 800e04a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800e04c:	7c7a      	ldrb	r2, [r7, #17]
 800e04e:	4972      	ldr	r1, [pc, #456]	@ (800e218 <etharp_query+0x268>)
 800e050:	4613      	mov	r3, r2
 800e052:	005b      	lsls	r3, r3, #1
 800e054:	4413      	add	r3, r2
 800e056:	00db      	lsls	r3, r3, #3
 800e058:	440b      	add	r3, r1
 800e05a:	3314      	adds	r3, #20
 800e05c:	2201      	movs	r2, #1
 800e05e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800e060:	7c7a      	ldrb	r2, [r7, #17]
 800e062:	496d      	ldr	r1, [pc, #436]	@ (800e218 <etharp_query+0x268>)
 800e064:	4613      	mov	r3, r2
 800e066:	005b      	lsls	r3, r3, #1
 800e068:	4413      	add	r3, r2
 800e06a:	00db      	lsls	r3, r3, #3
 800e06c:	440b      	add	r3, r1
 800e06e:	3308      	adds	r3, #8
 800e070:	68fa      	ldr	r2, [r7, #12]
 800e072:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800e074:	7c7a      	ldrb	r2, [r7, #17]
 800e076:	4968      	ldr	r1, [pc, #416]	@ (800e218 <etharp_query+0x268>)
 800e078:	4613      	mov	r3, r2
 800e07a:	005b      	lsls	r3, r3, #1
 800e07c:	4413      	add	r3, r2
 800e07e:	00db      	lsls	r3, r3, #3
 800e080:	440b      	add	r3, r1
 800e082:	3314      	adds	r3, #20
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	2b01      	cmp	r3, #1
 800e088:	d011      	beq.n	800e0ae <etharp_query+0xfe>
 800e08a:	7c7a      	ldrb	r2, [r7, #17]
 800e08c:	4962      	ldr	r1, [pc, #392]	@ (800e218 <etharp_query+0x268>)
 800e08e:	4613      	mov	r3, r2
 800e090:	005b      	lsls	r3, r3, #1
 800e092:	4413      	add	r3, r2
 800e094:	00db      	lsls	r3, r3, #3
 800e096:	440b      	add	r3, r1
 800e098:	3314      	adds	r3, #20
 800e09a:	781b      	ldrb	r3, [r3, #0]
 800e09c:	2b01      	cmp	r3, #1
 800e09e:	d806      	bhi.n	800e0ae <etharp_query+0xfe>
 800e0a0:	4b5a      	ldr	r3, [pc, #360]	@ (800e20c <etharp_query+0x25c>)
 800e0a2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 800e0a6:	495d      	ldr	r1, [pc, #372]	@ (800e21c <etharp_query+0x26c>)
 800e0a8:	485a      	ldr	r0, [pc, #360]	@ (800e214 <etharp_query+0x264>)
 800e0aa:	f001 fdef 	bl	800fc8c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800e0ae:	6a3b      	ldr	r3, [r7, #32]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d102      	bne.n	800e0ba <etharp_query+0x10a>
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d10c      	bne.n	800e0d4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800e0ba:	68b9      	ldr	r1, [r7, #8]
 800e0bc:	68f8      	ldr	r0, [r7, #12]
 800e0be:	f000 f963 	bl	800e388 <etharp_request>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d102      	bne.n	800e0d4 <etharp_query+0x124>
      return result;
 800e0ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e0d2:	e096      	b.n	800e202 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d106      	bne.n	800e0e8 <etharp_query+0x138>
 800e0da:	4b4c      	ldr	r3, [pc, #304]	@ (800e20c <etharp_query+0x25c>)
 800e0dc:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800e0e0:	494f      	ldr	r1, [pc, #316]	@ (800e220 <etharp_query+0x270>)
 800e0e2:	484c      	ldr	r0, [pc, #304]	@ (800e214 <etharp_query+0x264>)
 800e0e4:	f001 fdd2 	bl	800fc8c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800e0e8:	7c7a      	ldrb	r2, [r7, #17]
 800e0ea:	494b      	ldr	r1, [pc, #300]	@ (800e218 <etharp_query+0x268>)
 800e0ec:	4613      	mov	r3, r2
 800e0ee:	005b      	lsls	r3, r3, #1
 800e0f0:	4413      	add	r3, r2
 800e0f2:	00db      	lsls	r3, r3, #3
 800e0f4:	440b      	add	r3, r1
 800e0f6:	3314      	adds	r3, #20
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	2b01      	cmp	r3, #1
 800e0fc:	d917      	bls.n	800e12e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800e0fe:	4a49      	ldr	r2, [pc, #292]	@ (800e224 <etharp_query+0x274>)
 800e100:	7c7b      	ldrb	r3, [r7, #17]
 800e102:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800e104:	7c7a      	ldrb	r2, [r7, #17]
 800e106:	4613      	mov	r3, r2
 800e108:	005b      	lsls	r3, r3, #1
 800e10a:	4413      	add	r3, r2
 800e10c:	00db      	lsls	r3, r3, #3
 800e10e:	3308      	adds	r3, #8
 800e110:	4a41      	ldr	r2, [pc, #260]	@ (800e218 <etharp_query+0x268>)
 800e112:	4413      	add	r3, r2
 800e114:	3304      	adds	r3, #4
 800e116:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e11a:	9200      	str	r2, [sp, #0]
 800e11c:	697a      	ldr	r2, [r7, #20]
 800e11e:	6879      	ldr	r1, [r7, #4]
 800e120:	68f8      	ldr	r0, [r7, #12]
 800e122:	f001 fc6b 	bl	800f9fc <ethernet_output>
 800e126:	4603      	mov	r3, r0
 800e128:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e12c:	e067      	b.n	800e1fe <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e12e:	7c7a      	ldrb	r2, [r7, #17]
 800e130:	4939      	ldr	r1, [pc, #228]	@ (800e218 <etharp_query+0x268>)
 800e132:	4613      	mov	r3, r2
 800e134:	005b      	lsls	r3, r3, #1
 800e136:	4413      	add	r3, r2
 800e138:	00db      	lsls	r3, r3, #3
 800e13a:	440b      	add	r3, r1
 800e13c:	3314      	adds	r3, #20
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	2b01      	cmp	r3, #1
 800e142:	d15c      	bne.n	800e1fe <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800e144:	2300      	movs	r3, #0
 800e146:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	61fb      	str	r3, [r7, #28]
    while (p) {
 800e14c:	e01c      	b.n	800e188 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800e14e:	69fb      	ldr	r3, [r7, #28]
 800e150:	895a      	ldrh	r2, [r3, #10]
 800e152:	69fb      	ldr	r3, [r7, #28]
 800e154:	891b      	ldrh	r3, [r3, #8]
 800e156:	429a      	cmp	r2, r3
 800e158:	d10a      	bne.n	800e170 <etharp_query+0x1c0>
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d006      	beq.n	800e170 <etharp_query+0x1c0>
 800e162:	4b2a      	ldr	r3, [pc, #168]	@ (800e20c <etharp_query+0x25c>)
 800e164:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 800e168:	492f      	ldr	r1, [pc, #188]	@ (800e228 <etharp_query+0x278>)
 800e16a:	482a      	ldr	r0, [pc, #168]	@ (800e214 <etharp_query+0x264>)
 800e16c:	f001 fd8e 	bl	800fc8c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	7b1b      	ldrb	r3, [r3, #12]
 800e174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d002      	beq.n	800e182 <etharp_query+0x1d2>
        copy_needed = 1;
 800e17c:	2301      	movs	r3, #1
 800e17e:	61bb      	str	r3, [r7, #24]
        break;
 800e180:	e005      	b.n	800e18e <etharp_query+0x1de>
      }
      p = p->next;
 800e182:	69fb      	ldr	r3, [r7, #28]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	61fb      	str	r3, [r7, #28]
    while (p) {
 800e188:	69fb      	ldr	r3, [r7, #28]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d1df      	bne.n	800e14e <etharp_query+0x19e>
    }
    if (copy_needed) {
 800e18e:	69bb      	ldr	r3, [r7, #24]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d007      	beq.n	800e1a4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800e194:	687a      	ldr	r2, [r7, #4]
 800e196:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800e19a:	200e      	movs	r0, #14
 800e19c:	f7fe fad0 	bl	800c740 <pbuf_clone>
 800e1a0:	61f8      	str	r0, [r7, #28]
 800e1a2:	e004      	b.n	800e1ae <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800e1a8:	69f8      	ldr	r0, [r7, #28]
 800e1aa:	f7fd ffc5 	bl	800c138 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800e1ae:	69fb      	ldr	r3, [r7, #28]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d021      	beq.n	800e1f8 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800e1b4:	7c7a      	ldrb	r2, [r7, #17]
 800e1b6:	4918      	ldr	r1, [pc, #96]	@ (800e218 <etharp_query+0x268>)
 800e1b8:	4613      	mov	r3, r2
 800e1ba:	005b      	lsls	r3, r3, #1
 800e1bc:	4413      	add	r3, r2
 800e1be:	00db      	lsls	r3, r3, #3
 800e1c0:	440b      	add	r3, r1
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d00a      	beq.n	800e1de <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800e1c8:	7c7a      	ldrb	r2, [r7, #17]
 800e1ca:	4913      	ldr	r1, [pc, #76]	@ (800e218 <etharp_query+0x268>)
 800e1cc:	4613      	mov	r3, r2
 800e1ce:	005b      	lsls	r3, r3, #1
 800e1d0:	4413      	add	r3, r2
 800e1d2:	00db      	lsls	r3, r3, #3
 800e1d4:	440b      	add	r3, r1
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f7fd ff0d 	bl	800bff8 <pbuf_free>
      }
      arp_table[i].q = p;
 800e1de:	7c7a      	ldrb	r2, [r7, #17]
 800e1e0:	490d      	ldr	r1, [pc, #52]	@ (800e218 <etharp_query+0x268>)
 800e1e2:	4613      	mov	r3, r2
 800e1e4:	005b      	lsls	r3, r3, #1
 800e1e6:	4413      	add	r3, r2
 800e1e8:	00db      	lsls	r3, r3, #3
 800e1ea:	440b      	add	r3, r1
 800e1ec:	69fa      	ldr	r2, [r7, #28]
 800e1ee:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e1f6:	e002      	b.n	800e1fe <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800e1f8:	23ff      	movs	r3, #255	@ 0xff
 800e1fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800e1fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800e202:	4618      	mov	r0, r3
 800e204:	3728      	adds	r7, #40	@ 0x28
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}
 800e20a:	bf00      	nop
 800e20c:	08012144 	.word	0x08012144
 800e210:	080122f0 	.word	0x080122f0
 800e214:	080121bc 	.word	0x080121bc
 800e218:	2000913c 	.word	0x2000913c
 800e21c:	08012300 	.word	0x08012300
 800e220:	080122e4 	.word	0x080122e4
 800e224:	2000922c 	.word	0x2000922c
 800e228:	08012328 	.word	0x08012328

0800e22c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b08a      	sub	sp, #40	@ 0x28
 800e230:	af02      	add	r7, sp, #8
 800e232:	60f8      	str	r0, [r7, #12]
 800e234:	60b9      	str	r1, [r7, #8]
 800e236:	607a      	str	r2, [r7, #4]
 800e238:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800e23a:	2300      	movs	r3, #0
 800e23c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d106      	bne.n	800e252 <etharp_raw+0x26>
 800e244:	4b3a      	ldr	r3, [pc, #232]	@ (800e330 <etharp_raw+0x104>)
 800e246:	f240 4257 	movw	r2, #1111	@ 0x457
 800e24a:	493a      	ldr	r1, [pc, #232]	@ (800e334 <etharp_raw+0x108>)
 800e24c:	483a      	ldr	r0, [pc, #232]	@ (800e338 <etharp_raw+0x10c>)
 800e24e:	f001 fd1d 	bl	800fc8c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800e252:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e256:	211c      	movs	r1, #28
 800e258:	200e      	movs	r0, #14
 800e25a:	f7fd fbeb 	bl	800ba34 <pbuf_alloc>
 800e25e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d102      	bne.n	800e26c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800e266:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e26a:	e05d      	b.n	800e328 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800e26c:	69bb      	ldr	r3, [r7, #24]
 800e26e:	895b      	ldrh	r3, [r3, #10]
 800e270:	2b1b      	cmp	r3, #27
 800e272:	d806      	bhi.n	800e282 <etharp_raw+0x56>
 800e274:	4b2e      	ldr	r3, [pc, #184]	@ (800e330 <etharp_raw+0x104>)
 800e276:	f240 4262 	movw	r2, #1122	@ 0x462
 800e27a:	4930      	ldr	r1, [pc, #192]	@ (800e33c <etharp_raw+0x110>)
 800e27c:	482e      	ldr	r0, [pc, #184]	@ (800e338 <etharp_raw+0x10c>)
 800e27e:	f001 fd05 	bl	800fc8c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800e282:	69bb      	ldr	r3, [r7, #24]
 800e284:	685b      	ldr	r3, [r3, #4]
 800e286:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800e288:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e28a:	4618      	mov	r0, r3
 800e28c:	f7fc f982 	bl	800a594 <lwip_htons>
 800e290:	4603      	mov	r3, r0
 800e292:	461a      	mov	r2, r3
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e29e:	2b06      	cmp	r3, #6
 800e2a0:	d006      	beq.n	800e2b0 <etharp_raw+0x84>
 800e2a2:	4b23      	ldr	r3, [pc, #140]	@ (800e330 <etharp_raw+0x104>)
 800e2a4:	f240 4269 	movw	r2, #1129	@ 0x469
 800e2a8:	4925      	ldr	r1, [pc, #148]	@ (800e340 <etharp_raw+0x114>)
 800e2aa:	4823      	ldr	r0, [pc, #140]	@ (800e338 <etharp_raw+0x10c>)
 800e2ac:	f001 fcee 	bl	800fc8c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800e2b0:	697b      	ldr	r3, [r7, #20]
 800e2b2:	3308      	adds	r3, #8
 800e2b4:	2206      	movs	r2, #6
 800e2b6:	6839      	ldr	r1, [r7, #0]
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f001 fe12 	bl	800fee2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	3312      	adds	r3, #18
 800e2c2:	2206      	movs	r2, #6
 800e2c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	f001 fe0b 	bl	800fee2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	330e      	adds	r3, #14
 800e2d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e2d2:	6812      	ldr	r2, [r2, #0]
 800e2d4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800e2d6:	697b      	ldr	r3, [r7, #20]
 800e2d8:	3318      	adds	r3, #24
 800e2da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2dc:	6812      	ldr	r2, [r2, #0]
 800e2de:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	701a      	strb	r2, [r3, #0]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	f042 0201 	orr.w	r2, r2, #1
 800e2ec:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	f042 0208 	orr.w	r2, r2, #8
 800e2f6:	709a      	strb	r2, [r3, #2]
 800e2f8:	2200      	movs	r2, #0
 800e2fa:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	2206      	movs	r2, #6
 800e300:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	2204      	movs	r2, #4
 800e306:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800e308:	f640 0306 	movw	r3, #2054	@ 0x806
 800e30c:	9300      	str	r3, [sp, #0]
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	68ba      	ldr	r2, [r7, #8]
 800e312:	69b9      	ldr	r1, [r7, #24]
 800e314:	68f8      	ldr	r0, [r7, #12]
 800e316:	f001 fb71 	bl	800f9fc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800e31a:	69b8      	ldr	r0, [r7, #24]
 800e31c:	f7fd fe6c 	bl	800bff8 <pbuf_free>
  p = NULL;
 800e320:	2300      	movs	r3, #0
 800e322:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800e324:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3720      	adds	r7, #32
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	08012144 	.word	0x08012144
 800e334:	08012294 	.word	0x08012294
 800e338:	080121bc 	.word	0x080121bc
 800e33c:	08012344 	.word	0x08012344
 800e340:	08012378 	.word	0x08012378

0800e344 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b088      	sub	sp, #32
 800e348:	af04      	add	r7, sp, #16
 800e34a:	60f8      	str	r0, [r7, #12]
 800e34c:	60b9      	str	r1, [r7, #8]
 800e34e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e360:	2201      	movs	r2, #1
 800e362:	9203      	str	r2, [sp, #12]
 800e364:	68ba      	ldr	r2, [r7, #8]
 800e366:	9202      	str	r2, [sp, #8]
 800e368:	4a06      	ldr	r2, [pc, #24]	@ (800e384 <etharp_request_dst+0x40>)
 800e36a:	9201      	str	r2, [sp, #4]
 800e36c:	9300      	str	r3, [sp, #0]
 800e36e:	4603      	mov	r3, r0
 800e370:	687a      	ldr	r2, [r7, #4]
 800e372:	68f8      	ldr	r0, [r7, #12]
 800e374:	f7ff ff5a 	bl	800e22c <etharp_raw>
 800e378:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3710      	adds	r7, #16
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
 800e382:	bf00      	nop
 800e384:	080128ac 	.word	0x080128ac

0800e388 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b082      	sub	sp, #8
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800e392:	4a05      	ldr	r2, [pc, #20]	@ (800e3a8 <etharp_request+0x20>)
 800e394:	6839      	ldr	r1, [r7, #0]
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f7ff ffd4 	bl	800e344 <etharp_request_dst>
 800e39c:	4603      	mov	r3, r0
}
 800e39e:	4618      	mov	r0, r3
 800e3a0:	3708      	adds	r7, #8
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	bd80      	pop	{r7, pc}
 800e3a6:	bf00      	nop
 800e3a8:	080128a4 	.word	0x080128a4

0800e3ac <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b08e      	sub	sp, #56	@ 0x38
 800e3b0:	af04      	add	r7, sp, #16
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800e3b6:	4b79      	ldr	r3, [pc, #484]	@ (800e59c <icmp_input+0x1f0>)
 800e3b8:	689b      	ldr	r3, [r3, #8]
 800e3ba:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800e3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	f003 030f 	and.w	r3, r3, #15
 800e3c4:	b2db      	uxtb	r3, r3
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	b2db      	uxtb	r3, r3
 800e3ca:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800e3cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e3ce:	2b13      	cmp	r3, #19
 800e3d0:	f240 80cd 	bls.w	800e56e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	895b      	ldrh	r3, [r3, #10]
 800e3d8:	2b03      	cmp	r3, #3
 800e3da:	f240 80ca 	bls.w	800e572 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	685b      	ldr	r3, [r3, #4]
 800e3e2:	781b      	ldrb	r3, [r3, #0]
 800e3e4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800e3e8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	f000 80b7 	beq.w	800e560 <icmp_input+0x1b4>
 800e3f2:	2b08      	cmp	r3, #8
 800e3f4:	f040 80b7 	bne.w	800e566 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800e3f8:	4b69      	ldr	r3, [pc, #420]	@ (800e5a0 <icmp_input+0x1f4>)
 800e3fa:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e3fc:	4b67      	ldr	r3, [pc, #412]	@ (800e59c <icmp_input+0x1f0>)
 800e3fe:	695b      	ldr	r3, [r3, #20]
 800e400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e404:	2be0      	cmp	r3, #224	@ 0xe0
 800e406:	f000 80bb 	beq.w	800e580 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800e40a:	4b64      	ldr	r3, [pc, #400]	@ (800e59c <icmp_input+0x1f0>)
 800e40c:	695b      	ldr	r3, [r3, #20]
 800e40e:	4a63      	ldr	r2, [pc, #396]	@ (800e59c <icmp_input+0x1f0>)
 800e410:	6812      	ldr	r2, [r2, #0]
 800e412:	4611      	mov	r1, r2
 800e414:	4618      	mov	r0, r3
 800e416:	f000 fbe3 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800e41a:	4603      	mov	r3, r0
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	f040 80b1 	bne.w	800e584 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	891b      	ldrh	r3, [r3, #8]
 800e426:	2b07      	cmp	r3, #7
 800e428:	f240 80a5 	bls.w	800e576 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e42c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e42e:	330e      	adds	r3, #14
 800e430:	4619      	mov	r1, r3
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f7fd fd4a 	bl	800becc <pbuf_add_header>
 800e438:	4603      	mov	r3, r0
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d04b      	beq.n	800e4d6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	891a      	ldrh	r2, [r3, #8]
 800e442:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e444:	4413      	add	r3, r2
 800e446:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	891b      	ldrh	r3, [r3, #8]
 800e44c:	8b7a      	ldrh	r2, [r7, #26]
 800e44e:	429a      	cmp	r2, r3
 800e450:	f0c0 809a 	bcc.w	800e588 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800e454:	8b7b      	ldrh	r3, [r7, #26]
 800e456:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e45a:	4619      	mov	r1, r3
 800e45c:	200e      	movs	r0, #14
 800e45e:	f7fd fae9 	bl	800ba34 <pbuf_alloc>
 800e462:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	2b00      	cmp	r3, #0
 800e468:	f000 8090 	beq.w	800e58c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	895b      	ldrh	r3, [r3, #10]
 800e470:	461a      	mov	r2, r3
 800e472:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e474:	3308      	adds	r3, #8
 800e476:	429a      	cmp	r2, r3
 800e478:	d203      	bcs.n	800e482 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800e47a:	6978      	ldr	r0, [r7, #20]
 800e47c:	f7fd fdbc 	bl	800bff8 <pbuf_free>
          goto icmperr;
 800e480:	e085      	b.n	800e58e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	685b      	ldr	r3, [r3, #4]
 800e486:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e488:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e48a:	4618      	mov	r0, r3
 800e48c:	f001 fd29 	bl	800fee2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800e490:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e492:	4619      	mov	r1, r3
 800e494:	6978      	ldr	r0, [r7, #20]
 800e496:	f7fd fd29 	bl	800beec <pbuf_remove_header>
 800e49a:	4603      	mov	r3, r0
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d009      	beq.n	800e4b4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800e4a0:	4b40      	ldr	r3, [pc, #256]	@ (800e5a4 <icmp_input+0x1f8>)
 800e4a2:	22b6      	movs	r2, #182	@ 0xb6
 800e4a4:	4940      	ldr	r1, [pc, #256]	@ (800e5a8 <icmp_input+0x1fc>)
 800e4a6:	4841      	ldr	r0, [pc, #260]	@ (800e5ac <icmp_input+0x200>)
 800e4a8:	f001 fbf0 	bl	800fc8c <iprintf>
          pbuf_free(r);
 800e4ac:	6978      	ldr	r0, [r7, #20]
 800e4ae:	f7fd fda3 	bl	800bff8 <pbuf_free>
          goto icmperr;
 800e4b2:	e06c      	b.n	800e58e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800e4b4:	6879      	ldr	r1, [r7, #4]
 800e4b6:	6978      	ldr	r0, [r7, #20]
 800e4b8:	f7fd fec6 	bl	800c248 <pbuf_copy>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d003      	beq.n	800e4ca <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800e4c2:	6978      	ldr	r0, [r7, #20]
 800e4c4:	f7fd fd98 	bl	800bff8 <pbuf_free>
          goto icmperr;
 800e4c8:	e061      	b.n	800e58e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f7fd fd94 	bl	800bff8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800e4d0:	697b      	ldr	r3, [r7, #20]
 800e4d2:	607b      	str	r3, [r7, #4]
 800e4d4:	e00f      	b.n	800e4f6 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e4d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e4d8:	330e      	adds	r3, #14
 800e4da:	4619      	mov	r1, r3
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7fd fd05 	bl	800beec <pbuf_remove_header>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d006      	beq.n	800e4f6 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800e4e8:	4b2e      	ldr	r3, [pc, #184]	@ (800e5a4 <icmp_input+0x1f8>)
 800e4ea:	22c7      	movs	r2, #199	@ 0xc7
 800e4ec:	4930      	ldr	r1, [pc, #192]	@ (800e5b0 <icmp_input+0x204>)
 800e4ee:	482f      	ldr	r0, [pc, #188]	@ (800e5ac <icmp_input+0x200>)
 800e4f0:	f001 fbcc 	bl	800fc8c <iprintf>
          goto icmperr;
 800e4f4:	e04b      	b.n	800e58e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	685b      	ldr	r3, [r3, #4]
 800e4fa:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800e4fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e4fe:	4619      	mov	r1, r3
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f7fd fce3 	bl	800becc <pbuf_add_header>
 800e506:	4603      	mov	r3, r0
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d12b      	bne.n	800e564 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	685b      	ldr	r3, [r3, #4]
 800e510:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800e512:	69fb      	ldr	r3, [r7, #28]
 800e514:	681a      	ldr	r2, [r3, #0]
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800e51a:	4b20      	ldr	r3, [pc, #128]	@ (800e59c <icmp_input+0x1f0>)
 800e51c:	691a      	ldr	r2, [r3, #16]
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800e522:	693b      	ldr	r3, [r7, #16]
 800e524:	2200      	movs	r2, #0
 800e526:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	2200      	movs	r2, #0
 800e52c:	709a      	strb	r2, [r3, #2]
 800e52e:	2200      	movs	r2, #0
 800e530:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	22ff      	movs	r2, #255	@ 0xff
 800e536:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	2200      	movs	r2, #0
 800e53c:	729a      	strb	r2, [r3, #10]
 800e53e:	2200      	movs	r2, #0
 800e540:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	9302      	str	r3, [sp, #8]
 800e546:	2301      	movs	r3, #1
 800e548:	9301      	str	r3, [sp, #4]
 800e54a:	2300      	movs	r3, #0
 800e54c:	9300      	str	r3, [sp, #0]
 800e54e:	23ff      	movs	r3, #255	@ 0xff
 800e550:	2200      	movs	r2, #0
 800e552:	69f9      	ldr	r1, [r7, #28]
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	f000 fa6b 	bl	800ea30 <ip4_output_if>
 800e55a:	4603      	mov	r3, r0
 800e55c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800e55e:	e001      	b.n	800e564 <icmp_input+0x1b8>
      break;
 800e560:	bf00      	nop
 800e562:	e000      	b.n	800e566 <icmp_input+0x1ba>
      break;
 800e564:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f7fd fd46 	bl	800bff8 <pbuf_free>
  return;
 800e56c:	e013      	b.n	800e596 <icmp_input+0x1ea>
    goto lenerr;
 800e56e:	bf00      	nop
 800e570:	e002      	b.n	800e578 <icmp_input+0x1cc>
    goto lenerr;
 800e572:	bf00      	nop
 800e574:	e000      	b.n	800e578 <icmp_input+0x1cc>
        goto lenerr;
 800e576:	bf00      	nop
lenerr:
  pbuf_free(p);
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f7fd fd3d 	bl	800bff8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e57e:	e00a      	b.n	800e596 <icmp_input+0x1ea>
        goto icmperr;
 800e580:	bf00      	nop
 800e582:	e004      	b.n	800e58e <icmp_input+0x1e2>
        goto icmperr;
 800e584:	bf00      	nop
 800e586:	e002      	b.n	800e58e <icmp_input+0x1e2>
          goto icmperr;
 800e588:	bf00      	nop
 800e58a:	e000      	b.n	800e58e <icmp_input+0x1e2>
          goto icmperr;
 800e58c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	f7fd fd32 	bl	800bff8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e594:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800e596:	3728      	adds	r7, #40	@ 0x28
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	20003f04 	.word	0x20003f04
 800e5a0:	20003f18 	.word	0x20003f18
 800e5a4:	080123bc 	.word	0x080123bc
 800e5a8:	080123f4 	.word	0x080123f4
 800e5ac:	0801242c 	.word	0x0801242c
 800e5b0:	08012454 	.word	0x08012454

0800e5b4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b082      	sub	sp, #8
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
 800e5bc:	460b      	mov	r3, r1
 800e5be:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800e5c0:	78fb      	ldrb	r3, [r7, #3]
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	2103      	movs	r1, #3
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 f814 	bl	800e5f4 <icmp_send_response>
}
 800e5cc:	bf00      	nop
 800e5ce:	3708      	adds	r7, #8
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}

0800e5d4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b082      	sub	sp, #8
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
 800e5dc:	460b      	mov	r3, r1
 800e5de:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800e5e0:	78fb      	ldrb	r3, [r7, #3]
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	210b      	movs	r1, #11
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 f804 	bl	800e5f4 <icmp_send_response>
}
 800e5ec:	bf00      	nop
 800e5ee:	3708      	adds	r7, #8
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b08c      	sub	sp, #48	@ 0x30
 800e5f8:	af04      	add	r7, sp, #16
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	70fb      	strb	r3, [r7, #3]
 800e600:	4613      	mov	r3, r2
 800e602:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800e604:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e608:	2124      	movs	r1, #36	@ 0x24
 800e60a:	2022      	movs	r0, #34	@ 0x22
 800e60c:	f7fd fa12 	bl	800ba34 <pbuf_alloc>
 800e610:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800e612:	69fb      	ldr	r3, [r7, #28]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d04c      	beq.n	800e6b2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800e618:	69fb      	ldr	r3, [r7, #28]
 800e61a:	895b      	ldrh	r3, [r3, #10]
 800e61c:	2b23      	cmp	r3, #35	@ 0x23
 800e61e:	d806      	bhi.n	800e62e <icmp_send_response+0x3a>
 800e620:	4b26      	ldr	r3, [pc, #152]	@ (800e6bc <icmp_send_response+0xc8>)
 800e622:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800e626:	4926      	ldr	r1, [pc, #152]	@ (800e6c0 <icmp_send_response+0xcc>)
 800e628:	4826      	ldr	r0, [pc, #152]	@ (800e6c4 <icmp_send_response+0xd0>)
 800e62a:	f001 fb2f 	bl	800fc8c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	685b      	ldr	r3, [r3, #4]
 800e632:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800e634:	69fb      	ldr	r3, [r7, #28]
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800e63a:	697b      	ldr	r3, [r7, #20]
 800e63c:	78fa      	ldrb	r2, [r7, #3]
 800e63e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	78ba      	ldrb	r2, [r7, #2]
 800e644:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800e646:	697b      	ldr	r3, [r7, #20]
 800e648:	2200      	movs	r2, #0
 800e64a:	711a      	strb	r2, [r3, #4]
 800e64c:	2200      	movs	r2, #0
 800e64e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800e650:	697b      	ldr	r3, [r7, #20]
 800e652:	2200      	movs	r2, #0
 800e654:	719a      	strb	r2, [r3, #6]
 800e656:	2200      	movs	r2, #0
 800e658:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800e65a:	69fb      	ldr	r3, [r7, #28]
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	f103 0008 	add.w	r0, r3, #8
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	685b      	ldr	r3, [r3, #4]
 800e666:	221c      	movs	r2, #28
 800e668:	4619      	mov	r1, r3
 800e66a:	f001 fc3a 	bl	800fee2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800e66e:	69bb      	ldr	r3, [r7, #24]
 800e670:	68db      	ldr	r3, [r3, #12]
 800e672:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800e674:	f107 030c 	add.w	r3, r7, #12
 800e678:	4618      	mov	r0, r3
 800e67a:	f000 f825 	bl	800e6c8 <ip4_route>
 800e67e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800e680:	693b      	ldr	r3, [r7, #16]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d011      	beq.n	800e6aa <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	2200      	movs	r2, #0
 800e68a:	709a      	strb	r2, [r3, #2]
 800e68c:	2200      	movs	r2, #0
 800e68e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800e690:	f107 020c 	add.w	r2, r7, #12
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	9302      	str	r3, [sp, #8]
 800e698:	2301      	movs	r3, #1
 800e69a:	9301      	str	r3, [sp, #4]
 800e69c:	2300      	movs	r3, #0
 800e69e:	9300      	str	r3, [sp, #0]
 800e6a0:	23ff      	movs	r3, #255	@ 0xff
 800e6a2:	2100      	movs	r1, #0
 800e6a4:	69f8      	ldr	r0, [r7, #28]
 800e6a6:	f000 f9c3 	bl	800ea30 <ip4_output_if>
  }
  pbuf_free(q);
 800e6aa:	69f8      	ldr	r0, [r7, #28]
 800e6ac:	f7fd fca4 	bl	800bff8 <pbuf_free>
 800e6b0:	e000      	b.n	800e6b4 <icmp_send_response+0xc0>
    return;
 800e6b2:	bf00      	nop
}
 800e6b4:	3720      	adds	r7, #32
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	bd80      	pop	{r7, pc}
 800e6ba:	bf00      	nop
 800e6bc:	080123bc 	.word	0x080123bc
 800e6c0:	08012488 	.word	0x08012488
 800e6c4:	0801242c 	.word	0x0801242c

0800e6c8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800e6c8:	b480      	push	{r7}
 800e6ca:	b085      	sub	sp, #20
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800e6d0:	4b33      	ldr	r3, [pc, #204]	@ (800e7a0 <ip4_route+0xd8>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	60fb      	str	r3, [r7, #12]
 800e6d6:	e036      	b.n	800e746 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e6de:	f003 0301 	and.w	r3, r3, #1
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d02b      	beq.n	800e740 <ip4_route+0x78>
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e6ee:	089b      	lsrs	r3, r3, #2
 800e6f0:	f003 0301 	and.w	r3, r3, #1
 800e6f4:	b2db      	uxtb	r3, r3
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d022      	beq.n	800e740 <ip4_route+0x78>
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	3304      	adds	r3, #4
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d01d      	beq.n	800e740 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	3304      	adds	r3, #4
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	405a      	eors	r2, r3
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	3308      	adds	r3, #8
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	4013      	ands	r3, r2
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d101      	bne.n	800e720 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	e038      	b.n	800e792 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e726:	f003 0302 	and.w	r3, r3, #2
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d108      	bne.n	800e740 <ip4_route+0x78>
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681a      	ldr	r2, [r3, #0]
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	330c      	adds	r3, #12
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	429a      	cmp	r2, r3
 800e73a:	d101      	bne.n	800e740 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	e028      	b.n	800e792 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	60fb      	str	r3, [r7, #12]
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d1c5      	bne.n	800e6d8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e74c:	4b15      	ldr	r3, [pc, #84]	@ (800e7a4 <ip4_route+0xdc>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d01a      	beq.n	800e78a <ip4_route+0xc2>
 800e754:	4b13      	ldr	r3, [pc, #76]	@ (800e7a4 <ip4_route+0xdc>)
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e75c:	f003 0301 	and.w	r3, r3, #1
 800e760:	2b00      	cmp	r3, #0
 800e762:	d012      	beq.n	800e78a <ip4_route+0xc2>
 800e764:	4b0f      	ldr	r3, [pc, #60]	@ (800e7a4 <ip4_route+0xdc>)
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e76c:	f003 0304 	and.w	r3, r3, #4
 800e770:	2b00      	cmp	r3, #0
 800e772:	d00a      	beq.n	800e78a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e774:	4b0b      	ldr	r3, [pc, #44]	@ (800e7a4 <ip4_route+0xdc>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	3304      	adds	r3, #4
 800e77a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d004      	beq.n	800e78a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	b2db      	uxtb	r3, r3
 800e786:	2b7f      	cmp	r3, #127	@ 0x7f
 800e788:	d101      	bne.n	800e78e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800e78a:	2300      	movs	r3, #0
 800e78c:	e001      	b.n	800e792 <ip4_route+0xca>
  }

  return netif_default;
 800e78e:	4b05      	ldr	r3, [pc, #20]	@ (800e7a4 <ip4_route+0xdc>)
 800e790:	681b      	ldr	r3, [r3, #0]
}
 800e792:	4618      	mov	r0, r3
 800e794:	3714      	adds	r7, #20
 800e796:	46bd      	mov	sp, r7
 800e798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79c:	4770      	bx	lr
 800e79e:	bf00      	nop
 800e7a0:	20009124 	.word	0x20009124
 800e7a4:	20009128 	.word	0x20009128

0800e7a8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e7b6:	f003 0301 	and.w	r3, r3, #1
 800e7ba:	b2db      	uxtb	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d016      	beq.n	800e7ee <ip4_input_accept+0x46>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	3304      	adds	r3, #4
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d011      	beq.n	800e7ee <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e7ca:	4b0b      	ldr	r3, [pc, #44]	@ (800e7f8 <ip4_input_accept+0x50>)
 800e7cc:	695a      	ldr	r2, [r3, #20]
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	3304      	adds	r3, #4
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	429a      	cmp	r2, r3
 800e7d6:	d008      	beq.n	800e7ea <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800e7d8:	4b07      	ldr	r3, [pc, #28]	@ (800e7f8 <ip4_input_accept+0x50>)
 800e7da:	695b      	ldr	r3, [r3, #20]
 800e7dc:	6879      	ldr	r1, [r7, #4]
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f000 f9fe 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800e7e4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d001      	beq.n	800e7ee <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e000      	b.n	800e7f0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800e7ee:	2300      	movs	r3, #0
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3708      	adds	r7, #8
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	20003f04 	.word	0x20003f04

0800e7fc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b086      	sub	sp, #24
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	685b      	ldr	r3, [r3, #4]
 800e80a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	781b      	ldrb	r3, [r3, #0]
 800e810:	091b      	lsrs	r3, r3, #4
 800e812:	b2db      	uxtb	r3, r3
 800e814:	2b04      	cmp	r3, #4
 800e816:	d004      	beq.n	800e822 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f7fd fbed 	bl	800bff8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800e81e:	2300      	movs	r3, #0
 800e820:	e0fd      	b.n	800ea1e <ip4_input+0x222>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	781b      	ldrb	r3, [r3, #0]
 800e826:	f003 030f 	and.w	r3, r3, #15
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	009b      	lsls	r3, r3, #2
 800e82e:	b2db      	uxtb	r3, r3
 800e830:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e832:	697b      	ldr	r3, [r7, #20]
 800e834:	885b      	ldrh	r3, [r3, #2]
 800e836:	b29b      	uxth	r3, r3
 800e838:	4618      	mov	r0, r3
 800e83a:	f7fb feab 	bl	800a594 <lwip_htons>
 800e83e:	4603      	mov	r3, r0
 800e840:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	891b      	ldrh	r3, [r3, #8]
 800e846:	89ba      	ldrh	r2, [r7, #12]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d204      	bcs.n	800e856 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800e84c:	89bb      	ldrh	r3, [r7, #12]
 800e84e:	4619      	mov	r1, r3
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f7fd fa4b 	bl	800bcec <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	895b      	ldrh	r3, [r3, #10]
 800e85a:	89fa      	ldrh	r2, [r7, #14]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d807      	bhi.n	800e870 <ip4_input+0x74>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	891b      	ldrh	r3, [r3, #8]
 800e864:	89ba      	ldrh	r2, [r7, #12]
 800e866:	429a      	cmp	r2, r3
 800e868:	d802      	bhi.n	800e870 <ip4_input+0x74>
 800e86a:	89fb      	ldrh	r3, [r7, #14]
 800e86c:	2b13      	cmp	r3, #19
 800e86e:	d804      	bhi.n	800e87a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f7fd fbc1 	bl	800bff8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800e876:	2300      	movs	r3, #0
 800e878:	e0d1      	b.n	800ea1e <ip4_input+0x222>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	691b      	ldr	r3, [r3, #16]
 800e87e:	4a6a      	ldr	r2, [pc, #424]	@ (800ea28 <ip4_input+0x22c>)
 800e880:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800e882:	697b      	ldr	r3, [r7, #20]
 800e884:	68db      	ldr	r3, [r3, #12]
 800e886:	4a68      	ldr	r2, [pc, #416]	@ (800ea28 <ip4_input+0x22c>)
 800e888:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e88a:	4b67      	ldr	r3, [pc, #412]	@ (800ea28 <ip4_input+0x22c>)
 800e88c:	695b      	ldr	r3, [r3, #20]
 800e88e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e892:	2be0      	cmp	r3, #224	@ 0xe0
 800e894:	d112      	bne.n	800e8bc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e89c:	f003 0301 	and.w	r3, r3, #1
 800e8a0:	b2db      	uxtb	r3, r3
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d007      	beq.n	800e8b6 <ip4_input+0xba>
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	3304      	adds	r3, #4
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d002      	beq.n	800e8b6 <ip4_input+0xba>
      netif = inp;
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	613b      	str	r3, [r7, #16]
 800e8b4:	e02a      	b.n	800e90c <ip4_input+0x110>
    } else {
      netif = NULL;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	613b      	str	r3, [r7, #16]
 800e8ba:	e027      	b.n	800e90c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800e8bc:	6838      	ldr	r0, [r7, #0]
 800e8be:	f7ff ff73 	bl	800e7a8 <ip4_input_accept>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d002      	beq.n	800e8ce <ip4_input+0xd2>
      netif = inp;
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	613b      	str	r3, [r7, #16]
 800e8cc:	e01e      	b.n	800e90c <ip4_input+0x110>
    } else {
      netif = NULL;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800e8d2:	4b55      	ldr	r3, [pc, #340]	@ (800ea28 <ip4_input+0x22c>)
 800e8d4:	695b      	ldr	r3, [r3, #20]
 800e8d6:	b2db      	uxtb	r3, r3
 800e8d8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e8da:	d017      	beq.n	800e90c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800e8dc:	4b53      	ldr	r3, [pc, #332]	@ (800ea2c <ip4_input+0x230>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	613b      	str	r3, [r7, #16]
 800e8e2:	e00e      	b.n	800e902 <ip4_input+0x106>
          if (netif == inp) {
 800e8e4:	693a      	ldr	r2, [r7, #16]
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	429a      	cmp	r2, r3
 800e8ea:	d006      	beq.n	800e8fa <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800e8ec:	6938      	ldr	r0, [r7, #16]
 800e8ee:	f7ff ff5b 	bl	800e7a8 <ip4_input_accept>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d108      	bne.n	800e90a <ip4_input+0x10e>
 800e8f8:	e000      	b.n	800e8fc <ip4_input+0x100>
            continue;
 800e8fa:	bf00      	nop
        NETIF_FOREACH(netif) {
 800e8fc:	693b      	ldr	r3, [r7, #16]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	613b      	str	r3, [r7, #16]
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d1ed      	bne.n	800e8e4 <ip4_input+0xe8>
 800e908:	e000      	b.n	800e90c <ip4_input+0x110>
            break;
 800e90a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e90c:	4b46      	ldr	r3, [pc, #280]	@ (800ea28 <ip4_input+0x22c>)
 800e90e:	691b      	ldr	r3, [r3, #16]
 800e910:	6839      	ldr	r1, [r7, #0]
 800e912:	4618      	mov	r0, r3
 800e914:	f000 f964 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800e918:	4603      	mov	r3, r0
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d105      	bne.n	800e92a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800e91e:	4b42      	ldr	r3, [pc, #264]	@ (800ea28 <ip4_input+0x22c>)
 800e920:	691b      	ldr	r3, [r3, #16]
 800e922:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e926:	2be0      	cmp	r3, #224	@ 0xe0
 800e928:	d104      	bne.n	800e934 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f7fd fb64 	bl	800bff8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800e930:	2300      	movs	r3, #0
 800e932:	e074      	b.n	800ea1e <ip4_input+0x222>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800e934:	693b      	ldr	r3, [r7, #16]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d104      	bne.n	800e944 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800e93a:	6878      	ldr	r0, [r7, #4]
 800e93c:	f7fd fb5c 	bl	800bff8 <pbuf_free>
    return ERR_OK;
 800e940:	2300      	movs	r3, #0
 800e942:	e06c      	b.n	800ea1e <ip4_input+0x222>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800e944:	697b      	ldr	r3, [r7, #20]
 800e946:	88db      	ldrh	r3, [r3, #6]
 800e948:	b29b      	uxth	r3, r3
 800e94a:	461a      	mov	r2, r3
 800e94c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800e950:	4013      	ands	r3, r2
 800e952:	2b00      	cmp	r3, #0
 800e954:	d00b      	beq.n	800e96e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f000 fc88 	bl	800f26c <ip4_reass>
 800e95c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d101      	bne.n	800e968 <ip4_input+0x16c>
      return ERR_OK;
 800e964:	2300      	movs	r3, #0
 800e966:	e05a      	b.n	800ea1e <ip4_input+0x222>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	685b      	ldr	r3, [r3, #4]
 800e96c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800e96e:	4a2e      	ldr	r2, [pc, #184]	@ (800ea28 <ip4_input+0x22c>)
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800e974:	4a2c      	ldr	r2, [pc, #176]	@ (800ea28 <ip4_input+0x22c>)
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800e97a:	4a2b      	ldr	r2, [pc, #172]	@ (800ea28 <ip4_input+0x22c>)
 800e97c:	697b      	ldr	r3, [r7, #20]
 800e97e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800e980:	697b      	ldr	r3, [r7, #20]
 800e982:	781b      	ldrb	r3, [r3, #0]
 800e984:	f003 030f 	and.w	r3, r3, #15
 800e988:	b2db      	uxtb	r3, r3
 800e98a:	009b      	lsls	r3, r3, #2
 800e98c:	b2db      	uxtb	r3, r3
 800e98e:	461a      	mov	r2, r3
 800e990:	4b25      	ldr	r3, [pc, #148]	@ (800ea28 <ip4_input+0x22c>)
 800e992:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800e994:	89fb      	ldrh	r3, [r7, #14]
 800e996:	4619      	mov	r1, r3
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f7fd faa7 	bl	800beec <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	7a5b      	ldrb	r3, [r3, #9]
 800e9a2:	2b01      	cmp	r3, #1
 800e9a4:	d006      	beq.n	800e9b4 <ip4_input+0x1b8>
 800e9a6:	2b11      	cmp	r3, #17
 800e9a8:	d109      	bne.n	800e9be <ip4_input+0x1c2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800e9aa:	6839      	ldr	r1, [r7, #0]
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	f7fe f8eb 	bl	800cb88 <udp_input>
        break;
 800e9b2:	e021      	b.n	800e9f8 <ip4_input+0x1fc>
        break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800e9b4:	6839      	ldr	r1, [r7, #0]
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f7ff fcf8 	bl	800e3ac <icmp_input>
        break;
 800e9bc:	e01c      	b.n	800e9f8 <ip4_input+0x1fc>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e9be:	4b1a      	ldr	r3, [pc, #104]	@ (800ea28 <ip4_input+0x22c>)
 800e9c0:	695b      	ldr	r3, [r3, #20]
 800e9c2:	6939      	ldr	r1, [r7, #16]
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	f000 f90b 	bl	800ebe0 <ip4_addr_isbroadcast_u32>
 800e9ca:	4603      	mov	r3, r0
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d10f      	bne.n	800e9f0 <ip4_input+0x1f4>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e9d0:	4b15      	ldr	r3, [pc, #84]	@ (800ea28 <ip4_input+0x22c>)
 800e9d2:	695b      	ldr	r3, [r3, #20]
 800e9d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e9d8:	2be0      	cmp	r3, #224	@ 0xe0
 800e9da:	d009      	beq.n	800e9f0 <ip4_input+0x1f4>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800e9dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e9e0:	4619      	mov	r1, r3
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	f7fd faf5 	bl	800bfd2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e9e8:	2102      	movs	r1, #2
 800e9ea:	6878      	ldr	r0, [r7, #4]
 800e9ec:	f7ff fde2 	bl	800e5b4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800e9f0:	6878      	ldr	r0, [r7, #4]
 800e9f2:	f7fd fb01 	bl	800bff8 <pbuf_free>
        break;
 800e9f6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800e9f8:	4b0b      	ldr	r3, [pc, #44]	@ (800ea28 <ip4_input+0x22c>)
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800e9fe:	4b0a      	ldr	r3, [pc, #40]	@ (800ea28 <ip4_input+0x22c>)
 800ea00:	2200      	movs	r2, #0
 800ea02:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800ea04:	4b08      	ldr	r3, [pc, #32]	@ (800ea28 <ip4_input+0x22c>)
 800ea06:	2200      	movs	r2, #0
 800ea08:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800ea0a:	4b07      	ldr	r3, [pc, #28]	@ (800ea28 <ip4_input+0x22c>)
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800ea10:	4b05      	ldr	r3, [pc, #20]	@ (800ea28 <ip4_input+0x22c>)
 800ea12:	2200      	movs	r2, #0
 800ea14:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800ea16:	4b04      	ldr	r3, [pc, #16]	@ (800ea28 <ip4_input+0x22c>)
 800ea18:	2200      	movs	r2, #0
 800ea1a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800ea1c:	2300      	movs	r3, #0
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3718      	adds	r7, #24
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}
 800ea26:	bf00      	nop
 800ea28:	20003f04 	.word	0x20003f04
 800ea2c:	20009124 	.word	0x20009124

0800ea30 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b08a      	sub	sp, #40	@ 0x28
 800ea34:	af04      	add	r7, sp, #16
 800ea36:	60f8      	str	r0, [r7, #12]
 800ea38:	60b9      	str	r1, [r7, #8]
 800ea3a:	607a      	str	r2, [r7, #4]
 800ea3c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800ea3e:	68bb      	ldr	r3, [r7, #8]
 800ea40:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d009      	beq.n	800ea5c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d003      	beq.n	800ea56 <ip4_output_if+0x26>
 800ea4e:	68bb      	ldr	r3, [r7, #8]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d102      	bne.n	800ea5c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800ea56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea58:	3304      	adds	r3, #4
 800ea5a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800ea5c:	78fa      	ldrb	r2, [r7, #3]
 800ea5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea60:	9302      	str	r3, [sp, #8]
 800ea62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ea66:	9301      	str	r3, [sp, #4]
 800ea68:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ea6c:	9300      	str	r3, [sp, #0]
 800ea6e:	4613      	mov	r3, r2
 800ea70:	687a      	ldr	r2, [r7, #4]
 800ea72:	6979      	ldr	r1, [r7, #20]
 800ea74:	68f8      	ldr	r0, [r7, #12]
 800ea76:	f000 f805 	bl	800ea84 <ip4_output_if_src>
 800ea7a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	3718      	adds	r7, #24
 800ea80:	46bd      	mov	sp, r7
 800ea82:	bd80      	pop	{r7, pc}

0800ea84 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b088      	sub	sp, #32
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	60f8      	str	r0, [r7, #12]
 800ea8c:	60b9      	str	r1, [r7, #8]
 800ea8e:	607a      	str	r2, [r7, #4]
 800ea90:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	7b9b      	ldrb	r3, [r3, #14]
 800ea96:	2b01      	cmp	r3, #1
 800ea98:	d006      	beq.n	800eaa8 <ip4_output_if_src+0x24>
 800ea9a:	4b4b      	ldr	r3, [pc, #300]	@ (800ebc8 <ip4_output_if_src+0x144>)
 800ea9c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800eaa0:	494a      	ldr	r1, [pc, #296]	@ (800ebcc <ip4_output_if_src+0x148>)
 800eaa2:	484b      	ldr	r0, [pc, #300]	@ (800ebd0 <ip4_output_if_src+0x14c>)
 800eaa4:	f001 f8f2 	bl	800fc8c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d060      	beq.n	800eb70 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800eaae:	2314      	movs	r3, #20
 800eab0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800eab2:	2114      	movs	r1, #20
 800eab4:	68f8      	ldr	r0, [r7, #12]
 800eab6:	f7fd fa09 	bl	800becc <pbuf_add_header>
 800eaba:	4603      	mov	r3, r0
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d002      	beq.n	800eac6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800eac0:	f06f 0301 	mvn.w	r3, #1
 800eac4:	e07c      	b.n	800ebc0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	685b      	ldr	r3, [r3, #4]
 800eaca:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	895b      	ldrh	r3, [r3, #10]
 800ead0:	2b13      	cmp	r3, #19
 800ead2:	d806      	bhi.n	800eae2 <ip4_output_if_src+0x5e>
 800ead4:	4b3c      	ldr	r3, [pc, #240]	@ (800ebc8 <ip4_output_if_src+0x144>)
 800ead6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800eada:	493e      	ldr	r1, [pc, #248]	@ (800ebd4 <ip4_output_if_src+0x150>)
 800eadc:	483c      	ldr	r0, [pc, #240]	@ (800ebd0 <ip4_output_if_src+0x14c>)
 800eade:	f001 f8d5 	bl	800fc8c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800eae2:	69fb      	ldr	r3, [r7, #28]
 800eae4:	78fa      	ldrb	r2, [r7, #3]
 800eae6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800eae8:	69fb      	ldr	r3, [r7, #28]
 800eaea:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800eaee:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681a      	ldr	r2, [r3, #0]
 800eaf4:	69fb      	ldr	r3, [r7, #28]
 800eaf6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800eaf8:	8b7b      	ldrh	r3, [r7, #26]
 800eafa:	089b      	lsrs	r3, r3, #2
 800eafc:	b29b      	uxth	r3, r3
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb04:	b2da      	uxtb	r2, r3
 800eb06:	69fb      	ldr	r3, [r7, #28]
 800eb08:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800eb0a:	69fb      	ldr	r3, [r7, #28]
 800eb0c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800eb10:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	891b      	ldrh	r3, [r3, #8]
 800eb16:	4618      	mov	r0, r3
 800eb18:	f7fb fd3c 	bl	800a594 <lwip_htons>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	461a      	mov	r2, r3
 800eb20:	69fb      	ldr	r3, [r7, #28]
 800eb22:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800eb24:	69fb      	ldr	r3, [r7, #28]
 800eb26:	2200      	movs	r2, #0
 800eb28:	719a      	strb	r2, [r3, #6]
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800eb2e:	4b2a      	ldr	r3, [pc, #168]	@ (800ebd8 <ip4_output_if_src+0x154>)
 800eb30:	881b      	ldrh	r3, [r3, #0]
 800eb32:	4618      	mov	r0, r3
 800eb34:	f7fb fd2e 	bl	800a594 <lwip_htons>
 800eb38:	4603      	mov	r3, r0
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	69fb      	ldr	r3, [r7, #28]
 800eb3e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800eb40:	4b25      	ldr	r3, [pc, #148]	@ (800ebd8 <ip4_output_if_src+0x154>)
 800eb42:	881b      	ldrh	r3, [r3, #0]
 800eb44:	3301      	adds	r3, #1
 800eb46:	b29a      	uxth	r2, r3
 800eb48:	4b23      	ldr	r3, [pc, #140]	@ (800ebd8 <ip4_output_if_src+0x154>)
 800eb4a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800eb4c:	68bb      	ldr	r3, [r7, #8]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d104      	bne.n	800eb5c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800eb52:	4b22      	ldr	r3, [pc, #136]	@ (800ebdc <ip4_output_if_src+0x158>)
 800eb54:	681a      	ldr	r2, [r3, #0]
 800eb56:	69fb      	ldr	r3, [r7, #28]
 800eb58:	60da      	str	r2, [r3, #12]
 800eb5a:	e003      	b.n	800eb64 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	681a      	ldr	r2, [r3, #0]
 800eb60:	69fb      	ldr	r3, [r7, #28]
 800eb62:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800eb64:	69fb      	ldr	r3, [r7, #28]
 800eb66:	2200      	movs	r2, #0
 800eb68:	729a      	strb	r2, [r3, #10]
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	72da      	strb	r2, [r3, #11]
 800eb6e:	e00f      	b.n	800eb90 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	895b      	ldrh	r3, [r3, #10]
 800eb74:	2b13      	cmp	r3, #19
 800eb76:	d802      	bhi.n	800eb7e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800eb78:	f06f 0301 	mvn.w	r3, #1
 800eb7c:	e020      	b.n	800ebc0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	685b      	ldr	r3, [r3, #4]
 800eb82:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800eb84:	69fb      	ldr	r3, [r7, #28]
 800eb86:	691b      	ldr	r3, [r3, #16]
 800eb88:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800eb8a:	f107 0314 	add.w	r3, r7, #20
 800eb8e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800eb90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb92:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d00c      	beq.n	800ebb2 <ip4_output_if_src+0x12e>
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	891a      	ldrh	r2, [r3, #8]
 800eb9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb9e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800eba0:	429a      	cmp	r2, r3
 800eba2:	d906      	bls.n	800ebb2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800eba4:	687a      	ldr	r2, [r7, #4]
 800eba6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800eba8:	68f8      	ldr	r0, [r7, #12]
 800ebaa:	f000 fd53 	bl	800f654 <ip4_frag>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	e006      	b.n	800ebc0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800ebb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb4:	695b      	ldr	r3, [r3, #20]
 800ebb6:	687a      	ldr	r2, [r7, #4]
 800ebb8:	68f9      	ldr	r1, [r7, #12]
 800ebba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ebbc:	4798      	blx	r3
 800ebbe:	4603      	mov	r3, r0
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	3720      	adds	r7, #32
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}
 800ebc8:	080124b4 	.word	0x080124b4
 800ebcc:	080124e8 	.word	0x080124e8
 800ebd0:	080124f4 	.word	0x080124f4
 800ebd4:	0801251c 	.word	0x0801251c
 800ebd8:	2000922e 	.word	0x2000922e
 800ebdc:	080128a0 	.word	0x080128a0

0800ebe0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b085      	sub	sp, #20
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
 800ebe8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ebf4:	d002      	beq.n	800ebfc <ip4_addr_isbroadcast_u32+0x1c>
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d101      	bne.n	800ec00 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800ebfc:	2301      	movs	r3, #1
 800ebfe:	e02a      	b.n	800ec56 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ec06:	f003 0302 	and.w	r3, r3, #2
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d101      	bne.n	800ec12 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800ec0e:	2300      	movs	r3, #0
 800ec10:	e021      	b.n	800ec56 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	3304      	adds	r3, #4
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	687a      	ldr	r2, [r7, #4]
 800ec1a:	429a      	cmp	r2, r3
 800ec1c:	d101      	bne.n	800ec22 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	e019      	b.n	800ec56 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800ec22:	68fa      	ldr	r2, [r7, #12]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	3304      	adds	r3, #4
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	405a      	eors	r2, r3
 800ec2c:	683b      	ldr	r3, [r7, #0]
 800ec2e:	3308      	adds	r3, #8
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	4013      	ands	r3, r2
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d10d      	bne.n	800ec54 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	3308      	adds	r3, #8
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	43da      	mvns	r2, r3
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800ec44:	683b      	ldr	r3, [r7, #0]
 800ec46:	3308      	adds	r3, #8
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ec4c:	429a      	cmp	r2, r3
 800ec4e:	d101      	bne.n	800ec54 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800ec50:	2301      	movs	r3, #1
 800ec52:	e000      	b.n	800ec56 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800ec54:	2300      	movs	r3, #0
  }
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	3714      	adds	r7, #20
 800ec5a:	46bd      	mov	sp, r7
 800ec5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec60:	4770      	bx	lr
	...

0800ec64 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b084      	sub	sp, #16
 800ec68:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800ec6e:	4b12      	ldr	r3, [pc, #72]	@ (800ecb8 <ip_reass_tmr+0x54>)
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800ec74:	e018      	b.n	800eca8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	7fdb      	ldrb	r3, [r3, #31]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d00b      	beq.n	800ec96 <ip_reass_tmr+0x32>
      r->timer--;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	7fdb      	ldrb	r3, [r3, #31]
 800ec82:	3b01      	subs	r3, #1
 800ec84:	b2da      	uxtb	r2, r3
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	60fb      	str	r3, [r7, #12]
 800ec94:	e008      	b.n	800eca8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800eca0:	68b9      	ldr	r1, [r7, #8]
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f000 f80a 	bl	800ecbc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d1e3      	bne.n	800ec76 <ip_reass_tmr+0x12>
    }
  }
}
 800ecae:	bf00      	nop
 800ecb0:	bf00      	nop
 800ecb2:	3710      	adds	r7, #16
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}
 800ecb8:	20009230 	.word	0x20009230

0800ecbc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b088      	sub	sp, #32
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
 800ecc4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800ecca:	683a      	ldr	r2, [r7, #0]
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d105      	bne.n	800ecde <ip_reass_free_complete_datagram+0x22>
 800ecd2:	4b45      	ldr	r3, [pc, #276]	@ (800ede8 <ip_reass_free_complete_datagram+0x12c>)
 800ecd4:	22ab      	movs	r2, #171	@ 0xab
 800ecd6:	4945      	ldr	r1, [pc, #276]	@ (800edec <ip_reass_free_complete_datagram+0x130>)
 800ecd8:	4845      	ldr	r0, [pc, #276]	@ (800edf0 <ip_reass_free_complete_datagram+0x134>)
 800ecda:	f000 ffd7 	bl	800fc8c <iprintf>
  if (prev != NULL) {
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d00a      	beq.n	800ecfa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d005      	beq.n	800ecfa <ip_reass_free_complete_datagram+0x3e>
 800ecee:	4b3e      	ldr	r3, [pc, #248]	@ (800ede8 <ip_reass_free_complete_datagram+0x12c>)
 800ecf0:	22ad      	movs	r2, #173	@ 0xad
 800ecf2:	4940      	ldr	r1, [pc, #256]	@ (800edf4 <ip_reass_free_complete_datagram+0x138>)
 800ecf4:	483e      	ldr	r0, [pc, #248]	@ (800edf0 <ip_reass_free_complete_datagram+0x134>)
 800ecf6:	f000 ffc9 	bl	800fc8c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	685b      	ldr	r3, [r3, #4]
 800ecfe:	685b      	ldr	r3, [r3, #4]
 800ed00:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	889b      	ldrh	r3, [r3, #4]
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d12a      	bne.n	800ed62 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	685b      	ldr	r3, [r3, #4]
 800ed10:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	681a      	ldr	r2, [r3, #0]
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800ed1a:	69bb      	ldr	r3, [r7, #24]
 800ed1c:	6858      	ldr	r0, [r3, #4]
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	3308      	adds	r3, #8
 800ed22:	2214      	movs	r2, #20
 800ed24:	4619      	mov	r1, r3
 800ed26:	f001 f8dc 	bl	800fee2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800ed2a:	2101      	movs	r1, #1
 800ed2c:	69b8      	ldr	r0, [r7, #24]
 800ed2e:	f7ff fc51 	bl	800e5d4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800ed32:	69b8      	ldr	r0, [r7, #24]
 800ed34:	f7fd f9e8 	bl	800c108 <pbuf_clen>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ed3c:	8bfa      	ldrh	r2, [r7, #30]
 800ed3e:	8a7b      	ldrh	r3, [r7, #18]
 800ed40:	4413      	add	r3, r2
 800ed42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed46:	db05      	blt.n	800ed54 <ip_reass_free_complete_datagram+0x98>
 800ed48:	4b27      	ldr	r3, [pc, #156]	@ (800ede8 <ip_reass_free_complete_datagram+0x12c>)
 800ed4a:	22bc      	movs	r2, #188	@ 0xbc
 800ed4c:	492a      	ldr	r1, [pc, #168]	@ (800edf8 <ip_reass_free_complete_datagram+0x13c>)
 800ed4e:	4828      	ldr	r0, [pc, #160]	@ (800edf0 <ip_reass_free_complete_datagram+0x134>)
 800ed50:	f000 ff9c 	bl	800fc8c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800ed54:	8bfa      	ldrh	r2, [r7, #30]
 800ed56:	8a7b      	ldrh	r3, [r7, #18]
 800ed58:	4413      	add	r3, r2
 800ed5a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800ed5c:	69b8      	ldr	r0, [r7, #24]
 800ed5e:	f7fd f94b 	bl	800bff8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	685b      	ldr	r3, [r3, #4]
 800ed66:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800ed68:	e01f      	b.n	800edaa <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800ed6a:	69bb      	ldr	r3, [r7, #24]
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	617b      	str	r3, [r7, #20]
    pcur = p;
 800ed70:	69bb      	ldr	r3, [r7, #24]
 800ed72:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800ed7a:	68f8      	ldr	r0, [r7, #12]
 800ed7c:	f7fd f9c4 	bl	800c108 <pbuf_clen>
 800ed80:	4603      	mov	r3, r0
 800ed82:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ed84:	8bfa      	ldrh	r2, [r7, #30]
 800ed86:	8a7b      	ldrh	r3, [r7, #18]
 800ed88:	4413      	add	r3, r2
 800ed8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed8e:	db05      	blt.n	800ed9c <ip_reass_free_complete_datagram+0xe0>
 800ed90:	4b15      	ldr	r3, [pc, #84]	@ (800ede8 <ip_reass_free_complete_datagram+0x12c>)
 800ed92:	22cc      	movs	r2, #204	@ 0xcc
 800ed94:	4918      	ldr	r1, [pc, #96]	@ (800edf8 <ip_reass_free_complete_datagram+0x13c>)
 800ed96:	4816      	ldr	r0, [pc, #88]	@ (800edf0 <ip_reass_free_complete_datagram+0x134>)
 800ed98:	f000 ff78 	bl	800fc8c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800ed9c:	8bfa      	ldrh	r2, [r7, #30]
 800ed9e:	8a7b      	ldrh	r3, [r7, #18]
 800eda0:	4413      	add	r3, r2
 800eda2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800eda4:	68f8      	ldr	r0, [r7, #12]
 800eda6:	f7fd f927 	bl	800bff8 <pbuf_free>
  while (p != NULL) {
 800edaa:	69bb      	ldr	r3, [r7, #24]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d1dc      	bne.n	800ed6a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800edb0:	6839      	ldr	r1, [r7, #0]
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	f000 f8c2 	bl	800ef3c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800edb8:	4b10      	ldr	r3, [pc, #64]	@ (800edfc <ip_reass_free_complete_datagram+0x140>)
 800edba:	881b      	ldrh	r3, [r3, #0]
 800edbc:	8bfa      	ldrh	r2, [r7, #30]
 800edbe:	429a      	cmp	r2, r3
 800edc0:	d905      	bls.n	800edce <ip_reass_free_complete_datagram+0x112>
 800edc2:	4b09      	ldr	r3, [pc, #36]	@ (800ede8 <ip_reass_free_complete_datagram+0x12c>)
 800edc4:	22d2      	movs	r2, #210	@ 0xd2
 800edc6:	490e      	ldr	r1, [pc, #56]	@ (800ee00 <ip_reass_free_complete_datagram+0x144>)
 800edc8:	4809      	ldr	r0, [pc, #36]	@ (800edf0 <ip_reass_free_complete_datagram+0x134>)
 800edca:	f000 ff5f 	bl	800fc8c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800edce:	4b0b      	ldr	r3, [pc, #44]	@ (800edfc <ip_reass_free_complete_datagram+0x140>)
 800edd0:	881a      	ldrh	r2, [r3, #0]
 800edd2:	8bfb      	ldrh	r3, [r7, #30]
 800edd4:	1ad3      	subs	r3, r2, r3
 800edd6:	b29a      	uxth	r2, r3
 800edd8:	4b08      	ldr	r3, [pc, #32]	@ (800edfc <ip_reass_free_complete_datagram+0x140>)
 800edda:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800eddc:	8bfb      	ldrh	r3, [r7, #30]
}
 800edde:	4618      	mov	r0, r3
 800ede0:	3720      	adds	r7, #32
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}
 800ede6:	bf00      	nop
 800ede8:	0801254c 	.word	0x0801254c
 800edec:	08012588 	.word	0x08012588
 800edf0:	08012594 	.word	0x08012594
 800edf4:	080125bc 	.word	0x080125bc
 800edf8:	080125d0 	.word	0x080125d0
 800edfc:	20009234 	.word	0x20009234
 800ee00:	080125f0 	.word	0x080125f0

0800ee04 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b08a      	sub	sp, #40	@ 0x28
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
 800ee0c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800ee12:	2300      	movs	r3, #0
 800ee14:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800ee16:	2300      	movs	r3, #0
 800ee18:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800ee22:	4b28      	ldr	r3, [pc, #160]	@ (800eec4 <ip_reass_remove_oldest_datagram+0xc0>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800ee28:	e030      	b.n	800ee8c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800ee2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee2c:	695a      	ldr	r2, [r3, #20]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	68db      	ldr	r3, [r3, #12]
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d10c      	bne.n	800ee50 <ip_reass_remove_oldest_datagram+0x4c>
 800ee36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee38:	699a      	ldr	r2, [r3, #24]
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	691b      	ldr	r3, [r3, #16]
 800ee3e:	429a      	cmp	r2, r3
 800ee40:	d106      	bne.n	800ee50 <ip_reass_remove_oldest_datagram+0x4c>
 800ee42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee44:	899a      	ldrh	r2, [r3, #12]
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	889b      	ldrh	r3, [r3, #4]
 800ee4a:	b29b      	uxth	r3, r3
 800ee4c:	429a      	cmp	r2, r3
 800ee4e:	d014      	beq.n	800ee7a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800ee50:	693b      	ldr	r3, [r7, #16]
 800ee52:	3301      	adds	r3, #1
 800ee54:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800ee56:	6a3b      	ldr	r3, [r7, #32]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d104      	bne.n	800ee66 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800ee5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee5e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ee60:	69fb      	ldr	r3, [r7, #28]
 800ee62:	61bb      	str	r3, [r7, #24]
 800ee64:	e009      	b.n	800ee7a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800ee66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee68:	7fda      	ldrb	r2, [r3, #31]
 800ee6a:	6a3b      	ldr	r3, [r7, #32]
 800ee6c:	7fdb      	ldrb	r3, [r3, #31]
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	d803      	bhi.n	800ee7a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800ee72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee74:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ee76:	69fb      	ldr	r3, [r7, #28]
 800ee78:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800ee7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d001      	beq.n	800ee86 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800ee82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee84:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800ee86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800ee8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d1cb      	bne.n	800ee2a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800ee92:	6a3b      	ldr	r3, [r7, #32]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d008      	beq.n	800eeaa <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800ee98:	69b9      	ldr	r1, [r7, #24]
 800ee9a:	6a38      	ldr	r0, [r7, #32]
 800ee9c:	f7ff ff0e 	bl	800ecbc <ip_reass_free_complete_datagram>
 800eea0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800eea2:	697a      	ldr	r2, [r7, #20]
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	4413      	add	r3, r2
 800eea8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800eeaa:	697a      	ldr	r2, [r7, #20]
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	429a      	cmp	r2, r3
 800eeb0:	da02      	bge.n	800eeb8 <ip_reass_remove_oldest_datagram+0xb4>
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	2b01      	cmp	r3, #1
 800eeb6:	dcac      	bgt.n	800ee12 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800eeb8:	697b      	ldr	r3, [r7, #20]
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3728      	adds	r7, #40	@ 0x28
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
 800eec2:	bf00      	nop
 800eec4:	20009230 	.word	0x20009230

0800eec8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b084      	sub	sp, #16
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
 800eed0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800eed2:	2001      	movs	r0, #1
 800eed4:	f7fc fa64 	bl	800b3a0 <memp_malloc>
 800eed8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d110      	bne.n	800ef02 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800eee0:	6839      	ldr	r1, [r7, #0]
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f7ff ff8e 	bl	800ee04 <ip_reass_remove_oldest_datagram>
 800eee8:	4602      	mov	r2, r0
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	4293      	cmp	r3, r2
 800eeee:	dc03      	bgt.n	800eef8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800eef0:	2001      	movs	r0, #1
 800eef2:	f7fc fa55 	bl	800b3a0 <memp_malloc>
 800eef6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d101      	bne.n	800ef02 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800eefe:	2300      	movs	r3, #0
 800ef00:	e016      	b.n	800ef30 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800ef02:	2220      	movs	r2, #32
 800ef04:	2100      	movs	r1, #0
 800ef06:	68f8      	ldr	r0, [r7, #12]
 800ef08:	f000 ff75 	bl	800fdf6 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	220f      	movs	r2, #15
 800ef10:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800ef12:	4b09      	ldr	r3, [pc, #36]	@ (800ef38 <ip_reass_enqueue_new_datagram+0x70>)
 800ef14:	681a      	ldr	r2, [r3, #0]
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800ef1a:	4a07      	ldr	r2, [pc, #28]	@ (800ef38 <ip_reass_enqueue_new_datagram+0x70>)
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	3308      	adds	r3, #8
 800ef24:	2214      	movs	r2, #20
 800ef26:	6879      	ldr	r1, [r7, #4]
 800ef28:	4618      	mov	r0, r3
 800ef2a:	f000 ffda 	bl	800fee2 <memcpy>
  return ipr;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3710      	adds	r7, #16
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd80      	pop	{r7, pc}
 800ef38:	20009230 	.word	0x20009230

0800ef3c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b082      	sub	sp, #8
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
 800ef44:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800ef46:	4b10      	ldr	r3, [pc, #64]	@ (800ef88 <ip_reass_dequeue_datagram+0x4c>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	687a      	ldr	r2, [r7, #4]
 800ef4c:	429a      	cmp	r2, r3
 800ef4e:	d104      	bne.n	800ef5a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	4a0c      	ldr	r2, [pc, #48]	@ (800ef88 <ip_reass_dequeue_datagram+0x4c>)
 800ef56:	6013      	str	r3, [r2, #0]
 800ef58:	e00d      	b.n	800ef76 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800ef5a:	683b      	ldr	r3, [r7, #0]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d106      	bne.n	800ef6e <ip_reass_dequeue_datagram+0x32>
 800ef60:	4b0a      	ldr	r3, [pc, #40]	@ (800ef8c <ip_reass_dequeue_datagram+0x50>)
 800ef62:	f240 1245 	movw	r2, #325	@ 0x145
 800ef66:	490a      	ldr	r1, [pc, #40]	@ (800ef90 <ip_reass_dequeue_datagram+0x54>)
 800ef68:	480a      	ldr	r0, [pc, #40]	@ (800ef94 <ip_reass_dequeue_datagram+0x58>)
 800ef6a:	f000 fe8f 	bl	800fc8c <iprintf>
    prev->next = ipr->next;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	681a      	ldr	r2, [r3, #0]
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800ef76:	6879      	ldr	r1, [r7, #4]
 800ef78:	2001      	movs	r0, #1
 800ef7a:	f7fc fa5d 	bl	800b438 <memp_free>
}
 800ef7e:	bf00      	nop
 800ef80:	3708      	adds	r7, #8
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	20009230 	.word	0x20009230
 800ef8c:	0801254c 	.word	0x0801254c
 800ef90:	08012614 	.word	0x08012614
 800ef94:	08012594 	.word	0x08012594

0800ef98 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b08c      	sub	sp, #48	@ 0x30
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	60f8      	str	r0, [r7, #12]
 800efa0:	60b9      	str	r1, [r7, #8]
 800efa2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800efa4:	2300      	movs	r3, #0
 800efa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800efa8:	2301      	movs	r3, #1
 800efaa:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800efac:	68bb      	ldr	r3, [r7, #8]
 800efae:	685b      	ldr	r3, [r3, #4]
 800efb0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800efb2:	69fb      	ldr	r3, [r7, #28]
 800efb4:	885b      	ldrh	r3, [r3, #2]
 800efb6:	b29b      	uxth	r3, r3
 800efb8:	4618      	mov	r0, r3
 800efba:	f7fb faeb 	bl	800a594 <lwip_htons>
 800efbe:	4603      	mov	r3, r0
 800efc0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800efc2:	69fb      	ldr	r3, [r7, #28]
 800efc4:	781b      	ldrb	r3, [r3, #0]
 800efc6:	f003 030f 	and.w	r3, r3, #15
 800efca:	b2db      	uxtb	r3, r3
 800efcc:	009b      	lsls	r3, r3, #2
 800efce:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800efd0:	7e7b      	ldrb	r3, [r7, #25]
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	8b7a      	ldrh	r2, [r7, #26]
 800efd6:	429a      	cmp	r2, r3
 800efd8:	d202      	bcs.n	800efe0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800efda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800efde:	e135      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800efe0:	7e7b      	ldrb	r3, [r7, #25]
 800efe2:	b29b      	uxth	r3, r3
 800efe4:	8b7a      	ldrh	r2, [r7, #26]
 800efe6:	1ad3      	subs	r3, r2, r3
 800efe8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800efea:	69fb      	ldr	r3, [r7, #28]
 800efec:	88db      	ldrh	r3, [r3, #6]
 800efee:	b29b      	uxth	r3, r3
 800eff0:	4618      	mov	r0, r3
 800eff2:	f7fb facf 	bl	800a594 <lwip_htons>
 800eff6:	4603      	mov	r3, r0
 800eff8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800effc:	b29b      	uxth	r3, r3
 800effe:	00db      	lsls	r3, r3, #3
 800f000:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	685b      	ldr	r3, [r3, #4]
 800f006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800f008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f00a:	2200      	movs	r2, #0
 800f00c:	701a      	strb	r2, [r3, #0]
 800f00e:	2200      	movs	r2, #0
 800f010:	705a      	strb	r2, [r3, #1]
 800f012:	2200      	movs	r2, #0
 800f014:	709a      	strb	r2, [r3, #2]
 800f016:	2200      	movs	r2, #0
 800f018:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800f01a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f01c:	8afa      	ldrh	r2, [r7, #22]
 800f01e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800f020:	8afa      	ldrh	r2, [r7, #22]
 800f022:	8b7b      	ldrh	r3, [r7, #26]
 800f024:	4413      	add	r3, r2
 800f026:	b29a      	uxth	r2, r3
 800f028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f02a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800f02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f02e:	88db      	ldrh	r3, [r3, #6]
 800f030:	b29b      	uxth	r3, r3
 800f032:	8afa      	ldrh	r2, [r7, #22]
 800f034:	429a      	cmp	r2, r3
 800f036:	d902      	bls.n	800f03e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f038:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f03c:	e106      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	685b      	ldr	r3, [r3, #4]
 800f042:	627b      	str	r3, [r7, #36]	@ 0x24
 800f044:	e068      	b.n	800f118 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800f046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f048:	685b      	ldr	r3, [r3, #4]
 800f04a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800f04c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f04e:	889b      	ldrh	r3, [r3, #4]
 800f050:	b29a      	uxth	r2, r3
 800f052:	693b      	ldr	r3, [r7, #16]
 800f054:	889b      	ldrh	r3, [r3, #4]
 800f056:	b29b      	uxth	r3, r3
 800f058:	429a      	cmp	r2, r3
 800f05a:	d235      	bcs.n	800f0c8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800f05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f05e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f060:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800f062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f064:	2b00      	cmp	r3, #0
 800f066:	d020      	beq.n	800f0aa <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800f068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f06a:	889b      	ldrh	r3, [r3, #4]
 800f06c:	b29a      	uxth	r2, r3
 800f06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f070:	88db      	ldrh	r3, [r3, #6]
 800f072:	b29b      	uxth	r3, r3
 800f074:	429a      	cmp	r2, r3
 800f076:	d307      	bcc.n	800f088 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800f078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f07a:	88db      	ldrh	r3, [r3, #6]
 800f07c:	b29a      	uxth	r2, r3
 800f07e:	693b      	ldr	r3, [r7, #16]
 800f080:	889b      	ldrh	r3, [r3, #4]
 800f082:	b29b      	uxth	r3, r3
 800f084:	429a      	cmp	r2, r3
 800f086:	d902      	bls.n	800f08e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f088:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f08c:	e0de      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800f08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f090:	68ba      	ldr	r2, [r7, #8]
 800f092:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800f094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f096:	88db      	ldrh	r3, [r3, #6]
 800f098:	b29a      	uxth	r2, r3
 800f09a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f09c:	889b      	ldrh	r3, [r3, #4]
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	429a      	cmp	r2, r3
 800f0a2:	d03d      	beq.n	800f120 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800f0a8:	e03a      	b.n	800f120 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800f0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0ac:	88db      	ldrh	r3, [r3, #6]
 800f0ae:	b29a      	uxth	r2, r3
 800f0b0:	693b      	ldr	r3, [r7, #16]
 800f0b2:	889b      	ldrh	r3, [r3, #4]
 800f0b4:	b29b      	uxth	r3, r3
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d902      	bls.n	800f0c0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f0ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f0be:	e0c5      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	68ba      	ldr	r2, [r7, #8]
 800f0c4:	605a      	str	r2, [r3, #4]
      break;
 800f0c6:	e02b      	b.n	800f120 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800f0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0ca:	889b      	ldrh	r3, [r3, #4]
 800f0cc:	b29a      	uxth	r2, r3
 800f0ce:	693b      	ldr	r3, [r7, #16]
 800f0d0:	889b      	ldrh	r3, [r3, #4]
 800f0d2:	b29b      	uxth	r3, r3
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d102      	bne.n	800f0de <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f0d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f0dc:	e0b6      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800f0de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0e0:	889b      	ldrh	r3, [r3, #4]
 800f0e2:	b29a      	uxth	r2, r3
 800f0e4:	693b      	ldr	r3, [r7, #16]
 800f0e6:	88db      	ldrh	r3, [r3, #6]
 800f0e8:	b29b      	uxth	r3, r3
 800f0ea:	429a      	cmp	r2, r3
 800f0ec:	d202      	bcs.n	800f0f4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f0ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f0f2:	e0ab      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800f0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d009      	beq.n	800f10e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800f0fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0fc:	88db      	ldrh	r3, [r3, #6]
 800f0fe:	b29a      	uxth	r2, r3
 800f100:	693b      	ldr	r3, [r7, #16]
 800f102:	889b      	ldrh	r3, [r3, #4]
 800f104:	b29b      	uxth	r3, r3
 800f106:	429a      	cmp	r2, r3
 800f108:	d001      	beq.n	800f10e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f10a:	2300      	movs	r3, #0
 800f10c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800f10e:	693b      	ldr	r3, [r7, #16]
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800f114:	693b      	ldr	r3, [r7, #16]
 800f116:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800f118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d193      	bne.n	800f046 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800f11e:	e000      	b.n	800f122 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800f120:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800f122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f124:	2b00      	cmp	r3, #0
 800f126:	d12d      	bne.n	800f184 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800f128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d01c      	beq.n	800f168 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800f12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f130:	88db      	ldrh	r3, [r3, #6]
 800f132:	b29a      	uxth	r2, r3
 800f134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f136:	889b      	ldrh	r3, [r3, #4]
 800f138:	b29b      	uxth	r3, r3
 800f13a:	429a      	cmp	r2, r3
 800f13c:	d906      	bls.n	800f14c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800f13e:	4b45      	ldr	r3, [pc, #276]	@ (800f254 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f140:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800f144:	4944      	ldr	r1, [pc, #272]	@ (800f258 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800f146:	4845      	ldr	r0, [pc, #276]	@ (800f25c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f148:	f000 fda0 	bl	800fc8c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800f14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f14e:	68ba      	ldr	r2, [r7, #8]
 800f150:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800f152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f154:	88db      	ldrh	r3, [r3, #6]
 800f156:	b29a      	uxth	r2, r3
 800f158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f15a:	889b      	ldrh	r3, [r3, #4]
 800f15c:	b29b      	uxth	r3, r3
 800f15e:	429a      	cmp	r2, r3
 800f160:	d010      	beq.n	800f184 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800f162:	2300      	movs	r3, #0
 800f164:	623b      	str	r3, [r7, #32]
 800f166:	e00d      	b.n	800f184 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d006      	beq.n	800f17e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800f170:	4b38      	ldr	r3, [pc, #224]	@ (800f254 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f172:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800f176:	493a      	ldr	r1, [pc, #232]	@ (800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800f178:	4838      	ldr	r0, [pc, #224]	@ (800f25c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f17a:	f000 fd87 	bl	800fc8c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	68ba      	ldr	r2, [r7, #8]
 800f182:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d105      	bne.n	800f196 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	7f9b      	ldrb	r3, [r3, #30]
 800f18e:	f003 0301 	and.w	r3, r3, #1
 800f192:	2b00      	cmp	r3, #0
 800f194:	d059      	beq.n	800f24a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800f196:	6a3b      	ldr	r3, [r7, #32]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d04f      	beq.n	800f23c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	685b      	ldr	r3, [r3, #4]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d006      	beq.n	800f1b2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	685b      	ldr	r3, [r3, #4]
 800f1a8:	685b      	ldr	r3, [r3, #4]
 800f1aa:	889b      	ldrh	r3, [r3, #4]
 800f1ac:	b29b      	uxth	r3, r3
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d002      	beq.n	800f1b8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	623b      	str	r3, [r7, #32]
 800f1b6:	e041      	b.n	800f23c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800f1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800f1bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800f1c2:	e012      	b.n	800f1ea <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800f1c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1c6:	685b      	ldr	r3, [r3, #4]
 800f1c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800f1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1cc:	88db      	ldrh	r3, [r3, #6]
 800f1ce:	b29a      	uxth	r2, r3
 800f1d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1d2:	889b      	ldrh	r3, [r3, #4]
 800f1d4:	b29b      	uxth	r3, r3
 800f1d6:	429a      	cmp	r2, r3
 800f1d8:	d002      	beq.n	800f1e0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800f1da:	2300      	movs	r3, #0
 800f1dc:	623b      	str	r3, [r7, #32]
            break;
 800f1de:	e007      	b.n	800f1f0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800f1e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1e2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800f1e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800f1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d1e9      	bne.n	800f1c4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800f1f0:	6a3b      	ldr	r3, [r7, #32]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d022      	beq.n	800f23c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	685b      	ldr	r3, [r3, #4]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d106      	bne.n	800f20c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800f1fe:	4b15      	ldr	r3, [pc, #84]	@ (800f254 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f200:	f240 12df 	movw	r2, #479	@ 0x1df
 800f204:	4917      	ldr	r1, [pc, #92]	@ (800f264 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f206:	4815      	ldr	r0, [pc, #84]	@ (800f25c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f208:	f000 fd40 	bl	800fc8c <iprintf>
          LWIP_ASSERT("sanity check",
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	685b      	ldr	r3, [r3, #4]
 800f210:	685b      	ldr	r3, [r3, #4]
 800f212:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f214:	429a      	cmp	r2, r3
 800f216:	d106      	bne.n	800f226 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800f218:	4b0e      	ldr	r3, [pc, #56]	@ (800f254 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f21a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800f21e:	4911      	ldr	r1, [pc, #68]	@ (800f264 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f220:	480e      	ldr	r0, [pc, #56]	@ (800f25c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f222:	f000 fd33 	bl	800fc8c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800f226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d006      	beq.n	800f23c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800f22e:	4b09      	ldr	r3, [pc, #36]	@ (800f254 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f230:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800f234:	490c      	ldr	r1, [pc, #48]	@ (800f268 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800f236:	4809      	ldr	r0, [pc, #36]	@ (800f25c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f238:	f000 fd28 	bl	800fc8c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800f23c:	6a3b      	ldr	r3, [r7, #32]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	bf14      	ite	ne
 800f242:	2301      	movne	r3, #1
 800f244:	2300      	moveq	r3, #0
 800f246:	b2db      	uxtb	r3, r3
 800f248:	e000      	b.n	800f24c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800f24a:	2300      	movs	r3, #0
}
 800f24c:	4618      	mov	r0, r3
 800f24e:	3730      	adds	r7, #48	@ 0x30
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}
 800f254:	0801254c 	.word	0x0801254c
 800f258:	08012630 	.word	0x08012630
 800f25c:	08012594 	.word	0x08012594
 800f260:	08012650 	.word	0x08012650
 800f264:	08012688 	.word	0x08012688
 800f268:	08012698 	.word	0x08012698

0800f26c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	b08e      	sub	sp, #56	@ 0x38
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800f27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	f003 030f 	and.w	r3, r3, #15
 800f282:	b2db      	uxtb	r3, r3
 800f284:	009b      	lsls	r3, r3, #2
 800f286:	b2db      	uxtb	r3, r3
 800f288:	2b14      	cmp	r3, #20
 800f28a:	f040 8171 	bne.w	800f570 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800f28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f290:	88db      	ldrh	r3, [r3, #6]
 800f292:	b29b      	uxth	r3, r3
 800f294:	4618      	mov	r0, r3
 800f296:	f7fb f97d 	bl	800a594 <lwip_htons>
 800f29a:	4603      	mov	r3, r0
 800f29c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f2a0:	b29b      	uxth	r3, r3
 800f2a2:	00db      	lsls	r3, r3, #3
 800f2a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800f2a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2a8:	885b      	ldrh	r3, [r3, #2]
 800f2aa:	b29b      	uxth	r3, r3
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	f7fb f971 	bl	800a594 <lwip_htons>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800f2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b8:	781b      	ldrb	r3, [r3, #0]
 800f2ba:	f003 030f 	and.w	r3, r3, #15
 800f2be:	b2db      	uxtb	r3, r3
 800f2c0:	009b      	lsls	r3, r3, #2
 800f2c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800f2c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f2ca:	b29b      	uxth	r3, r3
 800f2cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f2ce:	429a      	cmp	r2, r3
 800f2d0:	f0c0 8150 	bcc.w	800f574 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800f2d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f2d8:	b29b      	uxth	r3, r3
 800f2da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f2dc:	1ad3      	subs	r3, r2, r3
 800f2de:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f7fc ff11 	bl	800c108 <pbuf_clen>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800f2ea:	4b8c      	ldr	r3, [pc, #560]	@ (800f51c <ip4_reass+0x2b0>)
 800f2ec:	881b      	ldrh	r3, [r3, #0]
 800f2ee:	461a      	mov	r2, r3
 800f2f0:	8c3b      	ldrh	r3, [r7, #32]
 800f2f2:	4413      	add	r3, r2
 800f2f4:	2b0a      	cmp	r3, #10
 800f2f6:	dd10      	ble.n	800f31a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f2f8:	8c3b      	ldrh	r3, [r7, #32]
 800f2fa:	4619      	mov	r1, r3
 800f2fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2fe:	f7ff fd81 	bl	800ee04 <ip_reass_remove_oldest_datagram>
 800f302:	4603      	mov	r3, r0
 800f304:	2b00      	cmp	r3, #0
 800f306:	f000 8137 	beq.w	800f578 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800f30a:	4b84      	ldr	r3, [pc, #528]	@ (800f51c <ip4_reass+0x2b0>)
 800f30c:	881b      	ldrh	r3, [r3, #0]
 800f30e:	461a      	mov	r2, r3
 800f310:	8c3b      	ldrh	r3, [r7, #32]
 800f312:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f314:	2b0a      	cmp	r3, #10
 800f316:	f300 812f 	bgt.w	800f578 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f31a:	4b81      	ldr	r3, [pc, #516]	@ (800f520 <ip4_reass+0x2b4>)
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f320:	e015      	b.n	800f34e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800f322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f324:	695a      	ldr	r2, [r3, #20]
 800f326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f328:	68db      	ldr	r3, [r3, #12]
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d10c      	bne.n	800f348 <ip4_reass+0xdc>
 800f32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f330:	699a      	ldr	r2, [r3, #24]
 800f332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f334:	691b      	ldr	r3, [r3, #16]
 800f336:	429a      	cmp	r2, r3
 800f338:	d106      	bne.n	800f348 <ip4_reass+0xdc>
 800f33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f33c:	899a      	ldrh	r2, [r3, #12]
 800f33e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f340:	889b      	ldrh	r3, [r3, #4]
 800f342:	b29b      	uxth	r3, r3
 800f344:	429a      	cmp	r2, r3
 800f346:	d006      	beq.n	800f356 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f350:	2b00      	cmp	r3, #0
 800f352:	d1e6      	bne.n	800f322 <ip4_reass+0xb6>
 800f354:	e000      	b.n	800f358 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800f356:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800f358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d109      	bne.n	800f372 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800f35e:	8c3b      	ldrh	r3, [r7, #32]
 800f360:	4619      	mov	r1, r3
 800f362:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f364:	f7ff fdb0 	bl	800eec8 <ip_reass_enqueue_new_datagram>
 800f368:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800f36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d11c      	bne.n	800f3aa <ip4_reass+0x13e>
      goto nullreturn;
 800f370:	e105      	b.n	800f57e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f374:	88db      	ldrh	r3, [r3, #6]
 800f376:	b29b      	uxth	r3, r3
 800f378:	4618      	mov	r0, r3
 800f37a:	f7fb f90b 	bl	800a594 <lwip_htons>
 800f37e:	4603      	mov	r3, r0
 800f380:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f384:	2b00      	cmp	r3, #0
 800f386:	d110      	bne.n	800f3aa <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800f388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f38a:	89db      	ldrh	r3, [r3, #14]
 800f38c:	4618      	mov	r0, r3
 800f38e:	f7fb f901 	bl	800a594 <lwip_htons>
 800f392:	4603      	mov	r3, r0
 800f394:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d006      	beq.n	800f3aa <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800f39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f39e:	3308      	adds	r3, #8
 800f3a0:	2214      	movs	r2, #20
 800f3a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	f000 fd9c 	bl	800fee2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800f3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ac:	88db      	ldrh	r3, [r3, #6]
 800f3ae:	b29b      	uxth	r3, r3
 800f3b0:	f003 0320 	and.w	r3, r3, #32
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	bf0c      	ite	eq
 800f3b8:	2301      	moveq	r3, #1
 800f3ba:	2300      	movne	r3, #0
 800f3bc:	b2db      	uxtb	r3, r3
 800f3be:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800f3c0:	69fb      	ldr	r3, [r7, #28]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d00e      	beq.n	800f3e4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800f3c6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f3c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f3ca:	4413      	add	r3, r2
 800f3cc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800f3ce:	8b7a      	ldrh	r2, [r7, #26]
 800f3d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f3d2:	429a      	cmp	r2, r3
 800f3d4:	f0c0 80a0 	bcc.w	800f518 <ip4_reass+0x2ac>
 800f3d8:	8b7b      	ldrh	r3, [r7, #26]
 800f3da:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	f200 809a 	bhi.w	800f518 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800f3e4:	69fa      	ldr	r2, [r7, #28]
 800f3e6:	6879      	ldr	r1, [r7, #4]
 800f3e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f3ea:	f7ff fdd5 	bl	800ef98 <ip_reass_chain_frag_into_datagram_and_validate>
 800f3ee:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800f3f0:	697b      	ldr	r3, [r7, #20]
 800f3f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f3f6:	f000 809b 	beq.w	800f530 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800f3fa:	4b48      	ldr	r3, [pc, #288]	@ (800f51c <ip4_reass+0x2b0>)
 800f3fc:	881a      	ldrh	r2, [r3, #0]
 800f3fe:	8c3b      	ldrh	r3, [r7, #32]
 800f400:	4413      	add	r3, r2
 800f402:	b29a      	uxth	r2, r3
 800f404:	4b45      	ldr	r3, [pc, #276]	@ (800f51c <ip4_reass+0x2b0>)
 800f406:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800f408:	69fb      	ldr	r3, [r7, #28]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d00d      	beq.n	800f42a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800f40e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f410:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f412:	4413      	add	r3, r2
 800f414:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800f416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f418:	8a7a      	ldrh	r2, [r7, #18]
 800f41a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800f41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f41e:	7f9b      	ldrb	r3, [r3, #30]
 800f420:	f043 0301 	orr.w	r3, r3, #1
 800f424:	b2da      	uxtb	r2, r3
 800f426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f428:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800f42a:	697b      	ldr	r3, [r7, #20]
 800f42c:	2b01      	cmp	r3, #1
 800f42e:	d171      	bne.n	800f514 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800f430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f432:	8b9b      	ldrh	r3, [r3, #28]
 800f434:	3314      	adds	r3, #20
 800f436:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800f438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f43a:	685b      	ldr	r3, [r3, #4]
 800f43c:	685b      	ldr	r3, [r3, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800f442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f444:	685b      	ldr	r3, [r3, #4]
 800f446:	685b      	ldr	r3, [r3, #4]
 800f448:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800f44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f44c:	3308      	adds	r3, #8
 800f44e:	2214      	movs	r2, #20
 800f450:	4619      	mov	r1, r3
 800f452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f454:	f000 fd45 	bl	800fee2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800f458:	8a3b      	ldrh	r3, [r7, #16]
 800f45a:	4618      	mov	r0, r3
 800f45c:	f7fb f89a 	bl	800a594 <lwip_htons>
 800f460:	4603      	mov	r3, r0
 800f462:	461a      	mov	r2, r3
 800f464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f466:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800f468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f46a:	2200      	movs	r2, #0
 800f46c:	719a      	strb	r2, [r3, #6]
 800f46e:	2200      	movs	r2, #0
 800f470:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800f472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f474:	2200      	movs	r2, #0
 800f476:	729a      	strb	r2, [r3, #10]
 800f478:	2200      	movs	r2, #0
 800f47a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800f47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f47e:	685b      	ldr	r3, [r3, #4]
 800f480:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800f482:	e00d      	b.n	800f4a0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800f484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f486:	685b      	ldr	r3, [r3, #4]
 800f488:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800f48a:	2114      	movs	r1, #20
 800f48c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f48e:	f7fc fd2d 	bl	800beec <pbuf_remove_header>
      pbuf_cat(p, r);
 800f492:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f494:	6878      	ldr	r0, [r7, #4]
 800f496:	f7fc fe71 	bl	800c17c <pbuf_cat>
      r = iprh->next_pbuf;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800f4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d1ee      	bne.n	800f484 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800f4a6:	4b1e      	ldr	r3, [pc, #120]	@ (800f520 <ip4_reass+0x2b4>)
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d102      	bne.n	800f4b6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4b4:	e010      	b.n	800f4d8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f4b6:	4b1a      	ldr	r3, [pc, #104]	@ (800f520 <ip4_reass+0x2b4>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4bc:	e007      	b.n	800f4ce <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800f4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	d006      	beq.n	800f4d6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d1f4      	bne.n	800f4be <ip4_reass+0x252>
 800f4d4:	e000      	b.n	800f4d8 <ip4_reass+0x26c>
          break;
 800f4d6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800f4d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f4da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4dc:	f7ff fd2e 	bl	800ef3c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f7fc fe11 	bl	800c108 <pbuf_clen>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800f4ea:	4b0c      	ldr	r3, [pc, #48]	@ (800f51c <ip4_reass+0x2b0>)
 800f4ec:	881b      	ldrh	r3, [r3, #0]
 800f4ee:	8c3a      	ldrh	r2, [r7, #32]
 800f4f0:	429a      	cmp	r2, r3
 800f4f2:	d906      	bls.n	800f502 <ip4_reass+0x296>
 800f4f4:	4b0b      	ldr	r3, [pc, #44]	@ (800f524 <ip4_reass+0x2b8>)
 800f4f6:	f240 229b 	movw	r2, #667	@ 0x29b
 800f4fa:	490b      	ldr	r1, [pc, #44]	@ (800f528 <ip4_reass+0x2bc>)
 800f4fc:	480b      	ldr	r0, [pc, #44]	@ (800f52c <ip4_reass+0x2c0>)
 800f4fe:	f000 fbc5 	bl	800fc8c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800f502:	4b06      	ldr	r3, [pc, #24]	@ (800f51c <ip4_reass+0x2b0>)
 800f504:	881a      	ldrh	r2, [r3, #0]
 800f506:	8c3b      	ldrh	r3, [r7, #32]
 800f508:	1ad3      	subs	r3, r2, r3
 800f50a:	b29a      	uxth	r2, r3
 800f50c:	4b03      	ldr	r3, [pc, #12]	@ (800f51c <ip4_reass+0x2b0>)
 800f50e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	e038      	b.n	800f586 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800f514:	2300      	movs	r3, #0
 800f516:	e036      	b.n	800f586 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800f518:	bf00      	nop
 800f51a:	e00a      	b.n	800f532 <ip4_reass+0x2c6>
 800f51c:	20009234 	.word	0x20009234
 800f520:	20009230 	.word	0x20009230
 800f524:	0801254c 	.word	0x0801254c
 800f528:	080126bc 	.word	0x080126bc
 800f52c:	08012594 	.word	0x08012594
    goto nullreturn_ipr;
 800f530:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800f532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f534:	2b00      	cmp	r3, #0
 800f536:	d106      	bne.n	800f546 <ip4_reass+0x2da>
 800f538:	4b15      	ldr	r3, [pc, #84]	@ (800f590 <ip4_reass+0x324>)
 800f53a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800f53e:	4915      	ldr	r1, [pc, #84]	@ (800f594 <ip4_reass+0x328>)
 800f540:	4815      	ldr	r0, [pc, #84]	@ (800f598 <ip4_reass+0x32c>)
 800f542:	f000 fba3 	bl	800fc8c <iprintf>
  if (ipr->p == NULL) {
 800f546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f548:	685b      	ldr	r3, [r3, #4]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d116      	bne.n	800f57c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800f54e:	4b13      	ldr	r3, [pc, #76]	@ (800f59c <ip4_reass+0x330>)
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f554:	429a      	cmp	r2, r3
 800f556:	d006      	beq.n	800f566 <ip4_reass+0x2fa>
 800f558:	4b0d      	ldr	r3, [pc, #52]	@ (800f590 <ip4_reass+0x324>)
 800f55a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800f55e:	4910      	ldr	r1, [pc, #64]	@ (800f5a0 <ip4_reass+0x334>)
 800f560:	480d      	ldr	r0, [pc, #52]	@ (800f598 <ip4_reass+0x32c>)
 800f562:	f000 fb93 	bl	800fc8c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800f566:	2100      	movs	r1, #0
 800f568:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f56a:	f7ff fce7 	bl	800ef3c <ip_reass_dequeue_datagram>
 800f56e:	e006      	b.n	800f57e <ip4_reass+0x312>
    goto nullreturn;
 800f570:	bf00      	nop
 800f572:	e004      	b.n	800f57e <ip4_reass+0x312>
    goto nullreturn;
 800f574:	bf00      	nop
 800f576:	e002      	b.n	800f57e <ip4_reass+0x312>
      goto nullreturn;
 800f578:	bf00      	nop
 800f57a:	e000      	b.n	800f57e <ip4_reass+0x312>
  }

nullreturn:
 800f57c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f7fc fd3a 	bl	800bff8 <pbuf_free>
  return NULL;
 800f584:	2300      	movs	r3, #0
}
 800f586:	4618      	mov	r0, r3
 800f588:	3738      	adds	r7, #56	@ 0x38
 800f58a:	46bd      	mov	sp, r7
 800f58c:	bd80      	pop	{r7, pc}
 800f58e:	bf00      	nop
 800f590:	0801254c 	.word	0x0801254c
 800f594:	080126d8 	.word	0x080126d8
 800f598:	08012594 	.word	0x08012594
 800f59c:	20009230 	.word	0x20009230
 800f5a0:	080126e4 	.word	0x080126e4

0800f5a4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800f5a8:	2002      	movs	r0, #2
 800f5aa:	f7fb fef9 	bl	800b3a0 <memp_malloc>
 800f5ae:	4603      	mov	r3, r0
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	bd80      	pop	{r7, pc}

0800f5b4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b082      	sub	sp, #8
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d106      	bne.n	800f5d0 <ip_frag_free_pbuf_custom_ref+0x1c>
 800f5c2:	4b07      	ldr	r3, [pc, #28]	@ (800f5e0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800f5c4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800f5c8:	4906      	ldr	r1, [pc, #24]	@ (800f5e4 <ip_frag_free_pbuf_custom_ref+0x30>)
 800f5ca:	4807      	ldr	r0, [pc, #28]	@ (800f5e8 <ip_frag_free_pbuf_custom_ref+0x34>)
 800f5cc:	f000 fb5e 	bl	800fc8c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800f5d0:	6879      	ldr	r1, [r7, #4]
 800f5d2:	2002      	movs	r0, #2
 800f5d4:	f7fb ff30 	bl	800b438 <memp_free>
}
 800f5d8:	bf00      	nop
 800f5da:	3708      	adds	r7, #8
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	bd80      	pop	{r7, pc}
 800f5e0:	0801254c 	.word	0x0801254c
 800f5e4:	08012704 	.word	0x08012704
 800f5e8:	08012594 	.word	0x08012594

0800f5ec <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d106      	bne.n	800f60c <ipfrag_free_pbuf_custom+0x20>
 800f5fe:	4b11      	ldr	r3, [pc, #68]	@ (800f644 <ipfrag_free_pbuf_custom+0x58>)
 800f600:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800f604:	4910      	ldr	r1, [pc, #64]	@ (800f648 <ipfrag_free_pbuf_custom+0x5c>)
 800f606:	4811      	ldr	r0, [pc, #68]	@ (800f64c <ipfrag_free_pbuf_custom+0x60>)
 800f608:	f000 fb40 	bl	800fc8c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800f60c:	68fa      	ldr	r2, [r7, #12]
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	429a      	cmp	r2, r3
 800f612:	d006      	beq.n	800f622 <ipfrag_free_pbuf_custom+0x36>
 800f614:	4b0b      	ldr	r3, [pc, #44]	@ (800f644 <ipfrag_free_pbuf_custom+0x58>)
 800f616:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800f61a:	490d      	ldr	r1, [pc, #52]	@ (800f650 <ipfrag_free_pbuf_custom+0x64>)
 800f61c:	480b      	ldr	r0, [pc, #44]	@ (800f64c <ipfrag_free_pbuf_custom+0x60>)
 800f61e:	f000 fb35 	bl	800fc8c <iprintf>
  if (pcr->original != NULL) {
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	695b      	ldr	r3, [r3, #20]
 800f626:	2b00      	cmp	r3, #0
 800f628:	d004      	beq.n	800f634 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	695b      	ldr	r3, [r3, #20]
 800f62e:	4618      	mov	r0, r3
 800f630:	f7fc fce2 	bl	800bff8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800f634:	68f8      	ldr	r0, [r7, #12]
 800f636:	f7ff ffbd 	bl	800f5b4 <ip_frag_free_pbuf_custom_ref>
}
 800f63a:	bf00      	nop
 800f63c:	3710      	adds	r7, #16
 800f63e:	46bd      	mov	sp, r7
 800f640:	bd80      	pop	{r7, pc}
 800f642:	bf00      	nop
 800f644:	0801254c 	.word	0x0801254c
 800f648:	08012710 	.word	0x08012710
 800f64c:	08012594 	.word	0x08012594
 800f650:	0801271c 	.word	0x0801271c

0800f654 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b094      	sub	sp, #80	@ 0x50
 800f658:	af02      	add	r7, sp, #8
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800f660:	2300      	movs	r3, #0
 800f662:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f66a:	3b14      	subs	r3, #20
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	da00      	bge.n	800f672 <ip4_frag+0x1e>
 800f670:	3307      	adds	r3, #7
 800f672:	10db      	asrs	r3, r3, #3
 800f674:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800f676:	2314      	movs	r3, #20
 800f678:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	685b      	ldr	r3, [r3, #4]
 800f67e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800f680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f682:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800f684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f686:	781b      	ldrb	r3, [r3, #0]
 800f688:	f003 030f 	and.w	r3, r3, #15
 800f68c:	b2db      	uxtb	r3, r3
 800f68e:	009b      	lsls	r3, r3, #2
 800f690:	b2db      	uxtb	r3, r3
 800f692:	2b14      	cmp	r3, #20
 800f694:	d002      	beq.n	800f69c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800f696:	f06f 0305 	mvn.w	r3, #5
 800f69a:	e110      	b.n	800f8be <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	895b      	ldrh	r3, [r3, #10]
 800f6a0:	2b13      	cmp	r3, #19
 800f6a2:	d809      	bhi.n	800f6b8 <ip4_frag+0x64>
 800f6a4:	4b88      	ldr	r3, [pc, #544]	@ (800f8c8 <ip4_frag+0x274>)
 800f6a6:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800f6aa:	4988      	ldr	r1, [pc, #544]	@ (800f8cc <ip4_frag+0x278>)
 800f6ac:	4888      	ldr	r0, [pc, #544]	@ (800f8d0 <ip4_frag+0x27c>)
 800f6ae:	f000 faed 	bl	800fc8c <iprintf>
 800f6b2:	f06f 0305 	mvn.w	r3, #5
 800f6b6:	e102      	b.n	800f8be <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800f6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6ba:	88db      	ldrh	r3, [r3, #6]
 800f6bc:	b29b      	uxth	r3, r3
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fa ff68 	bl	800a594 <lwip_htons>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800f6c8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f6ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f6ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800f6d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f6d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	891b      	ldrh	r3, [r3, #8]
 800f6de:	3b14      	subs	r3, #20
 800f6e0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800f6e4:	e0e1      	b.n	800f8aa <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800f6e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f6e8:	00db      	lsls	r3, r3, #3
 800f6ea:	b29b      	uxth	r3, r3
 800f6ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f6f0:	4293      	cmp	r3, r2
 800f6f2:	bf28      	it	cs
 800f6f4:	4613      	movcs	r3, r2
 800f6f6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800f6f8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f6fc:	2114      	movs	r1, #20
 800f6fe:	200e      	movs	r0, #14
 800f700:	f7fc f998 	bl	800ba34 <pbuf_alloc>
 800f704:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800f706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f708:	2b00      	cmp	r3, #0
 800f70a:	f000 80d5 	beq.w	800f8b8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800f70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f710:	895b      	ldrh	r3, [r3, #10]
 800f712:	2b13      	cmp	r3, #19
 800f714:	d806      	bhi.n	800f724 <ip4_frag+0xd0>
 800f716:	4b6c      	ldr	r3, [pc, #432]	@ (800f8c8 <ip4_frag+0x274>)
 800f718:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800f71c:	496d      	ldr	r1, [pc, #436]	@ (800f8d4 <ip4_frag+0x280>)
 800f71e:	486c      	ldr	r0, [pc, #432]	@ (800f8d0 <ip4_frag+0x27c>)
 800f720:	f000 fab4 	bl	800fc8c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800f724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f726:	685b      	ldr	r3, [r3, #4]
 800f728:	2214      	movs	r2, #20
 800f72a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f72c:	4618      	mov	r0, r3
 800f72e:	f000 fbd8 	bl	800fee2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800f732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f734:	685b      	ldr	r3, [r3, #4]
 800f736:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800f738:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f73a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800f73e:	e064      	b.n	800f80a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	895a      	ldrh	r2, [r3, #10]
 800f744:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f746:	1ad3      	subs	r3, r2, r3
 800f748:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	895b      	ldrh	r3, [r3, #10]
 800f74e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f750:	429a      	cmp	r2, r3
 800f752:	d906      	bls.n	800f762 <ip4_frag+0x10e>
 800f754:	4b5c      	ldr	r3, [pc, #368]	@ (800f8c8 <ip4_frag+0x274>)
 800f756:	f240 322d 	movw	r2, #813	@ 0x32d
 800f75a:	495f      	ldr	r1, [pc, #380]	@ (800f8d8 <ip4_frag+0x284>)
 800f75c:	485c      	ldr	r0, [pc, #368]	@ (800f8d0 <ip4_frag+0x27c>)
 800f75e:	f000 fa95 	bl	800fc8c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800f762:	8bfa      	ldrh	r2, [r7, #30]
 800f764:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f768:	4293      	cmp	r3, r2
 800f76a:	bf28      	it	cs
 800f76c:	4613      	movcs	r3, r2
 800f76e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800f772:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f776:	2b00      	cmp	r3, #0
 800f778:	d105      	bne.n	800f786 <ip4_frag+0x132>
        poff = 0;
 800f77a:	2300      	movs	r3, #0
 800f77c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	60fb      	str	r3, [r7, #12]
        continue;
 800f784:	e041      	b.n	800f80a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800f786:	f7ff ff0d 	bl	800f5a4 <ip_frag_alloc_pbuf_custom_ref>
 800f78a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800f78c:	69bb      	ldr	r3, [r7, #24]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d103      	bne.n	800f79a <ip4_frag+0x146>
        pbuf_free(rambuf);
 800f792:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f794:	f7fc fc30 	bl	800bff8 <pbuf_free>
        goto memerr;
 800f798:	e08f      	b.n	800f8ba <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f79a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f7a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7a2:	4413      	add	r3, r2
 800f7a4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800f7a8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800f7ac:	9201      	str	r2, [sp, #4]
 800f7ae:	9300      	str	r3, [sp, #0]
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	2241      	movs	r2, #65	@ 0x41
 800f7b4:	2000      	movs	r0, #0
 800f7b6:	f7fc fa65 	bl	800bc84 <pbuf_alloced_custom>
 800f7ba:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800f7bc:	697b      	ldr	r3, [r7, #20]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d106      	bne.n	800f7d0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800f7c2:	69b8      	ldr	r0, [r7, #24]
 800f7c4:	f7ff fef6 	bl	800f5b4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800f7c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7ca:	f7fc fc15 	bl	800bff8 <pbuf_free>
        goto memerr;
 800f7ce:	e074      	b.n	800f8ba <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800f7d0:	68f8      	ldr	r0, [r7, #12]
 800f7d2:	f7fc fcb1 	bl	800c138 <pbuf_ref>
      pcr->original = p;
 800f7d6:	69bb      	ldr	r3, [r7, #24]
 800f7d8:	68fa      	ldr	r2, [r7, #12]
 800f7da:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800f7dc:	69bb      	ldr	r3, [r7, #24]
 800f7de:	4a3f      	ldr	r2, [pc, #252]	@ (800f8dc <ip4_frag+0x288>)
 800f7e0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800f7e2:	6979      	ldr	r1, [r7, #20]
 800f7e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7e6:	f7fc fcc9 	bl	800c17c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800f7ea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f7ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f7f2:	1ad3      	subs	r3, r2, r3
 800f7f4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800f7f8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d004      	beq.n	800f80a <ip4_frag+0x1b6>
        poff = 0;
 800f800:	2300      	movs	r3, #0
 800f802:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800f80a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d196      	bne.n	800f740 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800f812:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f814:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f818:	4413      	add	r3, r2
 800f81a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f820:	f1a3 0213 	sub.w	r2, r3, #19
 800f824:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f828:	429a      	cmp	r2, r3
 800f82a:	bfcc      	ite	gt
 800f82c:	2301      	movgt	r3, #1
 800f82e:	2300      	movle	r3, #0
 800f830:	b2db      	uxtb	r3, r3
 800f832:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800f834:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f838:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f83c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800f83e:	6a3b      	ldr	r3, [r7, #32]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d002      	beq.n	800f84a <ip4_frag+0x1f6>
 800f844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f846:	2b00      	cmp	r3, #0
 800f848:	d003      	beq.n	800f852 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800f84a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f84c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f850:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800f852:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f854:	4618      	mov	r0, r3
 800f856:	f7fa fe9d 	bl	800a594 <lwip_htons>
 800f85a:	4603      	mov	r3, r0
 800f85c:	461a      	mov	r2, r3
 800f85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f860:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800f862:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f864:	3314      	adds	r3, #20
 800f866:	b29b      	uxth	r3, r3
 800f868:	4618      	mov	r0, r3
 800f86a:	f7fa fe93 	bl	800a594 <lwip_htons>
 800f86e:	4603      	mov	r3, r0
 800f870:	461a      	mov	r2, r3
 800f872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f874:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800f876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f878:	2200      	movs	r2, #0
 800f87a:	729a      	strb	r2, [r3, #10]
 800f87c:	2200      	movs	r2, #0
 800f87e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800f880:	68bb      	ldr	r3, [r7, #8]
 800f882:	695b      	ldr	r3, [r3, #20]
 800f884:	687a      	ldr	r2, [r7, #4]
 800f886:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f888:	68b8      	ldr	r0, [r7, #8]
 800f88a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800f88c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f88e:	f7fc fbb3 	bl	800bff8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800f892:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f896:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f898:	1ad3      	subs	r3, r2, r3
 800f89a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800f89e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800f8a2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f8a4:	4413      	add	r3, r2
 800f8a6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800f8aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	f47f af19 	bne.w	800f6e6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	e002      	b.n	800f8be <ip4_frag+0x26a>
      goto memerr;
 800f8b8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800f8ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800f8be:	4618      	mov	r0, r3
 800f8c0:	3748      	adds	r7, #72	@ 0x48
 800f8c2:	46bd      	mov	sp, r7
 800f8c4:	bd80      	pop	{r7, pc}
 800f8c6:	bf00      	nop
 800f8c8:	0801254c 	.word	0x0801254c
 800f8cc:	08012728 	.word	0x08012728
 800f8d0:	08012594 	.word	0x08012594
 800f8d4:	08012744 	.word	0x08012744
 800f8d8:	08012764 	.word	0x08012764
 800f8dc:	0800f5ed 	.word	0x0800f5ed

0800f8e0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800f8e0:	b580      	push	{r7, lr}
 800f8e2:	b086      	sub	sp, #24
 800f8e4:	af00      	add	r7, sp, #0
 800f8e6:	6078      	str	r0, [r7, #4]
 800f8e8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800f8ea:	230e      	movs	r3, #14
 800f8ec:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	895b      	ldrh	r3, [r3, #10]
 800f8f2:	2b0e      	cmp	r3, #14
 800f8f4:	d96e      	bls.n	800f9d4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	7bdb      	ldrb	r3, [r3, #15]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d106      	bne.n	800f90c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f904:	3301      	adds	r3, #1
 800f906:	b2da      	uxtb	r2, r3
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	685b      	ldr	r3, [r3, #4]
 800f910:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800f912:	693b      	ldr	r3, [r7, #16]
 800f914:	7b1a      	ldrb	r2, [r3, #12]
 800f916:	7b5b      	ldrb	r3, [r3, #13]
 800f918:	021b      	lsls	r3, r3, #8
 800f91a:	4313      	orrs	r3, r2
 800f91c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800f91e:	693b      	ldr	r3, [r7, #16]
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	f003 0301 	and.w	r3, r3, #1
 800f926:	2b00      	cmp	r3, #0
 800f928:	d023      	beq.n	800f972 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800f92a:	693b      	ldr	r3, [r7, #16]
 800f92c:	781b      	ldrb	r3, [r3, #0]
 800f92e:	2b01      	cmp	r3, #1
 800f930:	d10f      	bne.n	800f952 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	785b      	ldrb	r3, [r3, #1]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d11b      	bne.n	800f972 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800f93a:	693b      	ldr	r3, [r7, #16]
 800f93c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f93e:	2b5e      	cmp	r3, #94	@ 0x5e
 800f940:	d117      	bne.n	800f972 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	7b5b      	ldrb	r3, [r3, #13]
 800f946:	f043 0310 	orr.w	r3, r3, #16
 800f94a:	b2da      	uxtb	r2, r3
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	735a      	strb	r2, [r3, #13]
 800f950:	e00f      	b.n	800f972 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800f952:	693b      	ldr	r3, [r7, #16]
 800f954:	2206      	movs	r2, #6
 800f956:	4928      	ldr	r1, [pc, #160]	@ (800f9f8 <ethernet_input+0x118>)
 800f958:	4618      	mov	r0, r3
 800f95a:	f000 fa22 	bl	800fda2 <memcmp>
 800f95e:	4603      	mov	r3, r0
 800f960:	2b00      	cmp	r3, #0
 800f962:	d106      	bne.n	800f972 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	7b5b      	ldrb	r3, [r3, #13]
 800f968:	f043 0308 	orr.w	r3, r3, #8
 800f96c:	b2da      	uxtb	r2, r3
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800f972:	89fb      	ldrh	r3, [r7, #14]
 800f974:	2b08      	cmp	r3, #8
 800f976:	d003      	beq.n	800f980 <ethernet_input+0xa0>
 800f978:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800f97c:	d014      	beq.n	800f9a8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800f97e:	e032      	b.n	800f9e6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f986:	f003 0308 	and.w	r3, r3, #8
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d024      	beq.n	800f9d8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f98e:	8afb      	ldrh	r3, [r7, #22]
 800f990:	4619      	mov	r1, r3
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f7fc faaa 	bl	800beec <pbuf_remove_header>
 800f998:	4603      	mov	r3, r0
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d11e      	bne.n	800f9dc <ethernet_input+0xfc>
        ip4_input(p, netif);
 800f99e:	6839      	ldr	r1, [r7, #0]
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f7fe ff2b 	bl	800e7fc <ip4_input>
      break;
 800f9a6:	e013      	b.n	800f9d0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f9ae:	f003 0308 	and.w	r3, r3, #8
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d014      	beq.n	800f9e0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f9b6:	8afb      	ldrh	r3, [r7, #22]
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	6878      	ldr	r0, [r7, #4]
 800f9bc:	f7fc fa96 	bl	800beec <pbuf_remove_header>
 800f9c0:	4603      	mov	r3, r0
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d10e      	bne.n	800f9e4 <ethernet_input+0x104>
        etharp_input(p, netif);
 800f9c6:	6839      	ldr	r1, [r7, #0]
 800f9c8:	6878      	ldr	r0, [r7, #4]
 800f9ca:	f7fe f8cb 	bl	800db64 <etharp_input>
      break;
 800f9ce:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	e00c      	b.n	800f9ee <ethernet_input+0x10e>
    goto free_and_return;
 800f9d4:	bf00      	nop
 800f9d6:	e006      	b.n	800f9e6 <ethernet_input+0x106>
        goto free_and_return;
 800f9d8:	bf00      	nop
 800f9da:	e004      	b.n	800f9e6 <ethernet_input+0x106>
        goto free_and_return;
 800f9dc:	bf00      	nop
 800f9de:	e002      	b.n	800f9e6 <ethernet_input+0x106>
        goto free_and_return;
 800f9e0:	bf00      	nop
 800f9e2:	e000      	b.n	800f9e6 <ethernet_input+0x106>
        goto free_and_return;
 800f9e4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f7fc fb06 	bl	800bff8 <pbuf_free>
  return ERR_OK;
 800f9ec:	2300      	movs	r3, #0
}
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	3718      	adds	r7, #24
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	bd80      	pop	{r7, pc}
 800f9f6:	bf00      	nop
 800f9f8:	080128a4 	.word	0x080128a4

0800f9fc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b086      	sub	sp, #24
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	60f8      	str	r0, [r7, #12]
 800fa04:	60b9      	str	r1, [r7, #8]
 800fa06:	607a      	str	r2, [r7, #4]
 800fa08:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800fa0a:	8c3b      	ldrh	r3, [r7, #32]
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	f7fa fdc1 	bl	800a594 <lwip_htons>
 800fa12:	4603      	mov	r3, r0
 800fa14:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800fa16:	210e      	movs	r1, #14
 800fa18:	68b8      	ldr	r0, [r7, #8]
 800fa1a:	f7fc fa57 	bl	800becc <pbuf_add_header>
 800fa1e:	4603      	mov	r3, r0
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d125      	bne.n	800fa70 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	685b      	ldr	r3, [r3, #4]
 800fa28:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800fa2a:	693b      	ldr	r3, [r7, #16]
 800fa2c:	8afa      	ldrh	r2, [r7, #22]
 800fa2e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800fa30:	693b      	ldr	r3, [r7, #16]
 800fa32:	2206      	movs	r2, #6
 800fa34:	6839      	ldr	r1, [r7, #0]
 800fa36:	4618      	mov	r0, r3
 800fa38:	f000 fa53 	bl	800fee2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800fa3c:	693b      	ldr	r3, [r7, #16]
 800fa3e:	3306      	adds	r3, #6
 800fa40:	2206      	movs	r2, #6
 800fa42:	6879      	ldr	r1, [r7, #4]
 800fa44:	4618      	mov	r0, r3
 800fa46:	f000 fa4c 	bl	800fee2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800fa50:	2b06      	cmp	r3, #6
 800fa52:	d006      	beq.n	800fa62 <ethernet_output+0x66>
 800fa54:	4b0a      	ldr	r3, [pc, #40]	@ (800fa80 <ethernet_output+0x84>)
 800fa56:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800fa5a:	490a      	ldr	r1, [pc, #40]	@ (800fa84 <ethernet_output+0x88>)
 800fa5c:	480a      	ldr	r0, [pc, #40]	@ (800fa88 <ethernet_output+0x8c>)
 800fa5e:	f000 f915 	bl	800fc8c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	699b      	ldr	r3, [r3, #24]
 800fa66:	68b9      	ldr	r1, [r7, #8]
 800fa68:	68f8      	ldr	r0, [r7, #12]
 800fa6a:	4798      	blx	r3
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	e002      	b.n	800fa76 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800fa70:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800fa72:	f06f 0301 	mvn.w	r3, #1
}
 800fa76:	4618      	mov	r0, r3
 800fa78:	3718      	adds	r7, #24
 800fa7a:	46bd      	mov	sp, r7
 800fa7c:	bd80      	pop	{r7, pc}
 800fa7e:	bf00      	nop
 800fa80:	08012774 	.word	0x08012774
 800fa84:	080127ac 	.word	0x080127ac
 800fa88:	080127e0 	.word	0x080127e0

0800fa8c <rand>:
 800fa8c:	4b16      	ldr	r3, [pc, #88]	@ (800fae8 <rand+0x5c>)
 800fa8e:	b510      	push	{r4, lr}
 800fa90:	681c      	ldr	r4, [r3, #0]
 800fa92:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800fa94:	b9b3      	cbnz	r3, 800fac4 <rand+0x38>
 800fa96:	2018      	movs	r0, #24
 800fa98:	f000 fa9a 	bl	800ffd0 <malloc>
 800fa9c:	4602      	mov	r2, r0
 800fa9e:	6320      	str	r0, [r4, #48]	@ 0x30
 800faa0:	b920      	cbnz	r0, 800faac <rand+0x20>
 800faa2:	4b12      	ldr	r3, [pc, #72]	@ (800faec <rand+0x60>)
 800faa4:	4812      	ldr	r0, [pc, #72]	@ (800faf0 <rand+0x64>)
 800faa6:	2152      	movs	r1, #82	@ 0x52
 800faa8:	f000 fa2a 	bl	800ff00 <__assert_func>
 800faac:	4911      	ldr	r1, [pc, #68]	@ (800faf4 <rand+0x68>)
 800faae:	4b12      	ldr	r3, [pc, #72]	@ (800faf8 <rand+0x6c>)
 800fab0:	e9c0 1300 	strd	r1, r3, [r0]
 800fab4:	4b11      	ldr	r3, [pc, #68]	@ (800fafc <rand+0x70>)
 800fab6:	6083      	str	r3, [r0, #8]
 800fab8:	230b      	movs	r3, #11
 800faba:	8183      	strh	r3, [r0, #12]
 800fabc:	2100      	movs	r1, #0
 800fabe:	2001      	movs	r0, #1
 800fac0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fac4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fac6:	480e      	ldr	r0, [pc, #56]	@ (800fb00 <rand+0x74>)
 800fac8:	690b      	ldr	r3, [r1, #16]
 800faca:	694c      	ldr	r4, [r1, #20]
 800facc:	4a0d      	ldr	r2, [pc, #52]	@ (800fb04 <rand+0x78>)
 800face:	4358      	muls	r0, r3
 800fad0:	fb02 0004 	mla	r0, r2, r4, r0
 800fad4:	fba3 3202 	umull	r3, r2, r3, r2
 800fad8:	3301      	adds	r3, #1
 800fada:	eb40 0002 	adc.w	r0, r0, r2
 800fade:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800fae2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800fae6:	bd10      	pop	{r4, pc}
 800fae8:	20000018 	.word	0x20000018
 800faec:	080128b2 	.word	0x080128b2
 800faf0:	080128c9 	.word	0x080128c9
 800faf4:	abcd330e 	.word	0xabcd330e
 800faf8:	e66d1234 	.word	0xe66d1234
 800fafc:	0005deec 	.word	0x0005deec
 800fb00:	5851f42d 	.word	0x5851f42d
 800fb04:	4c957f2d 	.word	0x4c957f2d

0800fb08 <std>:
 800fb08:	2300      	movs	r3, #0
 800fb0a:	b510      	push	{r4, lr}
 800fb0c:	4604      	mov	r4, r0
 800fb0e:	e9c0 3300 	strd	r3, r3, [r0]
 800fb12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fb16:	6083      	str	r3, [r0, #8]
 800fb18:	8181      	strh	r1, [r0, #12]
 800fb1a:	6643      	str	r3, [r0, #100]	@ 0x64
 800fb1c:	81c2      	strh	r2, [r0, #14]
 800fb1e:	6183      	str	r3, [r0, #24]
 800fb20:	4619      	mov	r1, r3
 800fb22:	2208      	movs	r2, #8
 800fb24:	305c      	adds	r0, #92	@ 0x5c
 800fb26:	f000 f966 	bl	800fdf6 <memset>
 800fb2a:	4b0d      	ldr	r3, [pc, #52]	@ (800fb60 <std+0x58>)
 800fb2c:	6263      	str	r3, [r4, #36]	@ 0x24
 800fb2e:	4b0d      	ldr	r3, [pc, #52]	@ (800fb64 <std+0x5c>)
 800fb30:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fb32:	4b0d      	ldr	r3, [pc, #52]	@ (800fb68 <std+0x60>)
 800fb34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fb36:	4b0d      	ldr	r3, [pc, #52]	@ (800fb6c <std+0x64>)
 800fb38:	6323      	str	r3, [r4, #48]	@ 0x30
 800fb3a:	4b0d      	ldr	r3, [pc, #52]	@ (800fb70 <std+0x68>)
 800fb3c:	6224      	str	r4, [r4, #32]
 800fb3e:	429c      	cmp	r4, r3
 800fb40:	d006      	beq.n	800fb50 <std+0x48>
 800fb42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fb46:	4294      	cmp	r4, r2
 800fb48:	d002      	beq.n	800fb50 <std+0x48>
 800fb4a:	33d0      	adds	r3, #208	@ 0xd0
 800fb4c:	429c      	cmp	r4, r3
 800fb4e:	d105      	bne.n	800fb5c <std+0x54>
 800fb50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fb54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb58:	f000 b9c0 	b.w	800fedc <__retarget_lock_init_recursive>
 800fb5c:	bd10      	pop	{r4, pc}
 800fb5e:	bf00      	nop
 800fb60:	0800fd1d 	.word	0x0800fd1d
 800fb64:	0800fd3f 	.word	0x0800fd3f
 800fb68:	0800fd77 	.word	0x0800fd77
 800fb6c:	0800fd9b 	.word	0x0800fd9b
 800fb70:	20009238 	.word	0x20009238

0800fb74 <stdio_exit_handler>:
 800fb74:	4a02      	ldr	r2, [pc, #8]	@ (800fb80 <stdio_exit_handler+0xc>)
 800fb76:	4903      	ldr	r1, [pc, #12]	@ (800fb84 <stdio_exit_handler+0x10>)
 800fb78:	4803      	ldr	r0, [pc, #12]	@ (800fb88 <stdio_exit_handler+0x14>)
 800fb7a:	f000 b869 	b.w	800fc50 <_fwalk_sglue>
 800fb7e:	bf00      	nop
 800fb80:	2000000c 	.word	0x2000000c
 800fb84:	08010a91 	.word	0x08010a91
 800fb88:	2000001c 	.word	0x2000001c

0800fb8c <cleanup_stdio>:
 800fb8c:	6841      	ldr	r1, [r0, #4]
 800fb8e:	4b0c      	ldr	r3, [pc, #48]	@ (800fbc0 <cleanup_stdio+0x34>)
 800fb90:	4299      	cmp	r1, r3
 800fb92:	b510      	push	{r4, lr}
 800fb94:	4604      	mov	r4, r0
 800fb96:	d001      	beq.n	800fb9c <cleanup_stdio+0x10>
 800fb98:	f000 ff7a 	bl	8010a90 <_fflush_r>
 800fb9c:	68a1      	ldr	r1, [r4, #8]
 800fb9e:	4b09      	ldr	r3, [pc, #36]	@ (800fbc4 <cleanup_stdio+0x38>)
 800fba0:	4299      	cmp	r1, r3
 800fba2:	d002      	beq.n	800fbaa <cleanup_stdio+0x1e>
 800fba4:	4620      	mov	r0, r4
 800fba6:	f000 ff73 	bl	8010a90 <_fflush_r>
 800fbaa:	68e1      	ldr	r1, [r4, #12]
 800fbac:	4b06      	ldr	r3, [pc, #24]	@ (800fbc8 <cleanup_stdio+0x3c>)
 800fbae:	4299      	cmp	r1, r3
 800fbb0:	d004      	beq.n	800fbbc <cleanup_stdio+0x30>
 800fbb2:	4620      	mov	r0, r4
 800fbb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbb8:	f000 bf6a 	b.w	8010a90 <_fflush_r>
 800fbbc:	bd10      	pop	{r4, pc}
 800fbbe:	bf00      	nop
 800fbc0:	20009238 	.word	0x20009238
 800fbc4:	200092a0 	.word	0x200092a0
 800fbc8:	20009308 	.word	0x20009308

0800fbcc <global_stdio_init.part.0>:
 800fbcc:	b510      	push	{r4, lr}
 800fbce:	4b0b      	ldr	r3, [pc, #44]	@ (800fbfc <global_stdio_init.part.0+0x30>)
 800fbd0:	4c0b      	ldr	r4, [pc, #44]	@ (800fc00 <global_stdio_init.part.0+0x34>)
 800fbd2:	4a0c      	ldr	r2, [pc, #48]	@ (800fc04 <global_stdio_init.part.0+0x38>)
 800fbd4:	601a      	str	r2, [r3, #0]
 800fbd6:	4620      	mov	r0, r4
 800fbd8:	2200      	movs	r2, #0
 800fbda:	2104      	movs	r1, #4
 800fbdc:	f7ff ff94 	bl	800fb08 <std>
 800fbe0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fbe4:	2201      	movs	r2, #1
 800fbe6:	2109      	movs	r1, #9
 800fbe8:	f7ff ff8e 	bl	800fb08 <std>
 800fbec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fbf0:	2202      	movs	r2, #2
 800fbf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbf6:	2112      	movs	r1, #18
 800fbf8:	f7ff bf86 	b.w	800fb08 <std>
 800fbfc:	20009370 	.word	0x20009370
 800fc00:	20009238 	.word	0x20009238
 800fc04:	0800fb75 	.word	0x0800fb75

0800fc08 <__sfp_lock_acquire>:
 800fc08:	4801      	ldr	r0, [pc, #4]	@ (800fc10 <__sfp_lock_acquire+0x8>)
 800fc0a:	f000 b968 	b.w	800fede <__retarget_lock_acquire_recursive>
 800fc0e:	bf00      	nop
 800fc10:	20009379 	.word	0x20009379

0800fc14 <__sfp_lock_release>:
 800fc14:	4801      	ldr	r0, [pc, #4]	@ (800fc1c <__sfp_lock_release+0x8>)
 800fc16:	f000 b963 	b.w	800fee0 <__retarget_lock_release_recursive>
 800fc1a:	bf00      	nop
 800fc1c:	20009379 	.word	0x20009379

0800fc20 <__sinit>:
 800fc20:	b510      	push	{r4, lr}
 800fc22:	4604      	mov	r4, r0
 800fc24:	f7ff fff0 	bl	800fc08 <__sfp_lock_acquire>
 800fc28:	6a23      	ldr	r3, [r4, #32]
 800fc2a:	b11b      	cbz	r3, 800fc34 <__sinit+0x14>
 800fc2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc30:	f7ff bff0 	b.w	800fc14 <__sfp_lock_release>
 800fc34:	4b04      	ldr	r3, [pc, #16]	@ (800fc48 <__sinit+0x28>)
 800fc36:	6223      	str	r3, [r4, #32]
 800fc38:	4b04      	ldr	r3, [pc, #16]	@ (800fc4c <__sinit+0x2c>)
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d1f5      	bne.n	800fc2c <__sinit+0xc>
 800fc40:	f7ff ffc4 	bl	800fbcc <global_stdio_init.part.0>
 800fc44:	e7f2      	b.n	800fc2c <__sinit+0xc>
 800fc46:	bf00      	nop
 800fc48:	0800fb8d 	.word	0x0800fb8d
 800fc4c:	20009370 	.word	0x20009370

0800fc50 <_fwalk_sglue>:
 800fc50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc54:	4607      	mov	r7, r0
 800fc56:	4688      	mov	r8, r1
 800fc58:	4614      	mov	r4, r2
 800fc5a:	2600      	movs	r6, #0
 800fc5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fc60:	f1b9 0901 	subs.w	r9, r9, #1
 800fc64:	d505      	bpl.n	800fc72 <_fwalk_sglue+0x22>
 800fc66:	6824      	ldr	r4, [r4, #0]
 800fc68:	2c00      	cmp	r4, #0
 800fc6a:	d1f7      	bne.n	800fc5c <_fwalk_sglue+0xc>
 800fc6c:	4630      	mov	r0, r6
 800fc6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc72:	89ab      	ldrh	r3, [r5, #12]
 800fc74:	2b01      	cmp	r3, #1
 800fc76:	d907      	bls.n	800fc88 <_fwalk_sglue+0x38>
 800fc78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc7c:	3301      	adds	r3, #1
 800fc7e:	d003      	beq.n	800fc88 <_fwalk_sglue+0x38>
 800fc80:	4629      	mov	r1, r5
 800fc82:	4638      	mov	r0, r7
 800fc84:	47c0      	blx	r8
 800fc86:	4306      	orrs	r6, r0
 800fc88:	3568      	adds	r5, #104	@ 0x68
 800fc8a:	e7e9      	b.n	800fc60 <_fwalk_sglue+0x10>

0800fc8c <iprintf>:
 800fc8c:	b40f      	push	{r0, r1, r2, r3}
 800fc8e:	b507      	push	{r0, r1, r2, lr}
 800fc90:	4906      	ldr	r1, [pc, #24]	@ (800fcac <iprintf+0x20>)
 800fc92:	ab04      	add	r3, sp, #16
 800fc94:	6808      	ldr	r0, [r1, #0]
 800fc96:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc9a:	6881      	ldr	r1, [r0, #8]
 800fc9c:	9301      	str	r3, [sp, #4]
 800fc9e:	f000 fbcf 	bl	8010440 <_vfiprintf_r>
 800fca2:	b003      	add	sp, #12
 800fca4:	f85d eb04 	ldr.w	lr, [sp], #4
 800fca8:	b004      	add	sp, #16
 800fcaa:	4770      	bx	lr
 800fcac:	20000018 	.word	0x20000018

0800fcb0 <sniprintf>:
 800fcb0:	b40c      	push	{r2, r3}
 800fcb2:	b530      	push	{r4, r5, lr}
 800fcb4:	4b18      	ldr	r3, [pc, #96]	@ (800fd18 <sniprintf+0x68>)
 800fcb6:	1e0c      	subs	r4, r1, #0
 800fcb8:	681d      	ldr	r5, [r3, #0]
 800fcba:	b09d      	sub	sp, #116	@ 0x74
 800fcbc:	da08      	bge.n	800fcd0 <sniprintf+0x20>
 800fcbe:	238b      	movs	r3, #139	@ 0x8b
 800fcc0:	602b      	str	r3, [r5, #0]
 800fcc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fcc6:	b01d      	add	sp, #116	@ 0x74
 800fcc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fccc:	b002      	add	sp, #8
 800fcce:	4770      	bx	lr
 800fcd0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fcd4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fcd8:	f04f 0300 	mov.w	r3, #0
 800fcdc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fcde:	bf14      	ite	ne
 800fce0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800fce4:	4623      	moveq	r3, r4
 800fce6:	9304      	str	r3, [sp, #16]
 800fce8:	9307      	str	r3, [sp, #28]
 800fcea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fcee:	9002      	str	r0, [sp, #8]
 800fcf0:	9006      	str	r0, [sp, #24]
 800fcf2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fcf6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fcf8:	ab21      	add	r3, sp, #132	@ 0x84
 800fcfa:	a902      	add	r1, sp, #8
 800fcfc:	4628      	mov	r0, r5
 800fcfe:	9301      	str	r3, [sp, #4]
 800fd00:	f000 fa78 	bl	80101f4 <_svfiprintf_r>
 800fd04:	1c43      	adds	r3, r0, #1
 800fd06:	bfbc      	itt	lt
 800fd08:	238b      	movlt	r3, #139	@ 0x8b
 800fd0a:	602b      	strlt	r3, [r5, #0]
 800fd0c:	2c00      	cmp	r4, #0
 800fd0e:	d0da      	beq.n	800fcc6 <sniprintf+0x16>
 800fd10:	9b02      	ldr	r3, [sp, #8]
 800fd12:	2200      	movs	r2, #0
 800fd14:	701a      	strb	r2, [r3, #0]
 800fd16:	e7d6      	b.n	800fcc6 <sniprintf+0x16>
 800fd18:	20000018 	.word	0x20000018

0800fd1c <__sread>:
 800fd1c:	b510      	push	{r4, lr}
 800fd1e:	460c      	mov	r4, r1
 800fd20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd24:	f000 f892 	bl	800fe4c <_read_r>
 800fd28:	2800      	cmp	r0, #0
 800fd2a:	bfab      	itete	ge
 800fd2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fd2e:	89a3      	ldrhlt	r3, [r4, #12]
 800fd30:	181b      	addge	r3, r3, r0
 800fd32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fd36:	bfac      	ite	ge
 800fd38:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fd3a:	81a3      	strhlt	r3, [r4, #12]
 800fd3c:	bd10      	pop	{r4, pc}

0800fd3e <__swrite>:
 800fd3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd42:	461f      	mov	r7, r3
 800fd44:	898b      	ldrh	r3, [r1, #12]
 800fd46:	05db      	lsls	r3, r3, #23
 800fd48:	4605      	mov	r5, r0
 800fd4a:	460c      	mov	r4, r1
 800fd4c:	4616      	mov	r6, r2
 800fd4e:	d505      	bpl.n	800fd5c <__swrite+0x1e>
 800fd50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd54:	2302      	movs	r3, #2
 800fd56:	2200      	movs	r2, #0
 800fd58:	f000 f866 	bl	800fe28 <_lseek_r>
 800fd5c:	89a3      	ldrh	r3, [r4, #12]
 800fd5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd66:	81a3      	strh	r3, [r4, #12]
 800fd68:	4632      	mov	r2, r6
 800fd6a:	463b      	mov	r3, r7
 800fd6c:	4628      	mov	r0, r5
 800fd6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd72:	f000 b87d 	b.w	800fe70 <_write_r>

0800fd76 <__sseek>:
 800fd76:	b510      	push	{r4, lr}
 800fd78:	460c      	mov	r4, r1
 800fd7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd7e:	f000 f853 	bl	800fe28 <_lseek_r>
 800fd82:	1c43      	adds	r3, r0, #1
 800fd84:	89a3      	ldrh	r3, [r4, #12]
 800fd86:	bf15      	itete	ne
 800fd88:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fd8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fd8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fd92:	81a3      	strheq	r3, [r4, #12]
 800fd94:	bf18      	it	ne
 800fd96:	81a3      	strhne	r3, [r4, #12]
 800fd98:	bd10      	pop	{r4, pc}

0800fd9a <__sclose>:
 800fd9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd9e:	f000 b833 	b.w	800fe08 <_close_r>

0800fda2 <memcmp>:
 800fda2:	b510      	push	{r4, lr}
 800fda4:	3901      	subs	r1, #1
 800fda6:	4402      	add	r2, r0
 800fda8:	4290      	cmp	r0, r2
 800fdaa:	d101      	bne.n	800fdb0 <memcmp+0xe>
 800fdac:	2000      	movs	r0, #0
 800fdae:	e005      	b.n	800fdbc <memcmp+0x1a>
 800fdb0:	7803      	ldrb	r3, [r0, #0]
 800fdb2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fdb6:	42a3      	cmp	r3, r4
 800fdb8:	d001      	beq.n	800fdbe <memcmp+0x1c>
 800fdba:	1b18      	subs	r0, r3, r4
 800fdbc:	bd10      	pop	{r4, pc}
 800fdbe:	3001      	adds	r0, #1
 800fdc0:	e7f2      	b.n	800fda8 <memcmp+0x6>

0800fdc2 <memmove>:
 800fdc2:	4288      	cmp	r0, r1
 800fdc4:	b510      	push	{r4, lr}
 800fdc6:	eb01 0402 	add.w	r4, r1, r2
 800fdca:	d902      	bls.n	800fdd2 <memmove+0x10>
 800fdcc:	4284      	cmp	r4, r0
 800fdce:	4623      	mov	r3, r4
 800fdd0:	d807      	bhi.n	800fde2 <memmove+0x20>
 800fdd2:	1e43      	subs	r3, r0, #1
 800fdd4:	42a1      	cmp	r1, r4
 800fdd6:	d008      	beq.n	800fdea <memmove+0x28>
 800fdd8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fddc:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fde0:	e7f8      	b.n	800fdd4 <memmove+0x12>
 800fde2:	4402      	add	r2, r0
 800fde4:	4601      	mov	r1, r0
 800fde6:	428a      	cmp	r2, r1
 800fde8:	d100      	bne.n	800fdec <memmove+0x2a>
 800fdea:	bd10      	pop	{r4, pc}
 800fdec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fdf0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fdf4:	e7f7      	b.n	800fde6 <memmove+0x24>

0800fdf6 <memset>:
 800fdf6:	4402      	add	r2, r0
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	4293      	cmp	r3, r2
 800fdfc:	d100      	bne.n	800fe00 <memset+0xa>
 800fdfe:	4770      	bx	lr
 800fe00:	f803 1b01 	strb.w	r1, [r3], #1
 800fe04:	e7f9      	b.n	800fdfa <memset+0x4>
	...

0800fe08 <_close_r>:
 800fe08:	b538      	push	{r3, r4, r5, lr}
 800fe0a:	4d06      	ldr	r5, [pc, #24]	@ (800fe24 <_close_r+0x1c>)
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	4604      	mov	r4, r0
 800fe10:	4608      	mov	r0, r1
 800fe12:	602b      	str	r3, [r5, #0]
 800fe14:	f7f2 f958 	bl	80020c8 <_close>
 800fe18:	1c43      	adds	r3, r0, #1
 800fe1a:	d102      	bne.n	800fe22 <_close_r+0x1a>
 800fe1c:	682b      	ldr	r3, [r5, #0]
 800fe1e:	b103      	cbz	r3, 800fe22 <_close_r+0x1a>
 800fe20:	6023      	str	r3, [r4, #0]
 800fe22:	bd38      	pop	{r3, r4, r5, pc}
 800fe24:	20009374 	.word	0x20009374

0800fe28 <_lseek_r>:
 800fe28:	b538      	push	{r3, r4, r5, lr}
 800fe2a:	4d07      	ldr	r5, [pc, #28]	@ (800fe48 <_lseek_r+0x20>)
 800fe2c:	4604      	mov	r4, r0
 800fe2e:	4608      	mov	r0, r1
 800fe30:	4611      	mov	r1, r2
 800fe32:	2200      	movs	r2, #0
 800fe34:	602a      	str	r2, [r5, #0]
 800fe36:	461a      	mov	r2, r3
 800fe38:	f7f2 f96d 	bl	8002116 <_lseek>
 800fe3c:	1c43      	adds	r3, r0, #1
 800fe3e:	d102      	bne.n	800fe46 <_lseek_r+0x1e>
 800fe40:	682b      	ldr	r3, [r5, #0]
 800fe42:	b103      	cbz	r3, 800fe46 <_lseek_r+0x1e>
 800fe44:	6023      	str	r3, [r4, #0]
 800fe46:	bd38      	pop	{r3, r4, r5, pc}
 800fe48:	20009374 	.word	0x20009374

0800fe4c <_read_r>:
 800fe4c:	b538      	push	{r3, r4, r5, lr}
 800fe4e:	4d07      	ldr	r5, [pc, #28]	@ (800fe6c <_read_r+0x20>)
 800fe50:	4604      	mov	r4, r0
 800fe52:	4608      	mov	r0, r1
 800fe54:	4611      	mov	r1, r2
 800fe56:	2200      	movs	r2, #0
 800fe58:	602a      	str	r2, [r5, #0]
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	f7f2 f8fb 	bl	8002056 <_read>
 800fe60:	1c43      	adds	r3, r0, #1
 800fe62:	d102      	bne.n	800fe6a <_read_r+0x1e>
 800fe64:	682b      	ldr	r3, [r5, #0]
 800fe66:	b103      	cbz	r3, 800fe6a <_read_r+0x1e>
 800fe68:	6023      	str	r3, [r4, #0]
 800fe6a:	bd38      	pop	{r3, r4, r5, pc}
 800fe6c:	20009374 	.word	0x20009374

0800fe70 <_write_r>:
 800fe70:	b538      	push	{r3, r4, r5, lr}
 800fe72:	4d07      	ldr	r5, [pc, #28]	@ (800fe90 <_write_r+0x20>)
 800fe74:	4604      	mov	r4, r0
 800fe76:	4608      	mov	r0, r1
 800fe78:	4611      	mov	r1, r2
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	602a      	str	r2, [r5, #0]
 800fe7e:	461a      	mov	r2, r3
 800fe80:	f7f2 f906 	bl	8002090 <_write>
 800fe84:	1c43      	adds	r3, r0, #1
 800fe86:	d102      	bne.n	800fe8e <_write_r+0x1e>
 800fe88:	682b      	ldr	r3, [r5, #0]
 800fe8a:	b103      	cbz	r3, 800fe8e <_write_r+0x1e>
 800fe8c:	6023      	str	r3, [r4, #0]
 800fe8e:	bd38      	pop	{r3, r4, r5, pc}
 800fe90:	20009374 	.word	0x20009374

0800fe94 <__libc_init_array>:
 800fe94:	b570      	push	{r4, r5, r6, lr}
 800fe96:	4d0d      	ldr	r5, [pc, #52]	@ (800fecc <__libc_init_array+0x38>)
 800fe98:	4c0d      	ldr	r4, [pc, #52]	@ (800fed0 <__libc_init_array+0x3c>)
 800fe9a:	1b64      	subs	r4, r4, r5
 800fe9c:	10a4      	asrs	r4, r4, #2
 800fe9e:	2600      	movs	r6, #0
 800fea0:	42a6      	cmp	r6, r4
 800fea2:	d109      	bne.n	800feb8 <__libc_init_array+0x24>
 800fea4:	4d0b      	ldr	r5, [pc, #44]	@ (800fed4 <__libc_init_array+0x40>)
 800fea6:	4c0c      	ldr	r4, [pc, #48]	@ (800fed8 <__libc_init_array+0x44>)
 800fea8:	f000 ffd6 	bl	8010e58 <_init>
 800feac:	1b64      	subs	r4, r4, r5
 800feae:	10a4      	asrs	r4, r4, #2
 800feb0:	2600      	movs	r6, #0
 800feb2:	42a6      	cmp	r6, r4
 800feb4:	d105      	bne.n	800fec2 <__libc_init_array+0x2e>
 800feb6:	bd70      	pop	{r4, r5, r6, pc}
 800feb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800febc:	4798      	blx	r3
 800febe:	3601      	adds	r6, #1
 800fec0:	e7ee      	b.n	800fea0 <__libc_init_array+0xc>
 800fec2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fec6:	4798      	blx	r3
 800fec8:	3601      	adds	r6, #1
 800feca:	e7f2      	b.n	800feb2 <__libc_init_array+0x1e>
 800fecc:	08012998 	.word	0x08012998
 800fed0:	08012998 	.word	0x08012998
 800fed4:	08012998 	.word	0x08012998
 800fed8:	0801299c 	.word	0x0801299c

0800fedc <__retarget_lock_init_recursive>:
 800fedc:	4770      	bx	lr

0800fede <__retarget_lock_acquire_recursive>:
 800fede:	4770      	bx	lr

0800fee0 <__retarget_lock_release_recursive>:
 800fee0:	4770      	bx	lr

0800fee2 <memcpy>:
 800fee2:	440a      	add	r2, r1
 800fee4:	4291      	cmp	r1, r2
 800fee6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800feea:	d100      	bne.n	800feee <memcpy+0xc>
 800feec:	4770      	bx	lr
 800feee:	b510      	push	{r4, lr}
 800fef0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fef8:	4291      	cmp	r1, r2
 800fefa:	d1f9      	bne.n	800fef0 <memcpy+0xe>
 800fefc:	bd10      	pop	{r4, pc}
	...

0800ff00 <__assert_func>:
 800ff00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff02:	4614      	mov	r4, r2
 800ff04:	461a      	mov	r2, r3
 800ff06:	4b09      	ldr	r3, [pc, #36]	@ (800ff2c <__assert_func+0x2c>)
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	4605      	mov	r5, r0
 800ff0c:	68d8      	ldr	r0, [r3, #12]
 800ff0e:	b14c      	cbz	r4, 800ff24 <__assert_func+0x24>
 800ff10:	4b07      	ldr	r3, [pc, #28]	@ (800ff30 <__assert_func+0x30>)
 800ff12:	9100      	str	r1, [sp, #0]
 800ff14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff18:	4906      	ldr	r1, [pc, #24]	@ (800ff34 <__assert_func+0x34>)
 800ff1a:	462b      	mov	r3, r5
 800ff1c:	f000 fde0 	bl	8010ae0 <fiprintf>
 800ff20:	f000 fe94 	bl	8010c4c <abort>
 800ff24:	4b04      	ldr	r3, [pc, #16]	@ (800ff38 <__assert_func+0x38>)
 800ff26:	461c      	mov	r4, r3
 800ff28:	e7f3      	b.n	800ff12 <__assert_func+0x12>
 800ff2a:	bf00      	nop
 800ff2c:	20000018 	.word	0x20000018
 800ff30:	08012921 	.word	0x08012921
 800ff34:	0801292e 	.word	0x0801292e
 800ff38:	0801295c 	.word	0x0801295c

0800ff3c <_free_r>:
 800ff3c:	b538      	push	{r3, r4, r5, lr}
 800ff3e:	4605      	mov	r5, r0
 800ff40:	2900      	cmp	r1, #0
 800ff42:	d041      	beq.n	800ffc8 <_free_r+0x8c>
 800ff44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff48:	1f0c      	subs	r4, r1, #4
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	bfb8      	it	lt
 800ff4e:	18e4      	addlt	r4, r4, r3
 800ff50:	f000 f8e8 	bl	8010124 <__malloc_lock>
 800ff54:	4a1d      	ldr	r2, [pc, #116]	@ (800ffcc <_free_r+0x90>)
 800ff56:	6813      	ldr	r3, [r2, #0]
 800ff58:	b933      	cbnz	r3, 800ff68 <_free_r+0x2c>
 800ff5a:	6063      	str	r3, [r4, #4]
 800ff5c:	6014      	str	r4, [r2, #0]
 800ff5e:	4628      	mov	r0, r5
 800ff60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff64:	f000 b8e4 	b.w	8010130 <__malloc_unlock>
 800ff68:	42a3      	cmp	r3, r4
 800ff6a:	d908      	bls.n	800ff7e <_free_r+0x42>
 800ff6c:	6820      	ldr	r0, [r4, #0]
 800ff6e:	1821      	adds	r1, r4, r0
 800ff70:	428b      	cmp	r3, r1
 800ff72:	bf01      	itttt	eq
 800ff74:	6819      	ldreq	r1, [r3, #0]
 800ff76:	685b      	ldreq	r3, [r3, #4]
 800ff78:	1809      	addeq	r1, r1, r0
 800ff7a:	6021      	streq	r1, [r4, #0]
 800ff7c:	e7ed      	b.n	800ff5a <_free_r+0x1e>
 800ff7e:	461a      	mov	r2, r3
 800ff80:	685b      	ldr	r3, [r3, #4]
 800ff82:	b10b      	cbz	r3, 800ff88 <_free_r+0x4c>
 800ff84:	42a3      	cmp	r3, r4
 800ff86:	d9fa      	bls.n	800ff7e <_free_r+0x42>
 800ff88:	6811      	ldr	r1, [r2, #0]
 800ff8a:	1850      	adds	r0, r2, r1
 800ff8c:	42a0      	cmp	r0, r4
 800ff8e:	d10b      	bne.n	800ffa8 <_free_r+0x6c>
 800ff90:	6820      	ldr	r0, [r4, #0]
 800ff92:	4401      	add	r1, r0
 800ff94:	1850      	adds	r0, r2, r1
 800ff96:	4283      	cmp	r3, r0
 800ff98:	6011      	str	r1, [r2, #0]
 800ff9a:	d1e0      	bne.n	800ff5e <_free_r+0x22>
 800ff9c:	6818      	ldr	r0, [r3, #0]
 800ff9e:	685b      	ldr	r3, [r3, #4]
 800ffa0:	6053      	str	r3, [r2, #4]
 800ffa2:	4408      	add	r0, r1
 800ffa4:	6010      	str	r0, [r2, #0]
 800ffa6:	e7da      	b.n	800ff5e <_free_r+0x22>
 800ffa8:	d902      	bls.n	800ffb0 <_free_r+0x74>
 800ffaa:	230c      	movs	r3, #12
 800ffac:	602b      	str	r3, [r5, #0]
 800ffae:	e7d6      	b.n	800ff5e <_free_r+0x22>
 800ffb0:	6820      	ldr	r0, [r4, #0]
 800ffb2:	1821      	adds	r1, r4, r0
 800ffb4:	428b      	cmp	r3, r1
 800ffb6:	bf04      	itt	eq
 800ffb8:	6819      	ldreq	r1, [r3, #0]
 800ffba:	685b      	ldreq	r3, [r3, #4]
 800ffbc:	6063      	str	r3, [r4, #4]
 800ffbe:	bf04      	itt	eq
 800ffc0:	1809      	addeq	r1, r1, r0
 800ffc2:	6021      	streq	r1, [r4, #0]
 800ffc4:	6054      	str	r4, [r2, #4]
 800ffc6:	e7ca      	b.n	800ff5e <_free_r+0x22>
 800ffc8:	bd38      	pop	{r3, r4, r5, pc}
 800ffca:	bf00      	nop
 800ffcc:	20009380 	.word	0x20009380

0800ffd0 <malloc>:
 800ffd0:	4b02      	ldr	r3, [pc, #8]	@ (800ffdc <malloc+0xc>)
 800ffd2:	4601      	mov	r1, r0
 800ffd4:	6818      	ldr	r0, [r3, #0]
 800ffd6:	f000 b825 	b.w	8010024 <_malloc_r>
 800ffda:	bf00      	nop
 800ffdc:	20000018 	.word	0x20000018

0800ffe0 <sbrk_aligned>:
 800ffe0:	b570      	push	{r4, r5, r6, lr}
 800ffe2:	4e0f      	ldr	r6, [pc, #60]	@ (8010020 <sbrk_aligned+0x40>)
 800ffe4:	460c      	mov	r4, r1
 800ffe6:	6831      	ldr	r1, [r6, #0]
 800ffe8:	4605      	mov	r5, r0
 800ffea:	b911      	cbnz	r1, 800fff2 <sbrk_aligned+0x12>
 800ffec:	f000 fe1e 	bl	8010c2c <_sbrk_r>
 800fff0:	6030      	str	r0, [r6, #0]
 800fff2:	4621      	mov	r1, r4
 800fff4:	4628      	mov	r0, r5
 800fff6:	f000 fe19 	bl	8010c2c <_sbrk_r>
 800fffa:	1c43      	adds	r3, r0, #1
 800fffc:	d103      	bne.n	8010006 <sbrk_aligned+0x26>
 800fffe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8010002:	4620      	mov	r0, r4
 8010004:	bd70      	pop	{r4, r5, r6, pc}
 8010006:	1cc4      	adds	r4, r0, #3
 8010008:	f024 0403 	bic.w	r4, r4, #3
 801000c:	42a0      	cmp	r0, r4
 801000e:	d0f8      	beq.n	8010002 <sbrk_aligned+0x22>
 8010010:	1a21      	subs	r1, r4, r0
 8010012:	4628      	mov	r0, r5
 8010014:	f000 fe0a 	bl	8010c2c <_sbrk_r>
 8010018:	3001      	adds	r0, #1
 801001a:	d1f2      	bne.n	8010002 <sbrk_aligned+0x22>
 801001c:	e7ef      	b.n	800fffe <sbrk_aligned+0x1e>
 801001e:	bf00      	nop
 8010020:	2000937c 	.word	0x2000937c

08010024 <_malloc_r>:
 8010024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010028:	1ccd      	adds	r5, r1, #3
 801002a:	f025 0503 	bic.w	r5, r5, #3
 801002e:	3508      	adds	r5, #8
 8010030:	2d0c      	cmp	r5, #12
 8010032:	bf38      	it	cc
 8010034:	250c      	movcc	r5, #12
 8010036:	2d00      	cmp	r5, #0
 8010038:	4606      	mov	r6, r0
 801003a:	db01      	blt.n	8010040 <_malloc_r+0x1c>
 801003c:	42a9      	cmp	r1, r5
 801003e:	d904      	bls.n	801004a <_malloc_r+0x26>
 8010040:	230c      	movs	r3, #12
 8010042:	6033      	str	r3, [r6, #0]
 8010044:	2000      	movs	r0, #0
 8010046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801004a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010120 <_malloc_r+0xfc>
 801004e:	f000 f869 	bl	8010124 <__malloc_lock>
 8010052:	f8d8 3000 	ldr.w	r3, [r8]
 8010056:	461c      	mov	r4, r3
 8010058:	bb44      	cbnz	r4, 80100ac <_malloc_r+0x88>
 801005a:	4629      	mov	r1, r5
 801005c:	4630      	mov	r0, r6
 801005e:	f7ff ffbf 	bl	800ffe0 <sbrk_aligned>
 8010062:	1c43      	adds	r3, r0, #1
 8010064:	4604      	mov	r4, r0
 8010066:	d158      	bne.n	801011a <_malloc_r+0xf6>
 8010068:	f8d8 4000 	ldr.w	r4, [r8]
 801006c:	4627      	mov	r7, r4
 801006e:	2f00      	cmp	r7, #0
 8010070:	d143      	bne.n	80100fa <_malloc_r+0xd6>
 8010072:	2c00      	cmp	r4, #0
 8010074:	d04b      	beq.n	801010e <_malloc_r+0xea>
 8010076:	6823      	ldr	r3, [r4, #0]
 8010078:	4639      	mov	r1, r7
 801007a:	4630      	mov	r0, r6
 801007c:	eb04 0903 	add.w	r9, r4, r3
 8010080:	f000 fdd4 	bl	8010c2c <_sbrk_r>
 8010084:	4581      	cmp	r9, r0
 8010086:	d142      	bne.n	801010e <_malloc_r+0xea>
 8010088:	6821      	ldr	r1, [r4, #0]
 801008a:	1a6d      	subs	r5, r5, r1
 801008c:	4629      	mov	r1, r5
 801008e:	4630      	mov	r0, r6
 8010090:	f7ff ffa6 	bl	800ffe0 <sbrk_aligned>
 8010094:	3001      	adds	r0, #1
 8010096:	d03a      	beq.n	801010e <_malloc_r+0xea>
 8010098:	6823      	ldr	r3, [r4, #0]
 801009a:	442b      	add	r3, r5
 801009c:	6023      	str	r3, [r4, #0]
 801009e:	f8d8 3000 	ldr.w	r3, [r8]
 80100a2:	685a      	ldr	r2, [r3, #4]
 80100a4:	bb62      	cbnz	r2, 8010100 <_malloc_r+0xdc>
 80100a6:	f8c8 7000 	str.w	r7, [r8]
 80100aa:	e00f      	b.n	80100cc <_malloc_r+0xa8>
 80100ac:	6822      	ldr	r2, [r4, #0]
 80100ae:	1b52      	subs	r2, r2, r5
 80100b0:	d420      	bmi.n	80100f4 <_malloc_r+0xd0>
 80100b2:	2a0b      	cmp	r2, #11
 80100b4:	d917      	bls.n	80100e6 <_malloc_r+0xc2>
 80100b6:	1961      	adds	r1, r4, r5
 80100b8:	42a3      	cmp	r3, r4
 80100ba:	6025      	str	r5, [r4, #0]
 80100bc:	bf18      	it	ne
 80100be:	6059      	strne	r1, [r3, #4]
 80100c0:	6863      	ldr	r3, [r4, #4]
 80100c2:	bf08      	it	eq
 80100c4:	f8c8 1000 	streq.w	r1, [r8]
 80100c8:	5162      	str	r2, [r4, r5]
 80100ca:	604b      	str	r3, [r1, #4]
 80100cc:	4630      	mov	r0, r6
 80100ce:	f000 f82f 	bl	8010130 <__malloc_unlock>
 80100d2:	f104 000b 	add.w	r0, r4, #11
 80100d6:	1d23      	adds	r3, r4, #4
 80100d8:	f020 0007 	bic.w	r0, r0, #7
 80100dc:	1ac2      	subs	r2, r0, r3
 80100de:	bf1c      	itt	ne
 80100e0:	1a1b      	subne	r3, r3, r0
 80100e2:	50a3      	strne	r3, [r4, r2]
 80100e4:	e7af      	b.n	8010046 <_malloc_r+0x22>
 80100e6:	6862      	ldr	r2, [r4, #4]
 80100e8:	42a3      	cmp	r3, r4
 80100ea:	bf0c      	ite	eq
 80100ec:	f8c8 2000 	streq.w	r2, [r8]
 80100f0:	605a      	strne	r2, [r3, #4]
 80100f2:	e7eb      	b.n	80100cc <_malloc_r+0xa8>
 80100f4:	4623      	mov	r3, r4
 80100f6:	6864      	ldr	r4, [r4, #4]
 80100f8:	e7ae      	b.n	8010058 <_malloc_r+0x34>
 80100fa:	463c      	mov	r4, r7
 80100fc:	687f      	ldr	r7, [r7, #4]
 80100fe:	e7b6      	b.n	801006e <_malloc_r+0x4a>
 8010100:	461a      	mov	r2, r3
 8010102:	685b      	ldr	r3, [r3, #4]
 8010104:	42a3      	cmp	r3, r4
 8010106:	d1fb      	bne.n	8010100 <_malloc_r+0xdc>
 8010108:	2300      	movs	r3, #0
 801010a:	6053      	str	r3, [r2, #4]
 801010c:	e7de      	b.n	80100cc <_malloc_r+0xa8>
 801010e:	230c      	movs	r3, #12
 8010110:	6033      	str	r3, [r6, #0]
 8010112:	4630      	mov	r0, r6
 8010114:	f000 f80c 	bl	8010130 <__malloc_unlock>
 8010118:	e794      	b.n	8010044 <_malloc_r+0x20>
 801011a:	6005      	str	r5, [r0, #0]
 801011c:	e7d6      	b.n	80100cc <_malloc_r+0xa8>
 801011e:	bf00      	nop
 8010120:	20009380 	.word	0x20009380

08010124 <__malloc_lock>:
 8010124:	4801      	ldr	r0, [pc, #4]	@ (801012c <__malloc_lock+0x8>)
 8010126:	f7ff beda 	b.w	800fede <__retarget_lock_acquire_recursive>
 801012a:	bf00      	nop
 801012c:	20009378 	.word	0x20009378

08010130 <__malloc_unlock>:
 8010130:	4801      	ldr	r0, [pc, #4]	@ (8010138 <__malloc_unlock+0x8>)
 8010132:	f7ff bed5 	b.w	800fee0 <__retarget_lock_release_recursive>
 8010136:	bf00      	nop
 8010138:	20009378 	.word	0x20009378

0801013c <__ssputs_r>:
 801013c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010140:	688e      	ldr	r6, [r1, #8]
 8010142:	461f      	mov	r7, r3
 8010144:	42be      	cmp	r6, r7
 8010146:	680b      	ldr	r3, [r1, #0]
 8010148:	4682      	mov	sl, r0
 801014a:	460c      	mov	r4, r1
 801014c:	4690      	mov	r8, r2
 801014e:	d82d      	bhi.n	80101ac <__ssputs_r+0x70>
 8010150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010154:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010158:	d026      	beq.n	80101a8 <__ssputs_r+0x6c>
 801015a:	6965      	ldr	r5, [r4, #20]
 801015c:	6909      	ldr	r1, [r1, #16]
 801015e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010162:	eba3 0901 	sub.w	r9, r3, r1
 8010166:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801016a:	1c7b      	adds	r3, r7, #1
 801016c:	444b      	add	r3, r9
 801016e:	106d      	asrs	r5, r5, #1
 8010170:	429d      	cmp	r5, r3
 8010172:	bf38      	it	cc
 8010174:	461d      	movcc	r5, r3
 8010176:	0553      	lsls	r3, r2, #21
 8010178:	d527      	bpl.n	80101ca <__ssputs_r+0x8e>
 801017a:	4629      	mov	r1, r5
 801017c:	f7ff ff52 	bl	8010024 <_malloc_r>
 8010180:	4606      	mov	r6, r0
 8010182:	b360      	cbz	r0, 80101de <__ssputs_r+0xa2>
 8010184:	6921      	ldr	r1, [r4, #16]
 8010186:	464a      	mov	r2, r9
 8010188:	f7ff feab 	bl	800fee2 <memcpy>
 801018c:	89a3      	ldrh	r3, [r4, #12]
 801018e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010196:	81a3      	strh	r3, [r4, #12]
 8010198:	6126      	str	r6, [r4, #16]
 801019a:	6165      	str	r5, [r4, #20]
 801019c:	444e      	add	r6, r9
 801019e:	eba5 0509 	sub.w	r5, r5, r9
 80101a2:	6026      	str	r6, [r4, #0]
 80101a4:	60a5      	str	r5, [r4, #8]
 80101a6:	463e      	mov	r6, r7
 80101a8:	42be      	cmp	r6, r7
 80101aa:	d900      	bls.n	80101ae <__ssputs_r+0x72>
 80101ac:	463e      	mov	r6, r7
 80101ae:	6820      	ldr	r0, [r4, #0]
 80101b0:	4632      	mov	r2, r6
 80101b2:	4641      	mov	r1, r8
 80101b4:	f7ff fe05 	bl	800fdc2 <memmove>
 80101b8:	68a3      	ldr	r3, [r4, #8]
 80101ba:	1b9b      	subs	r3, r3, r6
 80101bc:	60a3      	str	r3, [r4, #8]
 80101be:	6823      	ldr	r3, [r4, #0]
 80101c0:	4433      	add	r3, r6
 80101c2:	6023      	str	r3, [r4, #0]
 80101c4:	2000      	movs	r0, #0
 80101c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101ca:	462a      	mov	r2, r5
 80101cc:	f000 fd45 	bl	8010c5a <_realloc_r>
 80101d0:	4606      	mov	r6, r0
 80101d2:	2800      	cmp	r0, #0
 80101d4:	d1e0      	bne.n	8010198 <__ssputs_r+0x5c>
 80101d6:	6921      	ldr	r1, [r4, #16]
 80101d8:	4650      	mov	r0, sl
 80101da:	f7ff feaf 	bl	800ff3c <_free_r>
 80101de:	230c      	movs	r3, #12
 80101e0:	f8ca 3000 	str.w	r3, [sl]
 80101e4:	89a3      	ldrh	r3, [r4, #12]
 80101e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80101ea:	81a3      	strh	r3, [r4, #12]
 80101ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80101f0:	e7e9      	b.n	80101c6 <__ssputs_r+0x8a>
	...

080101f4 <_svfiprintf_r>:
 80101f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101f8:	4698      	mov	r8, r3
 80101fa:	898b      	ldrh	r3, [r1, #12]
 80101fc:	061b      	lsls	r3, r3, #24
 80101fe:	b09d      	sub	sp, #116	@ 0x74
 8010200:	4607      	mov	r7, r0
 8010202:	460d      	mov	r5, r1
 8010204:	4614      	mov	r4, r2
 8010206:	d510      	bpl.n	801022a <_svfiprintf_r+0x36>
 8010208:	690b      	ldr	r3, [r1, #16]
 801020a:	b973      	cbnz	r3, 801022a <_svfiprintf_r+0x36>
 801020c:	2140      	movs	r1, #64	@ 0x40
 801020e:	f7ff ff09 	bl	8010024 <_malloc_r>
 8010212:	6028      	str	r0, [r5, #0]
 8010214:	6128      	str	r0, [r5, #16]
 8010216:	b930      	cbnz	r0, 8010226 <_svfiprintf_r+0x32>
 8010218:	230c      	movs	r3, #12
 801021a:	603b      	str	r3, [r7, #0]
 801021c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010220:	b01d      	add	sp, #116	@ 0x74
 8010222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010226:	2340      	movs	r3, #64	@ 0x40
 8010228:	616b      	str	r3, [r5, #20]
 801022a:	2300      	movs	r3, #0
 801022c:	9309      	str	r3, [sp, #36]	@ 0x24
 801022e:	2320      	movs	r3, #32
 8010230:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010234:	f8cd 800c 	str.w	r8, [sp, #12]
 8010238:	2330      	movs	r3, #48	@ 0x30
 801023a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80103d8 <_svfiprintf_r+0x1e4>
 801023e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010242:	f04f 0901 	mov.w	r9, #1
 8010246:	4623      	mov	r3, r4
 8010248:	469a      	mov	sl, r3
 801024a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801024e:	b10a      	cbz	r2, 8010254 <_svfiprintf_r+0x60>
 8010250:	2a25      	cmp	r2, #37	@ 0x25
 8010252:	d1f9      	bne.n	8010248 <_svfiprintf_r+0x54>
 8010254:	ebba 0b04 	subs.w	fp, sl, r4
 8010258:	d00b      	beq.n	8010272 <_svfiprintf_r+0x7e>
 801025a:	465b      	mov	r3, fp
 801025c:	4622      	mov	r2, r4
 801025e:	4629      	mov	r1, r5
 8010260:	4638      	mov	r0, r7
 8010262:	f7ff ff6b 	bl	801013c <__ssputs_r>
 8010266:	3001      	adds	r0, #1
 8010268:	f000 80a7 	beq.w	80103ba <_svfiprintf_r+0x1c6>
 801026c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801026e:	445a      	add	r2, fp
 8010270:	9209      	str	r2, [sp, #36]	@ 0x24
 8010272:	f89a 3000 	ldrb.w	r3, [sl]
 8010276:	2b00      	cmp	r3, #0
 8010278:	f000 809f 	beq.w	80103ba <_svfiprintf_r+0x1c6>
 801027c:	2300      	movs	r3, #0
 801027e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010282:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010286:	f10a 0a01 	add.w	sl, sl, #1
 801028a:	9304      	str	r3, [sp, #16]
 801028c:	9307      	str	r3, [sp, #28]
 801028e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010292:	931a      	str	r3, [sp, #104]	@ 0x68
 8010294:	4654      	mov	r4, sl
 8010296:	2205      	movs	r2, #5
 8010298:	f814 1b01 	ldrb.w	r1, [r4], #1
 801029c:	484e      	ldr	r0, [pc, #312]	@ (80103d8 <_svfiprintf_r+0x1e4>)
 801029e:	f7ef ffcf 	bl	8000240 <memchr>
 80102a2:	9a04      	ldr	r2, [sp, #16]
 80102a4:	b9d8      	cbnz	r0, 80102de <_svfiprintf_r+0xea>
 80102a6:	06d0      	lsls	r0, r2, #27
 80102a8:	bf44      	itt	mi
 80102aa:	2320      	movmi	r3, #32
 80102ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102b0:	0711      	lsls	r1, r2, #28
 80102b2:	bf44      	itt	mi
 80102b4:	232b      	movmi	r3, #43	@ 0x2b
 80102b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102ba:	f89a 3000 	ldrb.w	r3, [sl]
 80102be:	2b2a      	cmp	r3, #42	@ 0x2a
 80102c0:	d015      	beq.n	80102ee <_svfiprintf_r+0xfa>
 80102c2:	9a07      	ldr	r2, [sp, #28]
 80102c4:	4654      	mov	r4, sl
 80102c6:	2000      	movs	r0, #0
 80102c8:	f04f 0c0a 	mov.w	ip, #10
 80102cc:	4621      	mov	r1, r4
 80102ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80102d2:	3b30      	subs	r3, #48	@ 0x30
 80102d4:	2b09      	cmp	r3, #9
 80102d6:	d94b      	bls.n	8010370 <_svfiprintf_r+0x17c>
 80102d8:	b1b0      	cbz	r0, 8010308 <_svfiprintf_r+0x114>
 80102da:	9207      	str	r2, [sp, #28]
 80102dc:	e014      	b.n	8010308 <_svfiprintf_r+0x114>
 80102de:	eba0 0308 	sub.w	r3, r0, r8
 80102e2:	fa09 f303 	lsl.w	r3, r9, r3
 80102e6:	4313      	orrs	r3, r2
 80102e8:	9304      	str	r3, [sp, #16]
 80102ea:	46a2      	mov	sl, r4
 80102ec:	e7d2      	b.n	8010294 <_svfiprintf_r+0xa0>
 80102ee:	9b03      	ldr	r3, [sp, #12]
 80102f0:	1d19      	adds	r1, r3, #4
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	9103      	str	r1, [sp, #12]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	bfbb      	ittet	lt
 80102fa:	425b      	neglt	r3, r3
 80102fc:	f042 0202 	orrlt.w	r2, r2, #2
 8010300:	9307      	strge	r3, [sp, #28]
 8010302:	9307      	strlt	r3, [sp, #28]
 8010304:	bfb8      	it	lt
 8010306:	9204      	strlt	r2, [sp, #16]
 8010308:	7823      	ldrb	r3, [r4, #0]
 801030a:	2b2e      	cmp	r3, #46	@ 0x2e
 801030c:	d10a      	bne.n	8010324 <_svfiprintf_r+0x130>
 801030e:	7863      	ldrb	r3, [r4, #1]
 8010310:	2b2a      	cmp	r3, #42	@ 0x2a
 8010312:	d132      	bne.n	801037a <_svfiprintf_r+0x186>
 8010314:	9b03      	ldr	r3, [sp, #12]
 8010316:	1d1a      	adds	r2, r3, #4
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	9203      	str	r2, [sp, #12]
 801031c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010320:	3402      	adds	r4, #2
 8010322:	9305      	str	r3, [sp, #20]
 8010324:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80103e8 <_svfiprintf_r+0x1f4>
 8010328:	7821      	ldrb	r1, [r4, #0]
 801032a:	2203      	movs	r2, #3
 801032c:	4650      	mov	r0, sl
 801032e:	f7ef ff87 	bl	8000240 <memchr>
 8010332:	b138      	cbz	r0, 8010344 <_svfiprintf_r+0x150>
 8010334:	9b04      	ldr	r3, [sp, #16]
 8010336:	eba0 000a 	sub.w	r0, r0, sl
 801033a:	2240      	movs	r2, #64	@ 0x40
 801033c:	4082      	lsls	r2, r0
 801033e:	4313      	orrs	r3, r2
 8010340:	3401      	adds	r4, #1
 8010342:	9304      	str	r3, [sp, #16]
 8010344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010348:	4824      	ldr	r0, [pc, #144]	@ (80103dc <_svfiprintf_r+0x1e8>)
 801034a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801034e:	2206      	movs	r2, #6
 8010350:	f7ef ff76 	bl	8000240 <memchr>
 8010354:	2800      	cmp	r0, #0
 8010356:	d036      	beq.n	80103c6 <_svfiprintf_r+0x1d2>
 8010358:	4b21      	ldr	r3, [pc, #132]	@ (80103e0 <_svfiprintf_r+0x1ec>)
 801035a:	bb1b      	cbnz	r3, 80103a4 <_svfiprintf_r+0x1b0>
 801035c:	9b03      	ldr	r3, [sp, #12]
 801035e:	3307      	adds	r3, #7
 8010360:	f023 0307 	bic.w	r3, r3, #7
 8010364:	3308      	adds	r3, #8
 8010366:	9303      	str	r3, [sp, #12]
 8010368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801036a:	4433      	add	r3, r6
 801036c:	9309      	str	r3, [sp, #36]	@ 0x24
 801036e:	e76a      	b.n	8010246 <_svfiprintf_r+0x52>
 8010370:	fb0c 3202 	mla	r2, ip, r2, r3
 8010374:	460c      	mov	r4, r1
 8010376:	2001      	movs	r0, #1
 8010378:	e7a8      	b.n	80102cc <_svfiprintf_r+0xd8>
 801037a:	2300      	movs	r3, #0
 801037c:	3401      	adds	r4, #1
 801037e:	9305      	str	r3, [sp, #20]
 8010380:	4619      	mov	r1, r3
 8010382:	f04f 0c0a 	mov.w	ip, #10
 8010386:	4620      	mov	r0, r4
 8010388:	f810 2b01 	ldrb.w	r2, [r0], #1
 801038c:	3a30      	subs	r2, #48	@ 0x30
 801038e:	2a09      	cmp	r2, #9
 8010390:	d903      	bls.n	801039a <_svfiprintf_r+0x1a6>
 8010392:	2b00      	cmp	r3, #0
 8010394:	d0c6      	beq.n	8010324 <_svfiprintf_r+0x130>
 8010396:	9105      	str	r1, [sp, #20]
 8010398:	e7c4      	b.n	8010324 <_svfiprintf_r+0x130>
 801039a:	fb0c 2101 	mla	r1, ip, r1, r2
 801039e:	4604      	mov	r4, r0
 80103a0:	2301      	movs	r3, #1
 80103a2:	e7f0      	b.n	8010386 <_svfiprintf_r+0x192>
 80103a4:	ab03      	add	r3, sp, #12
 80103a6:	9300      	str	r3, [sp, #0]
 80103a8:	462a      	mov	r2, r5
 80103aa:	4b0e      	ldr	r3, [pc, #56]	@ (80103e4 <_svfiprintf_r+0x1f0>)
 80103ac:	a904      	add	r1, sp, #16
 80103ae:	4638      	mov	r0, r7
 80103b0:	f3af 8000 	nop.w
 80103b4:	1c42      	adds	r2, r0, #1
 80103b6:	4606      	mov	r6, r0
 80103b8:	d1d6      	bne.n	8010368 <_svfiprintf_r+0x174>
 80103ba:	89ab      	ldrh	r3, [r5, #12]
 80103bc:	065b      	lsls	r3, r3, #25
 80103be:	f53f af2d 	bmi.w	801021c <_svfiprintf_r+0x28>
 80103c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80103c4:	e72c      	b.n	8010220 <_svfiprintf_r+0x2c>
 80103c6:	ab03      	add	r3, sp, #12
 80103c8:	9300      	str	r3, [sp, #0]
 80103ca:	462a      	mov	r2, r5
 80103cc:	4b05      	ldr	r3, [pc, #20]	@ (80103e4 <_svfiprintf_r+0x1f0>)
 80103ce:	a904      	add	r1, sp, #16
 80103d0:	4638      	mov	r0, r7
 80103d2:	f000 f9bb 	bl	801074c <_printf_i>
 80103d6:	e7ed      	b.n	80103b4 <_svfiprintf_r+0x1c0>
 80103d8:	0801295d 	.word	0x0801295d
 80103dc:	08012967 	.word	0x08012967
 80103e0:	00000000 	.word	0x00000000
 80103e4:	0801013d 	.word	0x0801013d
 80103e8:	08012963 	.word	0x08012963

080103ec <__sfputc_r>:
 80103ec:	6893      	ldr	r3, [r2, #8]
 80103ee:	3b01      	subs	r3, #1
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	b410      	push	{r4}
 80103f4:	6093      	str	r3, [r2, #8]
 80103f6:	da08      	bge.n	801040a <__sfputc_r+0x1e>
 80103f8:	6994      	ldr	r4, [r2, #24]
 80103fa:	42a3      	cmp	r3, r4
 80103fc:	db01      	blt.n	8010402 <__sfputc_r+0x16>
 80103fe:	290a      	cmp	r1, #10
 8010400:	d103      	bne.n	801040a <__sfputc_r+0x1e>
 8010402:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010406:	f000 bb7d 	b.w	8010b04 <__swbuf_r>
 801040a:	6813      	ldr	r3, [r2, #0]
 801040c:	1c58      	adds	r0, r3, #1
 801040e:	6010      	str	r0, [r2, #0]
 8010410:	7019      	strb	r1, [r3, #0]
 8010412:	4608      	mov	r0, r1
 8010414:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010418:	4770      	bx	lr

0801041a <__sfputs_r>:
 801041a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801041c:	4606      	mov	r6, r0
 801041e:	460f      	mov	r7, r1
 8010420:	4614      	mov	r4, r2
 8010422:	18d5      	adds	r5, r2, r3
 8010424:	42ac      	cmp	r4, r5
 8010426:	d101      	bne.n	801042c <__sfputs_r+0x12>
 8010428:	2000      	movs	r0, #0
 801042a:	e007      	b.n	801043c <__sfputs_r+0x22>
 801042c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010430:	463a      	mov	r2, r7
 8010432:	4630      	mov	r0, r6
 8010434:	f7ff ffda 	bl	80103ec <__sfputc_r>
 8010438:	1c43      	adds	r3, r0, #1
 801043a:	d1f3      	bne.n	8010424 <__sfputs_r+0xa>
 801043c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010440 <_vfiprintf_r>:
 8010440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010444:	460d      	mov	r5, r1
 8010446:	b09d      	sub	sp, #116	@ 0x74
 8010448:	4614      	mov	r4, r2
 801044a:	4698      	mov	r8, r3
 801044c:	4606      	mov	r6, r0
 801044e:	b118      	cbz	r0, 8010458 <_vfiprintf_r+0x18>
 8010450:	6a03      	ldr	r3, [r0, #32]
 8010452:	b90b      	cbnz	r3, 8010458 <_vfiprintf_r+0x18>
 8010454:	f7ff fbe4 	bl	800fc20 <__sinit>
 8010458:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801045a:	07d9      	lsls	r1, r3, #31
 801045c:	d405      	bmi.n	801046a <_vfiprintf_r+0x2a>
 801045e:	89ab      	ldrh	r3, [r5, #12]
 8010460:	059a      	lsls	r2, r3, #22
 8010462:	d402      	bmi.n	801046a <_vfiprintf_r+0x2a>
 8010464:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010466:	f7ff fd3a 	bl	800fede <__retarget_lock_acquire_recursive>
 801046a:	89ab      	ldrh	r3, [r5, #12]
 801046c:	071b      	lsls	r3, r3, #28
 801046e:	d501      	bpl.n	8010474 <_vfiprintf_r+0x34>
 8010470:	692b      	ldr	r3, [r5, #16]
 8010472:	b99b      	cbnz	r3, 801049c <_vfiprintf_r+0x5c>
 8010474:	4629      	mov	r1, r5
 8010476:	4630      	mov	r0, r6
 8010478:	f000 fb82 	bl	8010b80 <__swsetup_r>
 801047c:	b170      	cbz	r0, 801049c <_vfiprintf_r+0x5c>
 801047e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010480:	07dc      	lsls	r4, r3, #31
 8010482:	d504      	bpl.n	801048e <_vfiprintf_r+0x4e>
 8010484:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010488:	b01d      	add	sp, #116	@ 0x74
 801048a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801048e:	89ab      	ldrh	r3, [r5, #12]
 8010490:	0598      	lsls	r0, r3, #22
 8010492:	d4f7      	bmi.n	8010484 <_vfiprintf_r+0x44>
 8010494:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010496:	f7ff fd23 	bl	800fee0 <__retarget_lock_release_recursive>
 801049a:	e7f3      	b.n	8010484 <_vfiprintf_r+0x44>
 801049c:	2300      	movs	r3, #0
 801049e:	9309      	str	r3, [sp, #36]	@ 0x24
 80104a0:	2320      	movs	r3, #32
 80104a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80104a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80104aa:	2330      	movs	r3, #48	@ 0x30
 80104ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801065c <_vfiprintf_r+0x21c>
 80104b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80104b4:	f04f 0901 	mov.w	r9, #1
 80104b8:	4623      	mov	r3, r4
 80104ba:	469a      	mov	sl, r3
 80104bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104c0:	b10a      	cbz	r2, 80104c6 <_vfiprintf_r+0x86>
 80104c2:	2a25      	cmp	r2, #37	@ 0x25
 80104c4:	d1f9      	bne.n	80104ba <_vfiprintf_r+0x7a>
 80104c6:	ebba 0b04 	subs.w	fp, sl, r4
 80104ca:	d00b      	beq.n	80104e4 <_vfiprintf_r+0xa4>
 80104cc:	465b      	mov	r3, fp
 80104ce:	4622      	mov	r2, r4
 80104d0:	4629      	mov	r1, r5
 80104d2:	4630      	mov	r0, r6
 80104d4:	f7ff ffa1 	bl	801041a <__sfputs_r>
 80104d8:	3001      	adds	r0, #1
 80104da:	f000 80a7 	beq.w	801062c <_vfiprintf_r+0x1ec>
 80104de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80104e0:	445a      	add	r2, fp
 80104e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80104e4:	f89a 3000 	ldrb.w	r3, [sl]
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	f000 809f 	beq.w	801062c <_vfiprintf_r+0x1ec>
 80104ee:	2300      	movs	r3, #0
 80104f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80104f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80104f8:	f10a 0a01 	add.w	sl, sl, #1
 80104fc:	9304      	str	r3, [sp, #16]
 80104fe:	9307      	str	r3, [sp, #28]
 8010500:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010504:	931a      	str	r3, [sp, #104]	@ 0x68
 8010506:	4654      	mov	r4, sl
 8010508:	2205      	movs	r2, #5
 801050a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801050e:	4853      	ldr	r0, [pc, #332]	@ (801065c <_vfiprintf_r+0x21c>)
 8010510:	f7ef fe96 	bl	8000240 <memchr>
 8010514:	9a04      	ldr	r2, [sp, #16]
 8010516:	b9d8      	cbnz	r0, 8010550 <_vfiprintf_r+0x110>
 8010518:	06d1      	lsls	r1, r2, #27
 801051a:	bf44      	itt	mi
 801051c:	2320      	movmi	r3, #32
 801051e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010522:	0713      	lsls	r3, r2, #28
 8010524:	bf44      	itt	mi
 8010526:	232b      	movmi	r3, #43	@ 0x2b
 8010528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801052c:	f89a 3000 	ldrb.w	r3, [sl]
 8010530:	2b2a      	cmp	r3, #42	@ 0x2a
 8010532:	d015      	beq.n	8010560 <_vfiprintf_r+0x120>
 8010534:	9a07      	ldr	r2, [sp, #28]
 8010536:	4654      	mov	r4, sl
 8010538:	2000      	movs	r0, #0
 801053a:	f04f 0c0a 	mov.w	ip, #10
 801053e:	4621      	mov	r1, r4
 8010540:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010544:	3b30      	subs	r3, #48	@ 0x30
 8010546:	2b09      	cmp	r3, #9
 8010548:	d94b      	bls.n	80105e2 <_vfiprintf_r+0x1a2>
 801054a:	b1b0      	cbz	r0, 801057a <_vfiprintf_r+0x13a>
 801054c:	9207      	str	r2, [sp, #28]
 801054e:	e014      	b.n	801057a <_vfiprintf_r+0x13a>
 8010550:	eba0 0308 	sub.w	r3, r0, r8
 8010554:	fa09 f303 	lsl.w	r3, r9, r3
 8010558:	4313      	orrs	r3, r2
 801055a:	9304      	str	r3, [sp, #16]
 801055c:	46a2      	mov	sl, r4
 801055e:	e7d2      	b.n	8010506 <_vfiprintf_r+0xc6>
 8010560:	9b03      	ldr	r3, [sp, #12]
 8010562:	1d19      	adds	r1, r3, #4
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	9103      	str	r1, [sp, #12]
 8010568:	2b00      	cmp	r3, #0
 801056a:	bfbb      	ittet	lt
 801056c:	425b      	neglt	r3, r3
 801056e:	f042 0202 	orrlt.w	r2, r2, #2
 8010572:	9307      	strge	r3, [sp, #28]
 8010574:	9307      	strlt	r3, [sp, #28]
 8010576:	bfb8      	it	lt
 8010578:	9204      	strlt	r2, [sp, #16]
 801057a:	7823      	ldrb	r3, [r4, #0]
 801057c:	2b2e      	cmp	r3, #46	@ 0x2e
 801057e:	d10a      	bne.n	8010596 <_vfiprintf_r+0x156>
 8010580:	7863      	ldrb	r3, [r4, #1]
 8010582:	2b2a      	cmp	r3, #42	@ 0x2a
 8010584:	d132      	bne.n	80105ec <_vfiprintf_r+0x1ac>
 8010586:	9b03      	ldr	r3, [sp, #12]
 8010588:	1d1a      	adds	r2, r3, #4
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	9203      	str	r2, [sp, #12]
 801058e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010592:	3402      	adds	r4, #2
 8010594:	9305      	str	r3, [sp, #20]
 8010596:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801066c <_vfiprintf_r+0x22c>
 801059a:	7821      	ldrb	r1, [r4, #0]
 801059c:	2203      	movs	r2, #3
 801059e:	4650      	mov	r0, sl
 80105a0:	f7ef fe4e 	bl	8000240 <memchr>
 80105a4:	b138      	cbz	r0, 80105b6 <_vfiprintf_r+0x176>
 80105a6:	9b04      	ldr	r3, [sp, #16]
 80105a8:	eba0 000a 	sub.w	r0, r0, sl
 80105ac:	2240      	movs	r2, #64	@ 0x40
 80105ae:	4082      	lsls	r2, r0
 80105b0:	4313      	orrs	r3, r2
 80105b2:	3401      	adds	r4, #1
 80105b4:	9304      	str	r3, [sp, #16]
 80105b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105ba:	4829      	ldr	r0, [pc, #164]	@ (8010660 <_vfiprintf_r+0x220>)
 80105bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80105c0:	2206      	movs	r2, #6
 80105c2:	f7ef fe3d 	bl	8000240 <memchr>
 80105c6:	2800      	cmp	r0, #0
 80105c8:	d03f      	beq.n	801064a <_vfiprintf_r+0x20a>
 80105ca:	4b26      	ldr	r3, [pc, #152]	@ (8010664 <_vfiprintf_r+0x224>)
 80105cc:	bb1b      	cbnz	r3, 8010616 <_vfiprintf_r+0x1d6>
 80105ce:	9b03      	ldr	r3, [sp, #12]
 80105d0:	3307      	adds	r3, #7
 80105d2:	f023 0307 	bic.w	r3, r3, #7
 80105d6:	3308      	adds	r3, #8
 80105d8:	9303      	str	r3, [sp, #12]
 80105da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105dc:	443b      	add	r3, r7
 80105de:	9309      	str	r3, [sp, #36]	@ 0x24
 80105e0:	e76a      	b.n	80104b8 <_vfiprintf_r+0x78>
 80105e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80105e6:	460c      	mov	r4, r1
 80105e8:	2001      	movs	r0, #1
 80105ea:	e7a8      	b.n	801053e <_vfiprintf_r+0xfe>
 80105ec:	2300      	movs	r3, #0
 80105ee:	3401      	adds	r4, #1
 80105f0:	9305      	str	r3, [sp, #20]
 80105f2:	4619      	mov	r1, r3
 80105f4:	f04f 0c0a 	mov.w	ip, #10
 80105f8:	4620      	mov	r0, r4
 80105fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80105fe:	3a30      	subs	r2, #48	@ 0x30
 8010600:	2a09      	cmp	r2, #9
 8010602:	d903      	bls.n	801060c <_vfiprintf_r+0x1cc>
 8010604:	2b00      	cmp	r3, #0
 8010606:	d0c6      	beq.n	8010596 <_vfiprintf_r+0x156>
 8010608:	9105      	str	r1, [sp, #20]
 801060a:	e7c4      	b.n	8010596 <_vfiprintf_r+0x156>
 801060c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010610:	4604      	mov	r4, r0
 8010612:	2301      	movs	r3, #1
 8010614:	e7f0      	b.n	80105f8 <_vfiprintf_r+0x1b8>
 8010616:	ab03      	add	r3, sp, #12
 8010618:	9300      	str	r3, [sp, #0]
 801061a:	462a      	mov	r2, r5
 801061c:	4b12      	ldr	r3, [pc, #72]	@ (8010668 <_vfiprintf_r+0x228>)
 801061e:	a904      	add	r1, sp, #16
 8010620:	4630      	mov	r0, r6
 8010622:	f3af 8000 	nop.w
 8010626:	4607      	mov	r7, r0
 8010628:	1c78      	adds	r0, r7, #1
 801062a:	d1d6      	bne.n	80105da <_vfiprintf_r+0x19a>
 801062c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801062e:	07d9      	lsls	r1, r3, #31
 8010630:	d405      	bmi.n	801063e <_vfiprintf_r+0x1fe>
 8010632:	89ab      	ldrh	r3, [r5, #12]
 8010634:	059a      	lsls	r2, r3, #22
 8010636:	d402      	bmi.n	801063e <_vfiprintf_r+0x1fe>
 8010638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801063a:	f7ff fc51 	bl	800fee0 <__retarget_lock_release_recursive>
 801063e:	89ab      	ldrh	r3, [r5, #12]
 8010640:	065b      	lsls	r3, r3, #25
 8010642:	f53f af1f 	bmi.w	8010484 <_vfiprintf_r+0x44>
 8010646:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010648:	e71e      	b.n	8010488 <_vfiprintf_r+0x48>
 801064a:	ab03      	add	r3, sp, #12
 801064c:	9300      	str	r3, [sp, #0]
 801064e:	462a      	mov	r2, r5
 8010650:	4b05      	ldr	r3, [pc, #20]	@ (8010668 <_vfiprintf_r+0x228>)
 8010652:	a904      	add	r1, sp, #16
 8010654:	4630      	mov	r0, r6
 8010656:	f000 f879 	bl	801074c <_printf_i>
 801065a:	e7e4      	b.n	8010626 <_vfiprintf_r+0x1e6>
 801065c:	0801295d 	.word	0x0801295d
 8010660:	08012967 	.word	0x08012967
 8010664:	00000000 	.word	0x00000000
 8010668:	0801041b 	.word	0x0801041b
 801066c:	08012963 	.word	0x08012963

08010670 <_printf_common>:
 8010670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010674:	4616      	mov	r6, r2
 8010676:	4698      	mov	r8, r3
 8010678:	688a      	ldr	r2, [r1, #8]
 801067a:	690b      	ldr	r3, [r1, #16]
 801067c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010680:	4293      	cmp	r3, r2
 8010682:	bfb8      	it	lt
 8010684:	4613      	movlt	r3, r2
 8010686:	6033      	str	r3, [r6, #0]
 8010688:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801068c:	4607      	mov	r7, r0
 801068e:	460c      	mov	r4, r1
 8010690:	b10a      	cbz	r2, 8010696 <_printf_common+0x26>
 8010692:	3301      	adds	r3, #1
 8010694:	6033      	str	r3, [r6, #0]
 8010696:	6823      	ldr	r3, [r4, #0]
 8010698:	0699      	lsls	r1, r3, #26
 801069a:	bf42      	ittt	mi
 801069c:	6833      	ldrmi	r3, [r6, #0]
 801069e:	3302      	addmi	r3, #2
 80106a0:	6033      	strmi	r3, [r6, #0]
 80106a2:	6825      	ldr	r5, [r4, #0]
 80106a4:	f015 0506 	ands.w	r5, r5, #6
 80106a8:	d106      	bne.n	80106b8 <_printf_common+0x48>
 80106aa:	f104 0a19 	add.w	sl, r4, #25
 80106ae:	68e3      	ldr	r3, [r4, #12]
 80106b0:	6832      	ldr	r2, [r6, #0]
 80106b2:	1a9b      	subs	r3, r3, r2
 80106b4:	42ab      	cmp	r3, r5
 80106b6:	dc26      	bgt.n	8010706 <_printf_common+0x96>
 80106b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80106bc:	6822      	ldr	r2, [r4, #0]
 80106be:	3b00      	subs	r3, #0
 80106c0:	bf18      	it	ne
 80106c2:	2301      	movne	r3, #1
 80106c4:	0692      	lsls	r2, r2, #26
 80106c6:	d42b      	bmi.n	8010720 <_printf_common+0xb0>
 80106c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80106cc:	4641      	mov	r1, r8
 80106ce:	4638      	mov	r0, r7
 80106d0:	47c8      	blx	r9
 80106d2:	3001      	adds	r0, #1
 80106d4:	d01e      	beq.n	8010714 <_printf_common+0xa4>
 80106d6:	6823      	ldr	r3, [r4, #0]
 80106d8:	6922      	ldr	r2, [r4, #16]
 80106da:	f003 0306 	and.w	r3, r3, #6
 80106de:	2b04      	cmp	r3, #4
 80106e0:	bf02      	ittt	eq
 80106e2:	68e5      	ldreq	r5, [r4, #12]
 80106e4:	6833      	ldreq	r3, [r6, #0]
 80106e6:	1aed      	subeq	r5, r5, r3
 80106e8:	68a3      	ldr	r3, [r4, #8]
 80106ea:	bf0c      	ite	eq
 80106ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80106f0:	2500      	movne	r5, #0
 80106f2:	4293      	cmp	r3, r2
 80106f4:	bfc4      	itt	gt
 80106f6:	1a9b      	subgt	r3, r3, r2
 80106f8:	18ed      	addgt	r5, r5, r3
 80106fa:	2600      	movs	r6, #0
 80106fc:	341a      	adds	r4, #26
 80106fe:	42b5      	cmp	r5, r6
 8010700:	d11a      	bne.n	8010738 <_printf_common+0xc8>
 8010702:	2000      	movs	r0, #0
 8010704:	e008      	b.n	8010718 <_printf_common+0xa8>
 8010706:	2301      	movs	r3, #1
 8010708:	4652      	mov	r2, sl
 801070a:	4641      	mov	r1, r8
 801070c:	4638      	mov	r0, r7
 801070e:	47c8      	blx	r9
 8010710:	3001      	adds	r0, #1
 8010712:	d103      	bne.n	801071c <_printf_common+0xac>
 8010714:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801071c:	3501      	adds	r5, #1
 801071e:	e7c6      	b.n	80106ae <_printf_common+0x3e>
 8010720:	18e1      	adds	r1, r4, r3
 8010722:	1c5a      	adds	r2, r3, #1
 8010724:	2030      	movs	r0, #48	@ 0x30
 8010726:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801072a:	4422      	add	r2, r4
 801072c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010730:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010734:	3302      	adds	r3, #2
 8010736:	e7c7      	b.n	80106c8 <_printf_common+0x58>
 8010738:	2301      	movs	r3, #1
 801073a:	4622      	mov	r2, r4
 801073c:	4641      	mov	r1, r8
 801073e:	4638      	mov	r0, r7
 8010740:	47c8      	blx	r9
 8010742:	3001      	adds	r0, #1
 8010744:	d0e6      	beq.n	8010714 <_printf_common+0xa4>
 8010746:	3601      	adds	r6, #1
 8010748:	e7d9      	b.n	80106fe <_printf_common+0x8e>
	...

0801074c <_printf_i>:
 801074c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010750:	7e0f      	ldrb	r7, [r1, #24]
 8010752:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010754:	2f78      	cmp	r7, #120	@ 0x78
 8010756:	4691      	mov	r9, r2
 8010758:	4680      	mov	r8, r0
 801075a:	460c      	mov	r4, r1
 801075c:	469a      	mov	sl, r3
 801075e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010762:	d807      	bhi.n	8010774 <_printf_i+0x28>
 8010764:	2f62      	cmp	r7, #98	@ 0x62
 8010766:	d80a      	bhi.n	801077e <_printf_i+0x32>
 8010768:	2f00      	cmp	r7, #0
 801076a:	f000 80d1 	beq.w	8010910 <_printf_i+0x1c4>
 801076e:	2f58      	cmp	r7, #88	@ 0x58
 8010770:	f000 80b8 	beq.w	80108e4 <_printf_i+0x198>
 8010774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010778:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801077c:	e03a      	b.n	80107f4 <_printf_i+0xa8>
 801077e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010782:	2b15      	cmp	r3, #21
 8010784:	d8f6      	bhi.n	8010774 <_printf_i+0x28>
 8010786:	a101      	add	r1, pc, #4	@ (adr r1, 801078c <_printf_i+0x40>)
 8010788:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801078c:	080107e5 	.word	0x080107e5
 8010790:	080107f9 	.word	0x080107f9
 8010794:	08010775 	.word	0x08010775
 8010798:	08010775 	.word	0x08010775
 801079c:	08010775 	.word	0x08010775
 80107a0:	08010775 	.word	0x08010775
 80107a4:	080107f9 	.word	0x080107f9
 80107a8:	08010775 	.word	0x08010775
 80107ac:	08010775 	.word	0x08010775
 80107b0:	08010775 	.word	0x08010775
 80107b4:	08010775 	.word	0x08010775
 80107b8:	080108f7 	.word	0x080108f7
 80107bc:	08010823 	.word	0x08010823
 80107c0:	080108b1 	.word	0x080108b1
 80107c4:	08010775 	.word	0x08010775
 80107c8:	08010775 	.word	0x08010775
 80107cc:	08010919 	.word	0x08010919
 80107d0:	08010775 	.word	0x08010775
 80107d4:	08010823 	.word	0x08010823
 80107d8:	08010775 	.word	0x08010775
 80107dc:	08010775 	.word	0x08010775
 80107e0:	080108b9 	.word	0x080108b9
 80107e4:	6833      	ldr	r3, [r6, #0]
 80107e6:	1d1a      	adds	r2, r3, #4
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	6032      	str	r2, [r6, #0]
 80107ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80107f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80107f4:	2301      	movs	r3, #1
 80107f6:	e09c      	b.n	8010932 <_printf_i+0x1e6>
 80107f8:	6833      	ldr	r3, [r6, #0]
 80107fa:	6820      	ldr	r0, [r4, #0]
 80107fc:	1d19      	adds	r1, r3, #4
 80107fe:	6031      	str	r1, [r6, #0]
 8010800:	0606      	lsls	r6, r0, #24
 8010802:	d501      	bpl.n	8010808 <_printf_i+0xbc>
 8010804:	681d      	ldr	r5, [r3, #0]
 8010806:	e003      	b.n	8010810 <_printf_i+0xc4>
 8010808:	0645      	lsls	r5, r0, #25
 801080a:	d5fb      	bpl.n	8010804 <_printf_i+0xb8>
 801080c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010810:	2d00      	cmp	r5, #0
 8010812:	da03      	bge.n	801081c <_printf_i+0xd0>
 8010814:	232d      	movs	r3, #45	@ 0x2d
 8010816:	426d      	negs	r5, r5
 8010818:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801081c:	4858      	ldr	r0, [pc, #352]	@ (8010980 <_printf_i+0x234>)
 801081e:	230a      	movs	r3, #10
 8010820:	e011      	b.n	8010846 <_printf_i+0xfa>
 8010822:	6821      	ldr	r1, [r4, #0]
 8010824:	6833      	ldr	r3, [r6, #0]
 8010826:	0608      	lsls	r0, r1, #24
 8010828:	f853 5b04 	ldr.w	r5, [r3], #4
 801082c:	d402      	bmi.n	8010834 <_printf_i+0xe8>
 801082e:	0649      	lsls	r1, r1, #25
 8010830:	bf48      	it	mi
 8010832:	b2ad      	uxthmi	r5, r5
 8010834:	2f6f      	cmp	r7, #111	@ 0x6f
 8010836:	4852      	ldr	r0, [pc, #328]	@ (8010980 <_printf_i+0x234>)
 8010838:	6033      	str	r3, [r6, #0]
 801083a:	bf14      	ite	ne
 801083c:	230a      	movne	r3, #10
 801083e:	2308      	moveq	r3, #8
 8010840:	2100      	movs	r1, #0
 8010842:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010846:	6866      	ldr	r6, [r4, #4]
 8010848:	60a6      	str	r6, [r4, #8]
 801084a:	2e00      	cmp	r6, #0
 801084c:	db05      	blt.n	801085a <_printf_i+0x10e>
 801084e:	6821      	ldr	r1, [r4, #0]
 8010850:	432e      	orrs	r6, r5
 8010852:	f021 0104 	bic.w	r1, r1, #4
 8010856:	6021      	str	r1, [r4, #0]
 8010858:	d04b      	beq.n	80108f2 <_printf_i+0x1a6>
 801085a:	4616      	mov	r6, r2
 801085c:	fbb5 f1f3 	udiv	r1, r5, r3
 8010860:	fb03 5711 	mls	r7, r3, r1, r5
 8010864:	5dc7      	ldrb	r7, [r0, r7]
 8010866:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801086a:	462f      	mov	r7, r5
 801086c:	42bb      	cmp	r3, r7
 801086e:	460d      	mov	r5, r1
 8010870:	d9f4      	bls.n	801085c <_printf_i+0x110>
 8010872:	2b08      	cmp	r3, #8
 8010874:	d10b      	bne.n	801088e <_printf_i+0x142>
 8010876:	6823      	ldr	r3, [r4, #0]
 8010878:	07df      	lsls	r7, r3, #31
 801087a:	d508      	bpl.n	801088e <_printf_i+0x142>
 801087c:	6923      	ldr	r3, [r4, #16]
 801087e:	6861      	ldr	r1, [r4, #4]
 8010880:	4299      	cmp	r1, r3
 8010882:	bfde      	ittt	le
 8010884:	2330      	movle	r3, #48	@ 0x30
 8010886:	f806 3c01 	strble.w	r3, [r6, #-1]
 801088a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801088e:	1b92      	subs	r2, r2, r6
 8010890:	6122      	str	r2, [r4, #16]
 8010892:	f8cd a000 	str.w	sl, [sp]
 8010896:	464b      	mov	r3, r9
 8010898:	aa03      	add	r2, sp, #12
 801089a:	4621      	mov	r1, r4
 801089c:	4640      	mov	r0, r8
 801089e:	f7ff fee7 	bl	8010670 <_printf_common>
 80108a2:	3001      	adds	r0, #1
 80108a4:	d14a      	bne.n	801093c <_printf_i+0x1f0>
 80108a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80108aa:	b004      	add	sp, #16
 80108ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108b0:	6823      	ldr	r3, [r4, #0]
 80108b2:	f043 0320 	orr.w	r3, r3, #32
 80108b6:	6023      	str	r3, [r4, #0]
 80108b8:	4832      	ldr	r0, [pc, #200]	@ (8010984 <_printf_i+0x238>)
 80108ba:	2778      	movs	r7, #120	@ 0x78
 80108bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80108c0:	6823      	ldr	r3, [r4, #0]
 80108c2:	6831      	ldr	r1, [r6, #0]
 80108c4:	061f      	lsls	r7, r3, #24
 80108c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80108ca:	d402      	bmi.n	80108d2 <_printf_i+0x186>
 80108cc:	065f      	lsls	r7, r3, #25
 80108ce:	bf48      	it	mi
 80108d0:	b2ad      	uxthmi	r5, r5
 80108d2:	6031      	str	r1, [r6, #0]
 80108d4:	07d9      	lsls	r1, r3, #31
 80108d6:	bf44      	itt	mi
 80108d8:	f043 0320 	orrmi.w	r3, r3, #32
 80108dc:	6023      	strmi	r3, [r4, #0]
 80108de:	b11d      	cbz	r5, 80108e8 <_printf_i+0x19c>
 80108e0:	2310      	movs	r3, #16
 80108e2:	e7ad      	b.n	8010840 <_printf_i+0xf4>
 80108e4:	4826      	ldr	r0, [pc, #152]	@ (8010980 <_printf_i+0x234>)
 80108e6:	e7e9      	b.n	80108bc <_printf_i+0x170>
 80108e8:	6823      	ldr	r3, [r4, #0]
 80108ea:	f023 0320 	bic.w	r3, r3, #32
 80108ee:	6023      	str	r3, [r4, #0]
 80108f0:	e7f6      	b.n	80108e0 <_printf_i+0x194>
 80108f2:	4616      	mov	r6, r2
 80108f4:	e7bd      	b.n	8010872 <_printf_i+0x126>
 80108f6:	6833      	ldr	r3, [r6, #0]
 80108f8:	6825      	ldr	r5, [r4, #0]
 80108fa:	6961      	ldr	r1, [r4, #20]
 80108fc:	1d18      	adds	r0, r3, #4
 80108fe:	6030      	str	r0, [r6, #0]
 8010900:	062e      	lsls	r6, r5, #24
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	d501      	bpl.n	801090a <_printf_i+0x1be>
 8010906:	6019      	str	r1, [r3, #0]
 8010908:	e002      	b.n	8010910 <_printf_i+0x1c4>
 801090a:	0668      	lsls	r0, r5, #25
 801090c:	d5fb      	bpl.n	8010906 <_printf_i+0x1ba>
 801090e:	8019      	strh	r1, [r3, #0]
 8010910:	2300      	movs	r3, #0
 8010912:	6123      	str	r3, [r4, #16]
 8010914:	4616      	mov	r6, r2
 8010916:	e7bc      	b.n	8010892 <_printf_i+0x146>
 8010918:	6833      	ldr	r3, [r6, #0]
 801091a:	1d1a      	adds	r2, r3, #4
 801091c:	6032      	str	r2, [r6, #0]
 801091e:	681e      	ldr	r6, [r3, #0]
 8010920:	6862      	ldr	r2, [r4, #4]
 8010922:	2100      	movs	r1, #0
 8010924:	4630      	mov	r0, r6
 8010926:	f7ef fc8b 	bl	8000240 <memchr>
 801092a:	b108      	cbz	r0, 8010930 <_printf_i+0x1e4>
 801092c:	1b80      	subs	r0, r0, r6
 801092e:	6060      	str	r0, [r4, #4]
 8010930:	6863      	ldr	r3, [r4, #4]
 8010932:	6123      	str	r3, [r4, #16]
 8010934:	2300      	movs	r3, #0
 8010936:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801093a:	e7aa      	b.n	8010892 <_printf_i+0x146>
 801093c:	6923      	ldr	r3, [r4, #16]
 801093e:	4632      	mov	r2, r6
 8010940:	4649      	mov	r1, r9
 8010942:	4640      	mov	r0, r8
 8010944:	47d0      	blx	sl
 8010946:	3001      	adds	r0, #1
 8010948:	d0ad      	beq.n	80108a6 <_printf_i+0x15a>
 801094a:	6823      	ldr	r3, [r4, #0]
 801094c:	079b      	lsls	r3, r3, #30
 801094e:	d413      	bmi.n	8010978 <_printf_i+0x22c>
 8010950:	68e0      	ldr	r0, [r4, #12]
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	4298      	cmp	r0, r3
 8010956:	bfb8      	it	lt
 8010958:	4618      	movlt	r0, r3
 801095a:	e7a6      	b.n	80108aa <_printf_i+0x15e>
 801095c:	2301      	movs	r3, #1
 801095e:	4632      	mov	r2, r6
 8010960:	4649      	mov	r1, r9
 8010962:	4640      	mov	r0, r8
 8010964:	47d0      	blx	sl
 8010966:	3001      	adds	r0, #1
 8010968:	d09d      	beq.n	80108a6 <_printf_i+0x15a>
 801096a:	3501      	adds	r5, #1
 801096c:	68e3      	ldr	r3, [r4, #12]
 801096e:	9903      	ldr	r1, [sp, #12]
 8010970:	1a5b      	subs	r3, r3, r1
 8010972:	42ab      	cmp	r3, r5
 8010974:	dcf2      	bgt.n	801095c <_printf_i+0x210>
 8010976:	e7eb      	b.n	8010950 <_printf_i+0x204>
 8010978:	2500      	movs	r5, #0
 801097a:	f104 0619 	add.w	r6, r4, #25
 801097e:	e7f5      	b.n	801096c <_printf_i+0x220>
 8010980:	0801296e 	.word	0x0801296e
 8010984:	0801297f 	.word	0x0801297f

08010988 <__sflush_r>:
 8010988:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801098c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010990:	0716      	lsls	r6, r2, #28
 8010992:	4605      	mov	r5, r0
 8010994:	460c      	mov	r4, r1
 8010996:	d454      	bmi.n	8010a42 <__sflush_r+0xba>
 8010998:	684b      	ldr	r3, [r1, #4]
 801099a:	2b00      	cmp	r3, #0
 801099c:	dc02      	bgt.n	80109a4 <__sflush_r+0x1c>
 801099e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	dd48      	ble.n	8010a36 <__sflush_r+0xae>
 80109a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80109a6:	2e00      	cmp	r6, #0
 80109a8:	d045      	beq.n	8010a36 <__sflush_r+0xae>
 80109aa:	2300      	movs	r3, #0
 80109ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80109b0:	682f      	ldr	r7, [r5, #0]
 80109b2:	6a21      	ldr	r1, [r4, #32]
 80109b4:	602b      	str	r3, [r5, #0]
 80109b6:	d030      	beq.n	8010a1a <__sflush_r+0x92>
 80109b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80109ba:	89a3      	ldrh	r3, [r4, #12]
 80109bc:	0759      	lsls	r1, r3, #29
 80109be:	d505      	bpl.n	80109cc <__sflush_r+0x44>
 80109c0:	6863      	ldr	r3, [r4, #4]
 80109c2:	1ad2      	subs	r2, r2, r3
 80109c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80109c6:	b10b      	cbz	r3, 80109cc <__sflush_r+0x44>
 80109c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80109ca:	1ad2      	subs	r2, r2, r3
 80109cc:	2300      	movs	r3, #0
 80109ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80109d0:	6a21      	ldr	r1, [r4, #32]
 80109d2:	4628      	mov	r0, r5
 80109d4:	47b0      	blx	r6
 80109d6:	1c43      	adds	r3, r0, #1
 80109d8:	89a3      	ldrh	r3, [r4, #12]
 80109da:	d106      	bne.n	80109ea <__sflush_r+0x62>
 80109dc:	6829      	ldr	r1, [r5, #0]
 80109de:	291d      	cmp	r1, #29
 80109e0:	d82b      	bhi.n	8010a3a <__sflush_r+0xb2>
 80109e2:	4a2a      	ldr	r2, [pc, #168]	@ (8010a8c <__sflush_r+0x104>)
 80109e4:	40ca      	lsrs	r2, r1
 80109e6:	07d6      	lsls	r6, r2, #31
 80109e8:	d527      	bpl.n	8010a3a <__sflush_r+0xb2>
 80109ea:	2200      	movs	r2, #0
 80109ec:	6062      	str	r2, [r4, #4]
 80109ee:	04d9      	lsls	r1, r3, #19
 80109f0:	6922      	ldr	r2, [r4, #16]
 80109f2:	6022      	str	r2, [r4, #0]
 80109f4:	d504      	bpl.n	8010a00 <__sflush_r+0x78>
 80109f6:	1c42      	adds	r2, r0, #1
 80109f8:	d101      	bne.n	80109fe <__sflush_r+0x76>
 80109fa:	682b      	ldr	r3, [r5, #0]
 80109fc:	b903      	cbnz	r3, 8010a00 <__sflush_r+0x78>
 80109fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8010a00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a02:	602f      	str	r7, [r5, #0]
 8010a04:	b1b9      	cbz	r1, 8010a36 <__sflush_r+0xae>
 8010a06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a0a:	4299      	cmp	r1, r3
 8010a0c:	d002      	beq.n	8010a14 <__sflush_r+0x8c>
 8010a0e:	4628      	mov	r0, r5
 8010a10:	f7ff fa94 	bl	800ff3c <_free_r>
 8010a14:	2300      	movs	r3, #0
 8010a16:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a18:	e00d      	b.n	8010a36 <__sflush_r+0xae>
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	4628      	mov	r0, r5
 8010a1e:	47b0      	blx	r6
 8010a20:	4602      	mov	r2, r0
 8010a22:	1c50      	adds	r0, r2, #1
 8010a24:	d1c9      	bne.n	80109ba <__sflush_r+0x32>
 8010a26:	682b      	ldr	r3, [r5, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d0c6      	beq.n	80109ba <__sflush_r+0x32>
 8010a2c:	2b1d      	cmp	r3, #29
 8010a2e:	d001      	beq.n	8010a34 <__sflush_r+0xac>
 8010a30:	2b16      	cmp	r3, #22
 8010a32:	d11e      	bne.n	8010a72 <__sflush_r+0xea>
 8010a34:	602f      	str	r7, [r5, #0]
 8010a36:	2000      	movs	r0, #0
 8010a38:	e022      	b.n	8010a80 <__sflush_r+0xf8>
 8010a3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a3e:	b21b      	sxth	r3, r3
 8010a40:	e01b      	b.n	8010a7a <__sflush_r+0xf2>
 8010a42:	690f      	ldr	r7, [r1, #16]
 8010a44:	2f00      	cmp	r7, #0
 8010a46:	d0f6      	beq.n	8010a36 <__sflush_r+0xae>
 8010a48:	0793      	lsls	r3, r2, #30
 8010a4a:	680e      	ldr	r6, [r1, #0]
 8010a4c:	bf08      	it	eq
 8010a4e:	694b      	ldreq	r3, [r1, #20]
 8010a50:	600f      	str	r7, [r1, #0]
 8010a52:	bf18      	it	ne
 8010a54:	2300      	movne	r3, #0
 8010a56:	eba6 0807 	sub.w	r8, r6, r7
 8010a5a:	608b      	str	r3, [r1, #8]
 8010a5c:	f1b8 0f00 	cmp.w	r8, #0
 8010a60:	dde9      	ble.n	8010a36 <__sflush_r+0xae>
 8010a62:	6a21      	ldr	r1, [r4, #32]
 8010a64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010a66:	4643      	mov	r3, r8
 8010a68:	463a      	mov	r2, r7
 8010a6a:	4628      	mov	r0, r5
 8010a6c:	47b0      	blx	r6
 8010a6e:	2800      	cmp	r0, #0
 8010a70:	dc08      	bgt.n	8010a84 <__sflush_r+0xfc>
 8010a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a7a:	81a3      	strh	r3, [r4, #12]
 8010a7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a84:	4407      	add	r7, r0
 8010a86:	eba8 0800 	sub.w	r8, r8, r0
 8010a8a:	e7e7      	b.n	8010a5c <__sflush_r+0xd4>
 8010a8c:	20400001 	.word	0x20400001

08010a90 <_fflush_r>:
 8010a90:	b538      	push	{r3, r4, r5, lr}
 8010a92:	690b      	ldr	r3, [r1, #16]
 8010a94:	4605      	mov	r5, r0
 8010a96:	460c      	mov	r4, r1
 8010a98:	b913      	cbnz	r3, 8010aa0 <_fflush_r+0x10>
 8010a9a:	2500      	movs	r5, #0
 8010a9c:	4628      	mov	r0, r5
 8010a9e:	bd38      	pop	{r3, r4, r5, pc}
 8010aa0:	b118      	cbz	r0, 8010aaa <_fflush_r+0x1a>
 8010aa2:	6a03      	ldr	r3, [r0, #32]
 8010aa4:	b90b      	cbnz	r3, 8010aaa <_fflush_r+0x1a>
 8010aa6:	f7ff f8bb 	bl	800fc20 <__sinit>
 8010aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d0f3      	beq.n	8010a9a <_fflush_r+0xa>
 8010ab2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010ab4:	07d0      	lsls	r0, r2, #31
 8010ab6:	d404      	bmi.n	8010ac2 <_fflush_r+0x32>
 8010ab8:	0599      	lsls	r1, r3, #22
 8010aba:	d402      	bmi.n	8010ac2 <_fflush_r+0x32>
 8010abc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010abe:	f7ff fa0e 	bl	800fede <__retarget_lock_acquire_recursive>
 8010ac2:	4628      	mov	r0, r5
 8010ac4:	4621      	mov	r1, r4
 8010ac6:	f7ff ff5f 	bl	8010988 <__sflush_r>
 8010aca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010acc:	07da      	lsls	r2, r3, #31
 8010ace:	4605      	mov	r5, r0
 8010ad0:	d4e4      	bmi.n	8010a9c <_fflush_r+0xc>
 8010ad2:	89a3      	ldrh	r3, [r4, #12]
 8010ad4:	059b      	lsls	r3, r3, #22
 8010ad6:	d4e1      	bmi.n	8010a9c <_fflush_r+0xc>
 8010ad8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ada:	f7ff fa01 	bl	800fee0 <__retarget_lock_release_recursive>
 8010ade:	e7dd      	b.n	8010a9c <_fflush_r+0xc>

08010ae0 <fiprintf>:
 8010ae0:	b40e      	push	{r1, r2, r3}
 8010ae2:	b503      	push	{r0, r1, lr}
 8010ae4:	4601      	mov	r1, r0
 8010ae6:	ab03      	add	r3, sp, #12
 8010ae8:	4805      	ldr	r0, [pc, #20]	@ (8010b00 <fiprintf+0x20>)
 8010aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8010aee:	6800      	ldr	r0, [r0, #0]
 8010af0:	9301      	str	r3, [sp, #4]
 8010af2:	f7ff fca5 	bl	8010440 <_vfiprintf_r>
 8010af6:	b002      	add	sp, #8
 8010af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010afc:	b003      	add	sp, #12
 8010afe:	4770      	bx	lr
 8010b00:	20000018 	.word	0x20000018

08010b04 <__swbuf_r>:
 8010b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b06:	460e      	mov	r6, r1
 8010b08:	4614      	mov	r4, r2
 8010b0a:	4605      	mov	r5, r0
 8010b0c:	b118      	cbz	r0, 8010b16 <__swbuf_r+0x12>
 8010b0e:	6a03      	ldr	r3, [r0, #32]
 8010b10:	b90b      	cbnz	r3, 8010b16 <__swbuf_r+0x12>
 8010b12:	f7ff f885 	bl	800fc20 <__sinit>
 8010b16:	69a3      	ldr	r3, [r4, #24]
 8010b18:	60a3      	str	r3, [r4, #8]
 8010b1a:	89a3      	ldrh	r3, [r4, #12]
 8010b1c:	071a      	lsls	r2, r3, #28
 8010b1e:	d501      	bpl.n	8010b24 <__swbuf_r+0x20>
 8010b20:	6923      	ldr	r3, [r4, #16]
 8010b22:	b943      	cbnz	r3, 8010b36 <__swbuf_r+0x32>
 8010b24:	4621      	mov	r1, r4
 8010b26:	4628      	mov	r0, r5
 8010b28:	f000 f82a 	bl	8010b80 <__swsetup_r>
 8010b2c:	b118      	cbz	r0, 8010b36 <__swbuf_r+0x32>
 8010b2e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8010b32:	4638      	mov	r0, r7
 8010b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b36:	6823      	ldr	r3, [r4, #0]
 8010b38:	6922      	ldr	r2, [r4, #16]
 8010b3a:	1a98      	subs	r0, r3, r2
 8010b3c:	6963      	ldr	r3, [r4, #20]
 8010b3e:	b2f6      	uxtb	r6, r6
 8010b40:	4283      	cmp	r3, r0
 8010b42:	4637      	mov	r7, r6
 8010b44:	dc05      	bgt.n	8010b52 <__swbuf_r+0x4e>
 8010b46:	4621      	mov	r1, r4
 8010b48:	4628      	mov	r0, r5
 8010b4a:	f7ff ffa1 	bl	8010a90 <_fflush_r>
 8010b4e:	2800      	cmp	r0, #0
 8010b50:	d1ed      	bne.n	8010b2e <__swbuf_r+0x2a>
 8010b52:	68a3      	ldr	r3, [r4, #8]
 8010b54:	3b01      	subs	r3, #1
 8010b56:	60a3      	str	r3, [r4, #8]
 8010b58:	6823      	ldr	r3, [r4, #0]
 8010b5a:	1c5a      	adds	r2, r3, #1
 8010b5c:	6022      	str	r2, [r4, #0]
 8010b5e:	701e      	strb	r6, [r3, #0]
 8010b60:	6962      	ldr	r2, [r4, #20]
 8010b62:	1c43      	adds	r3, r0, #1
 8010b64:	429a      	cmp	r2, r3
 8010b66:	d004      	beq.n	8010b72 <__swbuf_r+0x6e>
 8010b68:	89a3      	ldrh	r3, [r4, #12]
 8010b6a:	07db      	lsls	r3, r3, #31
 8010b6c:	d5e1      	bpl.n	8010b32 <__swbuf_r+0x2e>
 8010b6e:	2e0a      	cmp	r6, #10
 8010b70:	d1df      	bne.n	8010b32 <__swbuf_r+0x2e>
 8010b72:	4621      	mov	r1, r4
 8010b74:	4628      	mov	r0, r5
 8010b76:	f7ff ff8b 	bl	8010a90 <_fflush_r>
 8010b7a:	2800      	cmp	r0, #0
 8010b7c:	d0d9      	beq.n	8010b32 <__swbuf_r+0x2e>
 8010b7e:	e7d6      	b.n	8010b2e <__swbuf_r+0x2a>

08010b80 <__swsetup_r>:
 8010b80:	b538      	push	{r3, r4, r5, lr}
 8010b82:	4b29      	ldr	r3, [pc, #164]	@ (8010c28 <__swsetup_r+0xa8>)
 8010b84:	4605      	mov	r5, r0
 8010b86:	6818      	ldr	r0, [r3, #0]
 8010b88:	460c      	mov	r4, r1
 8010b8a:	b118      	cbz	r0, 8010b94 <__swsetup_r+0x14>
 8010b8c:	6a03      	ldr	r3, [r0, #32]
 8010b8e:	b90b      	cbnz	r3, 8010b94 <__swsetup_r+0x14>
 8010b90:	f7ff f846 	bl	800fc20 <__sinit>
 8010b94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b98:	0719      	lsls	r1, r3, #28
 8010b9a:	d422      	bmi.n	8010be2 <__swsetup_r+0x62>
 8010b9c:	06da      	lsls	r2, r3, #27
 8010b9e:	d407      	bmi.n	8010bb0 <__swsetup_r+0x30>
 8010ba0:	2209      	movs	r2, #9
 8010ba2:	602a      	str	r2, [r5, #0]
 8010ba4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ba8:	81a3      	strh	r3, [r4, #12]
 8010baa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010bae:	e033      	b.n	8010c18 <__swsetup_r+0x98>
 8010bb0:	0758      	lsls	r0, r3, #29
 8010bb2:	d512      	bpl.n	8010bda <__swsetup_r+0x5a>
 8010bb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010bb6:	b141      	cbz	r1, 8010bca <__swsetup_r+0x4a>
 8010bb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010bbc:	4299      	cmp	r1, r3
 8010bbe:	d002      	beq.n	8010bc6 <__swsetup_r+0x46>
 8010bc0:	4628      	mov	r0, r5
 8010bc2:	f7ff f9bb 	bl	800ff3c <_free_r>
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8010bca:	89a3      	ldrh	r3, [r4, #12]
 8010bcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010bd0:	81a3      	strh	r3, [r4, #12]
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	6063      	str	r3, [r4, #4]
 8010bd6:	6923      	ldr	r3, [r4, #16]
 8010bd8:	6023      	str	r3, [r4, #0]
 8010bda:	89a3      	ldrh	r3, [r4, #12]
 8010bdc:	f043 0308 	orr.w	r3, r3, #8
 8010be0:	81a3      	strh	r3, [r4, #12]
 8010be2:	6923      	ldr	r3, [r4, #16]
 8010be4:	b94b      	cbnz	r3, 8010bfa <__swsetup_r+0x7a>
 8010be6:	89a3      	ldrh	r3, [r4, #12]
 8010be8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010bec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bf0:	d003      	beq.n	8010bfa <__swsetup_r+0x7a>
 8010bf2:	4621      	mov	r1, r4
 8010bf4:	4628      	mov	r0, r5
 8010bf6:	f000 f884 	bl	8010d02 <__smakebuf_r>
 8010bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bfe:	f013 0201 	ands.w	r2, r3, #1
 8010c02:	d00a      	beq.n	8010c1a <__swsetup_r+0x9a>
 8010c04:	2200      	movs	r2, #0
 8010c06:	60a2      	str	r2, [r4, #8]
 8010c08:	6962      	ldr	r2, [r4, #20]
 8010c0a:	4252      	negs	r2, r2
 8010c0c:	61a2      	str	r2, [r4, #24]
 8010c0e:	6922      	ldr	r2, [r4, #16]
 8010c10:	b942      	cbnz	r2, 8010c24 <__swsetup_r+0xa4>
 8010c12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010c16:	d1c5      	bne.n	8010ba4 <__swsetup_r+0x24>
 8010c18:	bd38      	pop	{r3, r4, r5, pc}
 8010c1a:	0799      	lsls	r1, r3, #30
 8010c1c:	bf58      	it	pl
 8010c1e:	6962      	ldrpl	r2, [r4, #20]
 8010c20:	60a2      	str	r2, [r4, #8]
 8010c22:	e7f4      	b.n	8010c0e <__swsetup_r+0x8e>
 8010c24:	2000      	movs	r0, #0
 8010c26:	e7f7      	b.n	8010c18 <__swsetup_r+0x98>
 8010c28:	20000018 	.word	0x20000018

08010c2c <_sbrk_r>:
 8010c2c:	b538      	push	{r3, r4, r5, lr}
 8010c2e:	4d06      	ldr	r5, [pc, #24]	@ (8010c48 <_sbrk_r+0x1c>)
 8010c30:	2300      	movs	r3, #0
 8010c32:	4604      	mov	r4, r0
 8010c34:	4608      	mov	r0, r1
 8010c36:	602b      	str	r3, [r5, #0]
 8010c38:	f7f1 fa7a 	bl	8002130 <_sbrk>
 8010c3c:	1c43      	adds	r3, r0, #1
 8010c3e:	d102      	bne.n	8010c46 <_sbrk_r+0x1a>
 8010c40:	682b      	ldr	r3, [r5, #0]
 8010c42:	b103      	cbz	r3, 8010c46 <_sbrk_r+0x1a>
 8010c44:	6023      	str	r3, [r4, #0]
 8010c46:	bd38      	pop	{r3, r4, r5, pc}
 8010c48:	20009374 	.word	0x20009374

08010c4c <abort>:
 8010c4c:	b508      	push	{r3, lr}
 8010c4e:	2006      	movs	r0, #6
 8010c50:	f000 f8bc 	bl	8010dcc <raise>
 8010c54:	2001      	movs	r0, #1
 8010c56:	f7f1 f9f3 	bl	8002040 <_exit>

08010c5a <_realloc_r>:
 8010c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c5e:	4607      	mov	r7, r0
 8010c60:	4614      	mov	r4, r2
 8010c62:	460d      	mov	r5, r1
 8010c64:	b921      	cbnz	r1, 8010c70 <_realloc_r+0x16>
 8010c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010c6a:	4611      	mov	r1, r2
 8010c6c:	f7ff b9da 	b.w	8010024 <_malloc_r>
 8010c70:	b92a      	cbnz	r2, 8010c7e <_realloc_r+0x24>
 8010c72:	f7ff f963 	bl	800ff3c <_free_r>
 8010c76:	4625      	mov	r5, r4
 8010c78:	4628      	mov	r0, r5
 8010c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c7e:	f000 f8e3 	bl	8010e48 <_malloc_usable_size_r>
 8010c82:	4284      	cmp	r4, r0
 8010c84:	4606      	mov	r6, r0
 8010c86:	d802      	bhi.n	8010c8e <_realloc_r+0x34>
 8010c88:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010c8c:	d8f4      	bhi.n	8010c78 <_realloc_r+0x1e>
 8010c8e:	4621      	mov	r1, r4
 8010c90:	4638      	mov	r0, r7
 8010c92:	f7ff f9c7 	bl	8010024 <_malloc_r>
 8010c96:	4680      	mov	r8, r0
 8010c98:	b908      	cbnz	r0, 8010c9e <_realloc_r+0x44>
 8010c9a:	4645      	mov	r5, r8
 8010c9c:	e7ec      	b.n	8010c78 <_realloc_r+0x1e>
 8010c9e:	42b4      	cmp	r4, r6
 8010ca0:	4622      	mov	r2, r4
 8010ca2:	4629      	mov	r1, r5
 8010ca4:	bf28      	it	cs
 8010ca6:	4632      	movcs	r2, r6
 8010ca8:	f7ff f91b 	bl	800fee2 <memcpy>
 8010cac:	4629      	mov	r1, r5
 8010cae:	4638      	mov	r0, r7
 8010cb0:	f7ff f944 	bl	800ff3c <_free_r>
 8010cb4:	e7f1      	b.n	8010c9a <_realloc_r+0x40>

08010cb6 <__swhatbuf_r>:
 8010cb6:	b570      	push	{r4, r5, r6, lr}
 8010cb8:	460c      	mov	r4, r1
 8010cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010cbe:	2900      	cmp	r1, #0
 8010cc0:	b096      	sub	sp, #88	@ 0x58
 8010cc2:	4615      	mov	r5, r2
 8010cc4:	461e      	mov	r6, r3
 8010cc6:	da0d      	bge.n	8010ce4 <__swhatbuf_r+0x2e>
 8010cc8:	89a3      	ldrh	r3, [r4, #12]
 8010cca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010cce:	f04f 0100 	mov.w	r1, #0
 8010cd2:	bf14      	ite	ne
 8010cd4:	2340      	movne	r3, #64	@ 0x40
 8010cd6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010cda:	2000      	movs	r0, #0
 8010cdc:	6031      	str	r1, [r6, #0]
 8010cde:	602b      	str	r3, [r5, #0]
 8010ce0:	b016      	add	sp, #88	@ 0x58
 8010ce2:	bd70      	pop	{r4, r5, r6, pc}
 8010ce4:	466a      	mov	r2, sp
 8010ce6:	f000 f879 	bl	8010ddc <_fstat_r>
 8010cea:	2800      	cmp	r0, #0
 8010cec:	dbec      	blt.n	8010cc8 <__swhatbuf_r+0x12>
 8010cee:	9901      	ldr	r1, [sp, #4]
 8010cf0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010cf4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010cf8:	4259      	negs	r1, r3
 8010cfa:	4159      	adcs	r1, r3
 8010cfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d00:	e7eb      	b.n	8010cda <__swhatbuf_r+0x24>

08010d02 <__smakebuf_r>:
 8010d02:	898b      	ldrh	r3, [r1, #12]
 8010d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d06:	079d      	lsls	r5, r3, #30
 8010d08:	4606      	mov	r6, r0
 8010d0a:	460c      	mov	r4, r1
 8010d0c:	d507      	bpl.n	8010d1e <__smakebuf_r+0x1c>
 8010d0e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010d12:	6023      	str	r3, [r4, #0]
 8010d14:	6123      	str	r3, [r4, #16]
 8010d16:	2301      	movs	r3, #1
 8010d18:	6163      	str	r3, [r4, #20]
 8010d1a:	b003      	add	sp, #12
 8010d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d1e:	ab01      	add	r3, sp, #4
 8010d20:	466a      	mov	r2, sp
 8010d22:	f7ff ffc8 	bl	8010cb6 <__swhatbuf_r>
 8010d26:	9f00      	ldr	r7, [sp, #0]
 8010d28:	4605      	mov	r5, r0
 8010d2a:	4639      	mov	r1, r7
 8010d2c:	4630      	mov	r0, r6
 8010d2e:	f7ff f979 	bl	8010024 <_malloc_r>
 8010d32:	b948      	cbnz	r0, 8010d48 <__smakebuf_r+0x46>
 8010d34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d38:	059a      	lsls	r2, r3, #22
 8010d3a:	d4ee      	bmi.n	8010d1a <__smakebuf_r+0x18>
 8010d3c:	f023 0303 	bic.w	r3, r3, #3
 8010d40:	f043 0302 	orr.w	r3, r3, #2
 8010d44:	81a3      	strh	r3, [r4, #12]
 8010d46:	e7e2      	b.n	8010d0e <__smakebuf_r+0xc>
 8010d48:	89a3      	ldrh	r3, [r4, #12]
 8010d4a:	6020      	str	r0, [r4, #0]
 8010d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d50:	81a3      	strh	r3, [r4, #12]
 8010d52:	9b01      	ldr	r3, [sp, #4]
 8010d54:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010d58:	b15b      	cbz	r3, 8010d72 <__smakebuf_r+0x70>
 8010d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d5e:	4630      	mov	r0, r6
 8010d60:	f000 f84e 	bl	8010e00 <_isatty_r>
 8010d64:	b128      	cbz	r0, 8010d72 <__smakebuf_r+0x70>
 8010d66:	89a3      	ldrh	r3, [r4, #12]
 8010d68:	f023 0303 	bic.w	r3, r3, #3
 8010d6c:	f043 0301 	orr.w	r3, r3, #1
 8010d70:	81a3      	strh	r3, [r4, #12]
 8010d72:	89a3      	ldrh	r3, [r4, #12]
 8010d74:	431d      	orrs	r5, r3
 8010d76:	81a5      	strh	r5, [r4, #12]
 8010d78:	e7cf      	b.n	8010d1a <__smakebuf_r+0x18>

08010d7a <_raise_r>:
 8010d7a:	291f      	cmp	r1, #31
 8010d7c:	b538      	push	{r3, r4, r5, lr}
 8010d7e:	4605      	mov	r5, r0
 8010d80:	460c      	mov	r4, r1
 8010d82:	d904      	bls.n	8010d8e <_raise_r+0x14>
 8010d84:	2316      	movs	r3, #22
 8010d86:	6003      	str	r3, [r0, #0]
 8010d88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010d8c:	bd38      	pop	{r3, r4, r5, pc}
 8010d8e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d90:	b112      	cbz	r2, 8010d98 <_raise_r+0x1e>
 8010d92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d96:	b94b      	cbnz	r3, 8010dac <_raise_r+0x32>
 8010d98:	4628      	mov	r0, r5
 8010d9a:	f000 f853 	bl	8010e44 <_getpid_r>
 8010d9e:	4622      	mov	r2, r4
 8010da0:	4601      	mov	r1, r0
 8010da2:	4628      	mov	r0, r5
 8010da4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010da8:	f000 b83a 	b.w	8010e20 <_kill_r>
 8010dac:	2b01      	cmp	r3, #1
 8010dae:	d00a      	beq.n	8010dc6 <_raise_r+0x4c>
 8010db0:	1c59      	adds	r1, r3, #1
 8010db2:	d103      	bne.n	8010dbc <_raise_r+0x42>
 8010db4:	2316      	movs	r3, #22
 8010db6:	6003      	str	r3, [r0, #0]
 8010db8:	2001      	movs	r0, #1
 8010dba:	e7e7      	b.n	8010d8c <_raise_r+0x12>
 8010dbc:	2100      	movs	r1, #0
 8010dbe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010dc2:	4620      	mov	r0, r4
 8010dc4:	4798      	blx	r3
 8010dc6:	2000      	movs	r0, #0
 8010dc8:	e7e0      	b.n	8010d8c <_raise_r+0x12>
	...

08010dcc <raise>:
 8010dcc:	4b02      	ldr	r3, [pc, #8]	@ (8010dd8 <raise+0xc>)
 8010dce:	4601      	mov	r1, r0
 8010dd0:	6818      	ldr	r0, [r3, #0]
 8010dd2:	f7ff bfd2 	b.w	8010d7a <_raise_r>
 8010dd6:	bf00      	nop
 8010dd8:	20000018 	.word	0x20000018

08010ddc <_fstat_r>:
 8010ddc:	b538      	push	{r3, r4, r5, lr}
 8010dde:	4d07      	ldr	r5, [pc, #28]	@ (8010dfc <_fstat_r+0x20>)
 8010de0:	2300      	movs	r3, #0
 8010de2:	4604      	mov	r4, r0
 8010de4:	4608      	mov	r0, r1
 8010de6:	4611      	mov	r1, r2
 8010de8:	602b      	str	r3, [r5, #0]
 8010dea:	f7f1 f979 	bl	80020e0 <_fstat>
 8010dee:	1c43      	adds	r3, r0, #1
 8010df0:	d102      	bne.n	8010df8 <_fstat_r+0x1c>
 8010df2:	682b      	ldr	r3, [r5, #0]
 8010df4:	b103      	cbz	r3, 8010df8 <_fstat_r+0x1c>
 8010df6:	6023      	str	r3, [r4, #0]
 8010df8:	bd38      	pop	{r3, r4, r5, pc}
 8010dfa:	bf00      	nop
 8010dfc:	20009374 	.word	0x20009374

08010e00 <_isatty_r>:
 8010e00:	b538      	push	{r3, r4, r5, lr}
 8010e02:	4d06      	ldr	r5, [pc, #24]	@ (8010e1c <_isatty_r+0x1c>)
 8010e04:	2300      	movs	r3, #0
 8010e06:	4604      	mov	r4, r0
 8010e08:	4608      	mov	r0, r1
 8010e0a:	602b      	str	r3, [r5, #0]
 8010e0c:	f7f1 f978 	bl	8002100 <_isatty>
 8010e10:	1c43      	adds	r3, r0, #1
 8010e12:	d102      	bne.n	8010e1a <_isatty_r+0x1a>
 8010e14:	682b      	ldr	r3, [r5, #0]
 8010e16:	b103      	cbz	r3, 8010e1a <_isatty_r+0x1a>
 8010e18:	6023      	str	r3, [r4, #0]
 8010e1a:	bd38      	pop	{r3, r4, r5, pc}
 8010e1c:	20009374 	.word	0x20009374

08010e20 <_kill_r>:
 8010e20:	b538      	push	{r3, r4, r5, lr}
 8010e22:	4d07      	ldr	r5, [pc, #28]	@ (8010e40 <_kill_r+0x20>)
 8010e24:	2300      	movs	r3, #0
 8010e26:	4604      	mov	r4, r0
 8010e28:	4608      	mov	r0, r1
 8010e2a:	4611      	mov	r1, r2
 8010e2c:	602b      	str	r3, [r5, #0]
 8010e2e:	f7f1 f8f5 	bl	800201c <_kill>
 8010e32:	1c43      	adds	r3, r0, #1
 8010e34:	d102      	bne.n	8010e3c <_kill_r+0x1c>
 8010e36:	682b      	ldr	r3, [r5, #0]
 8010e38:	b103      	cbz	r3, 8010e3c <_kill_r+0x1c>
 8010e3a:	6023      	str	r3, [r4, #0]
 8010e3c:	bd38      	pop	{r3, r4, r5, pc}
 8010e3e:	bf00      	nop
 8010e40:	20009374 	.word	0x20009374

08010e44 <_getpid_r>:
 8010e44:	f7f1 b8e2 	b.w	800200c <_getpid>

08010e48 <_malloc_usable_size_r>:
 8010e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e4c:	1f18      	subs	r0, r3, #4
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	bfbc      	itt	lt
 8010e52:	580b      	ldrlt	r3, [r1, r0]
 8010e54:	18c0      	addlt	r0, r0, r3
 8010e56:	4770      	bx	lr

08010e58 <_init>:
 8010e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e5a:	bf00      	nop
 8010e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e5e:	bc08      	pop	{r3}
 8010e60:	469e      	mov	lr, r3
 8010e62:	4770      	bx	lr

08010e64 <_fini>:
 8010e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e66:	bf00      	nop
 8010e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e6a:	bc08      	pop	{r3}
 8010e6c:	469e      	mov	lr, r3
 8010e6e:	4770      	bx	lr
