# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Materiale_Corso/Week 9/TOP_1_RCA_TB.vhd" \

# Do not sort compile order
nosort
