
<!DOCTYPE html>
<html>
<head>
    <meta charset="utf-8"/>
    <meta name="latexinput" content="mmd-tufte-handout-header"/>
    <title>Metadata</title>
    <meta name="author" content="Fletcher T. Penney"/>
    <meta name="version" content="5.1.0"/>
    <meta name="revised" content="2014-04-18"/>
    <link type="text/css" rel="stylesheet" href="css/document.css"/>
    <meta name="latexmode" content="memoir"/>
    <meta name="latexinput" content="mmd-tufte-handout-begin-doc"/>
    <meta name="latexfooter" content="mmd-tufte-footer"/>
</head>
<body>
<h2>M8</h2>
<h6>### Core Pin Mux</h6>
<p>Revision: September 7, 2016</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Date</td>
<td>Author</td>
<td>Change</td>
</tr>
<tr>
<td>2013-04-11</td>
<td>Chris Maslyar</td>
<td>Initial Release</td>
</tr>
<tr>
<td>2013-04-29</td>
<td>Chris Maslyar</td>
<td>Fixed I2S Out (channels 67)</td>
</tr>
<tr>
<td>2013-05-14</td>
<td>Chris Maslyar</td>
<td>Added VGA outputs and new Audio outputs</td>
</tr>
<tr>
<td>2013-06-18</td>
<td>Chris Maslyar</td>
<td>Updated from SVN $top/doc/M8-Signoff-core_pin_mux.odt (r9149)</td>
</tr>
<tr>
<td>2013-08-12</td>
<td>Chris Maslyar</td>
<td>Fixed gpioDV GPIO controls</td>
</tr>
<tr>
<td>2013-09-09</td>
<td>Chris Maslyar</td>
<td>Added comments for BSD_EN as a gpio</td>
</tr>
</tbody>
</table>
<p>This document lists the pin mux registers and the VLSI simulation that
tests the core pin mux condition. The format of each cell is as follows:</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>GPIOAO_10</td>
<td>0xc8100024 bit[10]</td>
<td>0xc8100024 bit[26]</td>
<td>0xc8100028 bit[10]</td>
<td>JTAG_Secure register Test536</td>
<td>I2S_LR_CLK_OUTReg[28] Test304</td>
</tr>
</tbody>
</table>
<p>BSD_EN / TEST_N:</p>
<p>To make the BSD_EN and TEST_N pins outputs, you must write the
following registers in the order given below. This will prevent the chip
from entering a production test mode if there is noise near the BSD_EN
or TEST_N pin.</p>
<ol>
<li>
<p>Set Bit[29]=0 of 0x200d (PREG_PAD_GPIO0_O) to block the BSD_EN
    signal from entering the TAP controller</p>
</li>
<li>
<p>Set bit[0]=1 of 0xDA004000 (AO_SECURE_REG0) to prevent the
    TEST_N pin from</p>
</li>
</ol>
<p>Once these two steps are complete, you can enable the BSD_EN pin as an
output by writing bit[30]=0 of CBUS 0x200d (PREG_PAD_GPIO0_O)</p>
<p>You can set the level on the BSD_EN pin using bit[31] of CBUS 0x200d
(PREG_PAD_GPIO0_O). 1 =output high. 0 = output low</p>

</body>

</html>


