#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 16 10:26:30 2023
# Process ID: 31816
# Current directory: D:/DO_AN_TOT_NGHIEP/Synap_connection
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30124 D:\DO_AN_TOT_NGHIEP\Synap_connection\checkpoint_old.dcp
# Log file: D:/DO_AN_TOT_NGHIEP/Synap_connection/vivado.log
# Journal file: D:/DO_AN_TOT_NGHIEP/Synap_connection\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint D:/DO_AN_TOT_NGHIEP/Synap_connection/checkpoint_old.dcp
Command: open_checkpoint D:/DO_AN_TOT_NGHIEP/Synap_connection/checkpoint_old.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1324.520 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1469.168 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2217.277 ; gain = 15.508
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2217.277 ; gain = 15.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2217.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2392.172 ; gain = 1067.652
report_utilization
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 16 10:28:28 2023
| Host         : Admin-PC running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : synap_connection
| Device       : 7k325tffg900-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              | 1280 |     0 |          0 |    203800 |  0.63 |
|   LUT as Logic          | 1280 |     0 |          0 |    203800 |  0.63 |
|   LUT as Memory         |    0 |     0 |          0 |     64000 |  0.00 |
| Slice Registers         |    0 |     0 |          0 |    407600 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    407600 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    407600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |    101900 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     50950 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+------------------------------------------+------+-------+------------+-----------+-------+
|                 Site Type                | Used | Fixed | Prohibited | Available | Util% |
+------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                    |  459 |     0 |          0 |     50950 |  0.90 |
|   SLICEL                                 |  398 |     0 |            |           |       |
|   SLICEM                                 |   61 |     0 |            |           |       |
| LUT as Logic                             | 1280 |     0 |          0 |    203800 |  0.63 |
|   using O5 output only                   |    0 |       |            |           |       |
|   using O6 output only                   | 1280 |       |            |           |       |
|   using O5 and O6                        |    0 |       |            |           |       |
| LUT as Memory                            |    0 |     0 |          0 |     64000 |  0.00 |
|   LUT as Distributed RAM                 |    0 |     0 |            |           |       |
|   LUT as Shift Register                  |    0 |     0 |            |           |       |
| Slice Registers                          |    0 |     0 |          0 |    407600 |  0.00 |
|   Register driven from within the Slice  |    0 |       |            |           |       |
|   Register driven from outside the Slice |    0 |       |            |           |       |
| Unique Control Sets                      |    0 |       |          0 |     50950 |  0.00 |
+------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       445 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       445 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       890 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |  264 |     0 |          0 |       500 | 52.80 |
|   IOB Master Pads           |  126 |       |            |           |       |
|   IOB Slave Pads            |  127 |       |            |           |       |
| Bonded IPADs                |    0 |     0 |          0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       480 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         4 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1280 |                 LUT |
| OBUF     |  256 |                  IO |
| IBUF     |    8 |                  IO |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 22:24:09 2023...
