// Seed: 839443573
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input logic id_8
);
  tri1 id_9;
  type_18(
      id_5, id_7, id_8 ^ id_6 ^ 1 ^ id_1
  );
  logic id_10;
  assign id_10 = id_9['h0];
endmodule
