read_verilog ../top.v
synth_xilinx -arch zinq7000
write_verilog synth.v
