# compile verilog/system verilog design source files
sv xil_defaultlib "C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/bd/zynq/hdl/zynq_wrapper.v" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8c62/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/1ddd/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/b2d0/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8713/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../systolic_array.srcs/sources_1/new/mac.sv" \
"../../../../systolic_array.srcs/sim_1/new/nonsynth_clock_gen.sv" \
"../../../../systolic_array.srcs/sim_1/new/nonsynth_reset_gen.sv" \
"../../../../systolic_array.srcs/sources_1/new/systolic_array.sv" \
"../../../../systolic_array.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
