{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1457413310961 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fft256 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fft256\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1457413311208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457413311270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1457413311270 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1457413311640 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1457413311654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457413312364 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457413312364 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45360 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457413312437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45362 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457413312437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45364 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457413312437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45366 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457413312437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45368 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457413312437 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1457413312437 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1457413312446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "413 413 " "No exact pin location assignment(s) for 413 pins of 413 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_valid " "Pin fft_valid not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fft_valid } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 24 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[0\] " "Pin fftr\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[1\] " "Pin fftr\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[2\] " "Pin fftr\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[3\] " "Pin fftr\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[4\] " "Pin fftr\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[5\] " "Pin fftr\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[6\] " "Pin fftr\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[7\] " "Pin fftr\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[8\] " "Pin fftr\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[9\] " "Pin fftr\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[10\] " "Pin fftr\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[11\] " "Pin fftr\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[12\] " "Pin fftr\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[13\] " "Pin fftr\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[14\] " "Pin fftr\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fftr\[15\] " "Pin fftr\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { fftr[15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fftr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[0\] " "Pin ffti\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[1\] " "Pin ffti\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[2\] " "Pin ffti\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[3\] " "Pin ffti\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[4\] " "Pin ffti\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[5\] " "Pin ffti\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[6\] " "Pin ffti\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[7\] " "Pin ffti\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[8\] " "Pin ffti\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[9\] " "Pin ffti\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[10\] " "Pin ffti\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[11\] " "Pin ffti\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[12\] " "Pin ffti\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[13\] " "Pin ffti\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[14\] " "Pin ffti\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ffti\[15\] " "Pin ffti\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { ffti[15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ffti[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[0\] " "Pin rcount_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[1\] " "Pin rcount_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[2\] " "Pin rcount_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[3\] " "Pin rcount_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[4\] " "Pin rcount_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[5\] " "Pin rcount_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[6\] " "Pin rcount_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[7\] " "Pin rcount_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rcount_o\[8\] " "Pin rcount_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { rcount_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 26 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rcount_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[0\] " "Pin xr_out\[7\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[1\] " "Pin xr_out\[7\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[2\] " "Pin xr_out\[7\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[3\] " "Pin xr_out\[7\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[4\] " "Pin xr_out\[7\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[5\] " "Pin xr_out\[7\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[6\] " "Pin xr_out\[7\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[7\] " "Pin xr_out\[7\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[8\] " "Pin xr_out\[7\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[9\] " "Pin xr_out\[7\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[10\] " "Pin xr_out\[7\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[11\] " "Pin xr_out\[7\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[12\] " "Pin xr_out\[7\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[13\] " "Pin xr_out\[7\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[14\] " "Pin xr_out\[7\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[7\]\[15\] " "Pin xr_out\[7\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[7][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[7][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[0\] " "Pin xr_out\[6\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[1\] " "Pin xr_out\[6\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[2\] " "Pin xr_out\[6\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[3\] " "Pin xr_out\[6\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[4\] " "Pin xr_out\[6\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[5\] " "Pin xr_out\[6\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[6\] " "Pin xr_out\[6\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[7\] " "Pin xr_out\[6\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[8\] " "Pin xr_out\[6\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[9\] " "Pin xr_out\[6\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[10\] " "Pin xr_out\[6\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[11\] " "Pin xr_out\[6\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[12\] " "Pin xr_out\[6\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[13\] " "Pin xr_out\[6\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[14\] " "Pin xr_out\[6\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[6\]\[15\] " "Pin xr_out\[6\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[6][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[6][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[0\] " "Pin xr_out\[5\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[1\] " "Pin xr_out\[5\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[2\] " "Pin xr_out\[5\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[3\] " "Pin xr_out\[5\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[4\] " "Pin xr_out\[5\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[5\] " "Pin xr_out\[5\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[6\] " "Pin xr_out\[5\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[7\] " "Pin xr_out\[5\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[8\] " "Pin xr_out\[5\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[9\] " "Pin xr_out\[5\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[10\] " "Pin xr_out\[5\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[11\] " "Pin xr_out\[5\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[12\] " "Pin xr_out\[5\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[13\] " "Pin xr_out\[5\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[14\] " "Pin xr_out\[5\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[5\]\[15\] " "Pin xr_out\[5\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[5][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[5][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[0\] " "Pin xr_out\[4\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[1\] " "Pin xr_out\[4\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[2\] " "Pin xr_out\[4\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[3\] " "Pin xr_out\[4\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[4\] " "Pin xr_out\[4\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[5\] " "Pin xr_out\[4\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[6\] " "Pin xr_out\[4\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[7\] " "Pin xr_out\[4\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[8\] " "Pin xr_out\[4\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[9\] " "Pin xr_out\[4\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[10\] " "Pin xr_out\[4\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[11\] " "Pin xr_out\[4\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[12\] " "Pin xr_out\[4\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[13\] " "Pin xr_out\[4\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[14\] " "Pin xr_out\[4\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[4\]\[15\] " "Pin xr_out\[4\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[4][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[4][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[0\] " "Pin xr_out\[3\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[1\] " "Pin xr_out\[3\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[2\] " "Pin xr_out\[3\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[3\] " "Pin xr_out\[3\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[4\] " "Pin xr_out\[3\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[5\] " "Pin xr_out\[3\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[6\] " "Pin xr_out\[3\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[7\] " "Pin xr_out\[3\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[8\] " "Pin xr_out\[3\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[9\] " "Pin xr_out\[3\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[10\] " "Pin xr_out\[3\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[11\] " "Pin xr_out\[3\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[12\] " "Pin xr_out\[3\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[13\] " "Pin xr_out\[3\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[14\] " "Pin xr_out\[3\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[3\]\[15\] " "Pin xr_out\[3\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[3][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[3][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[0\] " "Pin xr_out\[2\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[1\] " "Pin xr_out\[2\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[2\] " "Pin xr_out\[2\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[3\] " "Pin xr_out\[2\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[4\] " "Pin xr_out\[2\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[5\] " "Pin xr_out\[2\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[6\] " "Pin xr_out\[2\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[7\] " "Pin xr_out\[2\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[8\] " "Pin xr_out\[2\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[9\] " "Pin xr_out\[2\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[10\] " "Pin xr_out\[2\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[11\] " "Pin xr_out\[2\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[12\] " "Pin xr_out\[2\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[13\] " "Pin xr_out\[2\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[14\] " "Pin xr_out\[2\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[2\]\[15\] " "Pin xr_out\[2\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[2][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[2][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[0\] " "Pin xr_out\[1\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[1\] " "Pin xr_out\[1\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[2\] " "Pin xr_out\[1\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[3\] " "Pin xr_out\[1\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[4\] " "Pin xr_out\[1\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[5\] " "Pin xr_out\[1\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[6\] " "Pin xr_out\[1\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[7\] " "Pin xr_out\[1\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[8\] " "Pin xr_out\[1\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[9\] " "Pin xr_out\[1\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[10\] " "Pin xr_out\[1\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[11\] " "Pin xr_out\[1\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[12\] " "Pin xr_out\[1\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[13\] " "Pin xr_out\[1\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[14\] " "Pin xr_out\[1\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[1\]\[15\] " "Pin xr_out\[1\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[1][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[1][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[0\] " "Pin xr_out\[0\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[1\] " "Pin xr_out\[0\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[2\] " "Pin xr_out\[0\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[3\] " "Pin xr_out\[0\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[4\] " "Pin xr_out\[0\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[5\] " "Pin xr_out\[0\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[6\] " "Pin xr_out\[0\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[7\] " "Pin xr_out\[0\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[8\] " "Pin xr_out\[0\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[9\] " "Pin xr_out\[0\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[10\] " "Pin xr_out\[0\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[11\] " "Pin xr_out\[0\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[12\] " "Pin xr_out\[0\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[13\] " "Pin xr_out\[0\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[14\] " "Pin xr_out\[0\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_out\[0\]\[15\] " "Pin xr_out\[0\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_out[0][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_out[0][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[0\] " "Pin xi_out\[7\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[1\] " "Pin xi_out\[7\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[2\] " "Pin xi_out\[7\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[3\] " "Pin xi_out\[7\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[4\] " "Pin xi_out\[7\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[5\] " "Pin xi_out\[7\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[6\] " "Pin xi_out\[7\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[7\] " "Pin xi_out\[7\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[8\] " "Pin xi_out\[7\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[9\] " "Pin xi_out\[7\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[10\] " "Pin xi_out\[7\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[11\] " "Pin xi_out\[7\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[12\] " "Pin xi_out\[7\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[13\] " "Pin xi_out\[7\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[14\] " "Pin xi_out\[7\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[7\]\[15\] " "Pin xi_out\[7\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[7][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[7][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[0\] " "Pin xi_out\[6\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[1\] " "Pin xi_out\[6\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[2\] " "Pin xi_out\[6\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[3\] " "Pin xi_out\[6\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[4\] " "Pin xi_out\[6\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[5\] " "Pin xi_out\[6\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[6\] " "Pin xi_out\[6\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[7\] " "Pin xi_out\[6\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[8\] " "Pin xi_out\[6\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[9\] " "Pin xi_out\[6\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[10\] " "Pin xi_out\[6\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[11\] " "Pin xi_out\[6\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[12\] " "Pin xi_out\[6\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[13\] " "Pin xi_out\[6\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[14\] " "Pin xi_out\[6\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[6\]\[15\] " "Pin xi_out\[6\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[6][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[6][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[0\] " "Pin xi_out\[5\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[1\] " "Pin xi_out\[5\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[2\] " "Pin xi_out\[5\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[3\] " "Pin xi_out\[5\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[4\] " "Pin xi_out\[5\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[5\] " "Pin xi_out\[5\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[6\] " "Pin xi_out\[5\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[7\] " "Pin xi_out\[5\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[8\] " "Pin xi_out\[5\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[9\] " "Pin xi_out\[5\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[10\] " "Pin xi_out\[5\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[11\] " "Pin xi_out\[5\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[12\] " "Pin xi_out\[5\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[13\] " "Pin xi_out\[5\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[14\] " "Pin xi_out\[5\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[5\]\[15\] " "Pin xi_out\[5\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[5][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[5][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[0\] " "Pin xi_out\[4\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[1\] " "Pin xi_out\[4\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[2\] " "Pin xi_out\[4\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[3\] " "Pin xi_out\[4\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[4\] " "Pin xi_out\[4\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[5\] " "Pin xi_out\[4\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[6\] " "Pin xi_out\[4\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[7\] " "Pin xi_out\[4\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[8\] " "Pin xi_out\[4\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[9\] " "Pin xi_out\[4\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[10\] " "Pin xi_out\[4\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[11\] " "Pin xi_out\[4\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[12\] " "Pin xi_out\[4\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[13\] " "Pin xi_out\[4\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[14\] " "Pin xi_out\[4\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[4\]\[15\] " "Pin xi_out\[4\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[4][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[4][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[0\] " "Pin xi_out\[3\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[1\] " "Pin xi_out\[3\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[2\] " "Pin xi_out\[3\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[3\] " "Pin xi_out\[3\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[4\] " "Pin xi_out\[3\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[5\] " "Pin xi_out\[3\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[6\] " "Pin xi_out\[3\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[7\] " "Pin xi_out\[3\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[8\] " "Pin xi_out\[3\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[9\] " "Pin xi_out\[3\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[10\] " "Pin xi_out\[3\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[11\] " "Pin xi_out\[3\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[12\] " "Pin xi_out\[3\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[13\] " "Pin xi_out\[3\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[14\] " "Pin xi_out\[3\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[3\]\[15\] " "Pin xi_out\[3\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[3][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[3][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[0\] " "Pin xi_out\[2\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[1\] " "Pin xi_out\[2\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[2\] " "Pin xi_out\[2\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[3\] " "Pin xi_out\[2\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[4\] " "Pin xi_out\[2\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[5\] " "Pin xi_out\[2\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[6\] " "Pin xi_out\[2\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[7\] " "Pin xi_out\[2\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[8\] " "Pin xi_out\[2\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[9\] " "Pin xi_out\[2\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[10\] " "Pin xi_out\[2\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[11\] " "Pin xi_out\[2\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[12\] " "Pin xi_out\[2\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[13\] " "Pin xi_out\[2\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[14\] " "Pin xi_out\[2\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[2\]\[15\] " "Pin xi_out\[2\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[2][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[2][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[0\] " "Pin xi_out\[1\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[1\] " "Pin xi_out\[1\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[2\] " "Pin xi_out\[1\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[3\] " "Pin xi_out\[1\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[4\] " "Pin xi_out\[1\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[5\] " "Pin xi_out\[1\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[6\] " "Pin xi_out\[1\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[7\] " "Pin xi_out\[1\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[8\] " "Pin xi_out\[1\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[9\] " "Pin xi_out\[1\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[10\] " "Pin xi_out\[1\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[11\] " "Pin xi_out\[1\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[12\] " "Pin xi_out\[1\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[13\] " "Pin xi_out\[1\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[14\] " "Pin xi_out\[1\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[1\]\[15\] " "Pin xi_out\[1\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[1][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[1][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[0\] " "Pin xi_out\[0\]\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[1\] " "Pin xi_out\[0\]\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[2\] " "Pin xi_out\[0\]\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[3\] " "Pin xi_out\[0\]\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[4\] " "Pin xi_out\[0\]\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[5\] " "Pin xi_out\[0\]\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[6\] " "Pin xi_out\[0\]\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[7\] " "Pin xi_out\[0\]\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[8\] " "Pin xi_out\[0\]\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[9\] " "Pin xi_out\[0\]\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[10\] " "Pin xi_out\[0\]\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[11\] " "Pin xi_out\[0\]\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[12\] " "Pin xi_out\[0\]\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[13\] " "Pin xi_out\[0\]\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[14\] " "Pin xi_out\[0\]\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_out\[0\]\[15\] " "Pin xi_out\[0\]\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_out[0][15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 27 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_out[0][15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[0\] " "Pin stage_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[1\] " "Pin stage_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[2\] " "Pin stage_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[3\] " "Pin stage_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[4\] " "Pin stage_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[5\] " "Pin stage_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[6\] " "Pin stage_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[7\] " "Pin stage_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_o\[8\] " "Pin stage_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { stage_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stage_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[0\] " "Pin gcount_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[1\] " "Pin gcount_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[2\] " "Pin gcount_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[3\] " "Pin gcount_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[4\] " "Pin gcount_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[5\] " "Pin gcount_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[6\] " "Pin gcount_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[7\] " "Pin gcount_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gcount_o\[8\] " "Pin gcount_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { gcount_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 28 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gcount_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[0\] " "Pin i1_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[1\] " "Pin i1_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[2\] " "Pin i1_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[3\] " "Pin i1_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[4\] " "Pin i1_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[5\] " "Pin i1_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[6\] " "Pin i1_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[7\] " "Pin i1_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i1_o\[8\] " "Pin i1_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i1_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i1_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[0\] " "Pin i2_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[1\] " "Pin i2_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[2\] " "Pin i2_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[3\] " "Pin i2_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[4\] " "Pin i2_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[5\] " "Pin i2_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[6\] " "Pin i2_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[7\] " "Pin i2_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2_o\[8\] " "Pin i2_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { i2_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 29 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[0\] " "Pin k1_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[1\] " "Pin k1_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[2\] " "Pin k1_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[3\] " "Pin k1_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[4\] " "Pin k1_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[5\] " "Pin k1_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[6\] " "Pin k1_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[7\] " "Pin k1_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k1_o\[8\] " "Pin k1_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k1_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k1_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[0\] " "Pin k2_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[1\] " "Pin k2_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[2\] " "Pin k2_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[3\] " "Pin k2_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[4\] " "Pin k2_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[5\] " "Pin k2_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[6\] " "Pin k2_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[7\] " "Pin k2_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k2_o\[8\] " "Pin k2_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { k2_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 30 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { k2_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[0\] " "Pin w_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[1\] " "Pin w_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[2\] " "Pin w_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[3\] " "Pin w_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[4\] " "Pin w_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[5\] " "Pin w_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[6\] " "Pin w_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[7\] " "Pin w_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_o\[8\] " "Pin w_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { w_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[0\] " "Pin dw_o\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[1\] " "Pin dw_o\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[2\] " "Pin dw_o\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[3\] " "Pin dw_o\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[4\] " "Pin dw_o\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[5\] " "Pin dw_o\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[6\] " "Pin dw_o\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[7\] " "Pin dw_o\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dw_o\[8\] " "Pin dw_o\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { dw_o[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 31 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dw_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[0\] " "Pin wo\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[1\] " "Pin wo\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[2\] " "Pin wo\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[3\] " "Pin wo\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[4\] " "Pin wo\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[5\] " "Pin wo\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[6\] " "Pin wo\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[7\] " "Pin wo\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wo\[8\] " "Pin wo\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { wo[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { clk } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { reset } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[0\] " "Pin xr_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[1\] " "Pin xr_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[2\] " "Pin xr_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[3\] " "Pin xr_in\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[4\] " "Pin xr_in\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[5\] " "Pin xr_in\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[6\] " "Pin xr_in\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[7\] " "Pin xr_in\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[8\] " "Pin xr_in\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[9\] " "Pin xr_in\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[10\] " "Pin xr_in\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[11\] " "Pin xr_in\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[12\] " "Pin xr_in\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[13\] " "Pin xr_in\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[14\] " "Pin xr_in\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xr_in\[15\] " "Pin xr_in\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xr_in[15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xr_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[0\] " "Pin xi_in\[0\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[0] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[1\] " "Pin xi_in\[1\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[1] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[2\] " "Pin xi_in\[2\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[2] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[3\] " "Pin xi_in\[3\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[3] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[4\] " "Pin xi_in\[4\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[4] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[5\] " "Pin xi_in\[5\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[5] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[6\] " "Pin xi_in\[6\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[6] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[7\] " "Pin xi_in\[7\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[7] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[8\] " "Pin xi_in\[8\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[8] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[9\] " "Pin xi_in\[9\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[9] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[10\] " "Pin xi_in\[10\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[10] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[11\] " "Pin xi_in\[11\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[11] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[12\] " "Pin xi_in\[12\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[12] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[13\] " "Pin xi_in\[13\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[13] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[14\] " "Pin xi_in\[14\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[14] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xi_in\[15\] " "Pin xi_in\[15\] not assigned to an exact location on the device" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/thedevelopmentkitquartusii/quartus/bin64/pin_planner.ppl" { xi_in[15] } } } { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 23 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { xi_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457413315268 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1457413315268 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fft256.sdc " "Synopsys Design Constraints File file not found: 'fft256.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457413319725 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1457413319725 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1457413319725 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1457413320215 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1457413320215 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1457413320220 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457413320220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457413320220 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1457413320220 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1457413320220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457413323104 ""}  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457413323104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_valid~reg0 " "Destination node fft_valid~reg0" {  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 99 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_valid~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 17731 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:stage\[0\] " "Destination node \\States:stage\[0\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:stage[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:i2\[7\] " "Destination node \\States:i2\[7\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:i2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:k1\[0\] " "Destination node \\States:k1\[0\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:k1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:k1\[8\] " "Destination node \\States:k1\[8\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:k1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:dw\[0\] " "Destination node \\States:dw\[0\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:dw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:stage\[1\] " "Destination node \\States:stage\[1\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:stage[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:stage\[2\] " "Destination node \\States:stage\[2\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:stage[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:stage\[3\] " "Destination node \\States:stage\[3\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:stage[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9191 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\States:stage\[4\] " "Destination node \\States:stage\[4\]" {  } { { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \States:stage[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 9190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457413323105 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1457413323105 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457413323105 ""}  } { { "fft256.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.vhd" 22 0 0 } } { "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/thedevelopmentkitquartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 0 { 0 ""} 0 45323 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457413323105 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1457413328011 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457413328048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457413328050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457413328162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457413328218 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1457413328259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1457413330748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1457413330842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457413330842 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "411 unused 2.5V 32 379 0 " "Number of I/O pins in group: 411 (unused VREF, 2.5V VCCIO, 32 input, 379 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1457413330920 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1457413330920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1457413330920 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457413330922 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1457413330922 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1457413330922 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457413333058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457413348249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457413396591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457413397026 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457414237716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:14:01 " "Fitter placement operations ending: elapsed time is 00:14:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457414237717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457414246546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "68 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/" { { 1 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 68% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457414330049 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457414330049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:36 " "Fitter routing operations ending: elapsed time is 00:05:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457414588742 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "64.98 " "Total time spent on timing analysis during the Fitter is 64.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457414590271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457414590390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457414599121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457414599240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457414608171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457414616313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.fit.smsg " "Generated suppressed messages file G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir256/fft256.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457414623854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457414631914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 08 00:23:51 2016 " "Processing ended: Tue Mar 08 00:23:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457414631914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:22:02 " "Elapsed time: 00:22:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457414631914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:37 " "Total CPU time (on all processors): 00:18:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457414631914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457414631914 ""}
