---
layout: default
title: å®Ÿè·µç·¨ ç¬¬5.2ç¯€ï½œé¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã®è©•ä¾¡ã¨ãƒ¬ãƒãƒ¼ãƒˆè§£é‡ˆ
---

---

# ğŸ§ª 5.2 é¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã®è©•ä¾¡ã¨ãƒ¬ãƒãƒ¼ãƒˆè§£é‡ˆ  
**5.2 Area & Timing Evaluation and Report Interpretation**

---

æœ¬ç¯€ã§ã¯ã€OpenLaneã«ã‚ˆã‚‹ç‰©ç†è¨­è¨ˆã®çµæœã¨ã—ã¦å¾—ã‚‰ã‚ŒãŸ  
**ğŸ“é¢ç©ï¼ˆAreaï¼‰**ãŠã‚ˆã³**â±ï¸ã‚¿ã‚¤ãƒŸãƒ³ã‚°ï¼ˆTimingï¼‰**ã«é–¢ã™ã‚‹ãƒ¬ãƒãƒ¼ãƒˆã‚’åˆ†æã—ã¾ã™ã€‚  
ãƒ¬ãƒãƒ¼ãƒˆã¯å˜ãªã‚‹æ•°å€¤å‡ºåŠ›ã§ã¯ãªãã€**è¨­è¨ˆæ”¹å–„ã®ãƒ’ãƒ³ãƒˆã‚’å¾—ã‚‹ãŸã‚ã®é‡è¦ãªãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯æº**ã§ã™ã€‚

In this section, we analyze the **ğŸ“area** and **â±ï¸timing** reports generated by OpenLane.  
Reports are not just numbers, but crucial feedback for **design improvement**.

---

## ğŸ“¦ è©•ä¾¡å¯¾è±¡ãƒ¬ãƒãƒ¼ãƒˆï½œTarget Reports

| ğŸ—‚ï¸ **ã‚«ãƒ†ã‚´ãƒª** | ğŸ“ **ãƒ•ã‚¡ã‚¤ãƒ«ä¾‹** | ğŸ“ **èª¬æ˜ï½œDescription** |
|-----------------|-------------------|--------------------------|
| é¢ç©æƒ…å ±ï½œArea Report | `reports/floorplan/area.rpt` | Cell / Die é¢ç©ã€åˆ©ç”¨ç‡ãªã©<br>Cell / Die area and utilization |
| ã‚¿ã‚¤ãƒŸãƒ³ã‚°ï½œTiming Report | `reports/signoff/timing/timing.rpt` | Slackã€é…å»¶ãƒ‘ã‚¹ãªã©<br>Slack and delay paths |
| åˆæˆçµæœï½œSynthesis | `reports/synthesis/` | ã‚»ãƒ«æ•°ã€ã‚²ãƒ¼ãƒˆæ•°ã€FFãªã©<br>Number of cells, gates, FF |

---

## ğŸ“ é¢ç©è©•ä¾¡ï½œArea Evaluation

### ğŸ“– ç”¨èªï½œTerminology

| **é …ç›®** | **æ„å‘³ï¼ˆæ—¥æœ¬èªï¼‰** | **Meaning (English)** |
|----------|--------------------|------------------------|
| **Cell Area** | æ¨™æº–ã‚»ãƒ«ã®åˆè¨ˆé¢ç© | Total area of logic cells |
| **Die Area**  | ãƒãƒƒãƒ—å…¨ä½“ã®å®Ÿè£…é ˜åŸŸ | Total die area including margins |
| **Utilization** | ã‚»ãƒ«é¢ç© / Dieé¢ç©ï¼ˆå¯†åº¦ï¼‰ | Cell area / Die area (density) |

### ğŸ” è¦³å¯Ÿãƒã‚¤ãƒ³ãƒˆï½œKey Observations

- âš ï¸ **åˆ©ç”¨ç‡ãŒé«˜ã™ãã‚‹**ã¨ â†’ é…ç·šå›°é›£ãƒ»DRCé•åã®ãƒªã‚¹ã‚¯  
  High utilization â†’ Routing difficulty and risk of DRC errors  
- ğŸ’¤ **åˆ©ç”¨ç‡ãŒä½ã™ãã‚‹**ã¨ â†’ ãƒ€ã‚¤ãŒç„¡é§„ã«å¤§ãã„  
  Low utilization â†’ Die area waste and cost increase  
- ğŸ“Š å„ãƒ–ãƒ­ãƒƒã‚¯ã®æ¯”è¼ƒã«ã‚ˆã‚Š**æ§‹é€ ã®é‡ã¿**ãŒã‚ã‹ã‚‹  
  Comparing each block shows the **structural weight**

---

## â±ï¸ ã‚¿ã‚¤ãƒŸãƒ³ã‚°è©•ä¾¡ï½œTiming Evaluation

### ğŸ“– ç”¨èªï½œTerminology

| **é …ç›®** | **æ„å‘³ï¼ˆæ—¥æœ¬èªï¼‰** | **Meaning (English)** |
|----------|--------------------|------------------------|
| **Slack** | ã‚¯ãƒ­ãƒƒã‚¯ä½™è£•æ™‚é–“ï¼ˆæ­£ï¼šä½™è£•ã‚ã‚Šã€è² ï¼šé•åï¼‰ | Timing margin (Positive: pass, Negative: violation) |
| **Critical Path** | æœ€ã‚‚é…å»¶ã®å¤§ãã„çµŒè·¯ | Longest delay path |
| **WNS** (Worst Negative Slack) | æœ€ã‚‚æ‚ªã„Slackå€¤ | Worst Slack value |

### ğŸ” è¦³å¯Ÿãƒã‚¤ãƒ³ãƒˆï½œKey Observations

- âŒ **SlackãŒè² ** â†’ åˆ¶ç´„ã¾ãŸã¯è¨­è¨ˆæ§‹é€ ã®å†æ¤œè¨ãŒå¿…è¦  
  Negative Slack â†’ Reconsider constraints or design logic  
- ğŸ§® **Adder** ã¯æ§‹é€ ä¸Šã€é…å»¶ãŒå‡ºã‚„ã™ã„ï¼ˆæ¡æ•°ã«ä¾å­˜ï¼‰  
  Adders tend to have delay due to carry logic  
- âš™ï¸ **FSM** ã‚‚çŠ¶æ…‹é·ç§»ã§é…å»¶ãŒé¡•è‘—ãªã“ã¨ãŒã‚ã‚‹  
  FSM transitions can also introduce significant delay

---

## ğŸ“Š ãƒ–ãƒ­ãƒƒã‚¯åˆ¥è©•ä¾¡ä¾‹ï½œBlock-wise Evaluation Example

| **ãƒ–ãƒ­ãƒƒã‚¯ï½œBlock** | ğŸ§± **Cell Area** (ÂµmÂ²) | ğŸ§± **Die Area** (ÂµmÂ²) | â±ï¸ **Slack** (ns) | ğŸ“ **ã‚³ãƒ¡ãƒ³ãƒˆï½œComment** |
|---------------------|-------------------------|------------------------|--------------------|--------------------------|
| **FSM**             | 240                     | 800                    | +0.85              | è‰¯å¥½ï½œGood               |
| **MUX**             | 64                      | 400                    | +1.10              | éå¸¸ã«è‰¯å¥½ï½œExcellent    |
| **Adder**           | 480                     | 1200                   | +0.25              | ã‚„ã‚„ã‚®ãƒªã‚®ãƒªï½œBorderline |

> â€» ä¸Šè¨˜ã¯ã‚µãƒ³ãƒ—ãƒ«å€¤ã€‚å®Ÿè¡Œç’°å¢ƒãƒ»åˆ¶ç´„æ¡ä»¶ã«ã‚ˆã‚Šç•°ãªã‚Šã¾ã™ã€‚  
> These are sample values. Actual results may vary.

---

## ğŸ’¡ æ”¹å–„ãƒ’ãƒ³ãƒˆï½œTips for Improvement

| ğŸ¯ **å¯¾è±¡** | ğŸ”§ **æ”¹å–„ç­–ï¼ˆæ—¥æœ¬èªï¼‰** | ğŸ’¡ **Tips (English)** |
|------------|--------------------------|------------------------|
| é¢ç©ï½œArea | Floorplanã®ãƒãƒ¼ã‚¸ãƒ³èª¿æ•´ | Tune floorplan margins |
|            | ã‚»ãƒ«ã‚µã‚¤ã‚ºã®æœ€é©åŒ–ï¼ˆåˆæˆåˆ¶ç´„ï¼‰ | Optimize cell size via synthesis constraints |
| ã‚¿ã‚¤ãƒŸãƒ³ã‚°ï½œTiming | SDCåˆ¶ç´„ã®è¦‹ç›´ã—ï¼ˆã‚¯ãƒ­ãƒƒã‚¯å‘¨æœŸç·©å’Œï¼‰ | Relax clock period in SDC |
|            | è«–ç†æ§‹é€ ã®ç°¡ç´ åŒ–ãƒ»ä¸¦åˆ—åŒ– | Simplify or parallelize logic |

---

## ğŸ“˜ æ•™æã¨ã—ã¦ã®æ„ç¾©ï½œEducational Value

**ãƒ¬ãƒãƒ¼ãƒˆã‚’èª­ã‚ã‚‹åŠ›ã¯ã€è¨­è¨ˆã‚’ã€Œå®¢è¦³çš„ã«è©•ä¾¡ã€ã™ã‚‹åŠ›**ã§ã™ã€‚  
This ability to **read reports** leads to better **objective evaluation** of your design.

æ•°å€¤ã®è£ã«ã‚ã‚‹**æ§‹é€ çš„ãªæ„å‘³ã‚„æ”¹å–„ç­–**ã‚’è€ƒå¯Ÿã™ã‚‹ã“ã¨ãŒã€  
æ¬¡ä¸–ä»£è¨­è¨ˆè€…ã¨ã—ã¦ã®å®ŸåŠ›ã‚’é«˜ã‚ã¾ã™ã€‚  
Seeing through the numbers to structural meaning and improvements strengthens your skills.

---

## ğŸ”— æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œNext Step

æ¬¡ç¯€ [5.3 DRC/LVSãƒã‚§ãƒƒã‚¯ã¨ã‚¨ãƒ©ãƒ¼è§£æ](5.3_drc_and_lvs_check.md) ã§ã¯ã€  
**DRCï¼ˆè¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯ï¼‰**ãŠã‚ˆã³**LVSï¼ˆå›è·¯ä¸€è‡´ç¢ºèªï¼‰**ã®è©•ä¾¡æ–¹æ³•ã¨ã‚¨ãƒ©ãƒ¼è§£é‡ˆã‚’è§£èª¬ã—ã¾ã™ã€‚
