

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1'
================================================================
* Date:           Sat Feb  1 13:08:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25380|    25380|  0.254 ms|  0.254 ms|  25380|  25380|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |                                                                          |                                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   |                    Pipeline                    |
        |                                 Instance                                 |                             Module                             |   min   |   max   |    min    |    max    |  min  |  max  |                      Type                      |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+
        |grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48          |CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3          |     1026|     1026|  10.260 us|  10.260 us|   1025|   1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56                |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL                |    19610|    19610|   0.196 ms|   0.196 ms|  19601|  19601|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |     4739|     4739|  47.390 us|  47.390 us|   4705|   4705|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       10|    39|    5479|    4889|    0|
|Memory           |       14|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     518|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       24|    39|    5488|    5407|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     2|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56                |CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL                |        0|  21|  3418|  2490|    0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |       10|   9|  1216|  1442|    0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48          |CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3          |        0|   0|    36|   180|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U48                                        |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U49                                        |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U50                                        |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|   227|   214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U51                                         |fmul_32ns_32ns_32_3_max_dsp_1                                   |        0|   3|   128|   135|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                     |                                                                |       10|  39|  5479|  4889|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |IBRAM_U    |CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |OBRAM_U    |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_1_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_2_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_3_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_4_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    |OBRAM_5_U  |CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                         |       14|  0|   0|    0|  5728|  224|     7|       183296|
    +-----------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |IBRAM_address0    |  14|          3|   10|         30|
    |IBRAM_ce0         |  14|          3|    1|          3|
    |IBRAM_we0         |   9|          2|    1|          2|
    |OBRAM_1_address0  |  14|          3|   10|         30|
    |OBRAM_1_ce0       |  14|          3|    1|          3|
    |OBRAM_1_ce1       |   9|          2|    1|          2|
    |OBRAM_1_we0       |   9|          2|    1|          2|
    |OBRAM_2_address0  |  14|          3|   10|         30|
    |OBRAM_2_ce0       |  14|          3|    1|          3|
    |OBRAM_2_ce1       |   9|          2|    1|          2|
    |OBRAM_2_we0       |   9|          2|    1|          2|
    |OBRAM_3_address0  |  14|          3|   10|         30|
    |OBRAM_3_ce0       |  14|          3|    1|          3|
    |OBRAM_3_ce1       |   9|          2|    1|          2|
    |OBRAM_3_we0       |   9|          2|    1|          2|
    |OBRAM_4_address0  |  14|          3|   10|         30|
    |OBRAM_4_ce0       |  14|          3|    1|          3|
    |OBRAM_4_ce1       |   9|          2|    1|          2|
    |OBRAM_4_we0       |   9|          2|    1|          2|
    |OBRAM_5_address0  |  14|          3|   10|         30|
    |OBRAM_5_ce0       |  14|          3|    1|          3|
    |OBRAM_5_ce1       |   9|          2|    1|          2|
    |OBRAM_5_we0       |   9|          2|    1|          2|
    |OBRAM_address0    |  14|          3|   10|         30|
    |OBRAM_ce0         |  14|          3|    1|          3|
    |OBRAM_ce1         |   9|          2|    1|          2|
    |OBRAM_we0         |   9|          2|    1|          2|
    |ap_NS_fsm         |  37|          7|    1|          7|
    |grp_fu_77_ce      |  14|          3|    1|          3|
    |grp_fu_77_p0      |  14|          3|   32|         96|
    |grp_fu_77_p1      |  14|          3|   32|         96|
    |grp_fu_81_ce      |  14|          3|    1|          3|
    |grp_fu_81_p0      |  14|          3|   32|         96|
    |grp_fu_81_p1      |  14|          3|   32|         96|
    |grp_fu_85_ce      |  14|          3|    1|          3|
    |grp_fu_85_p0      |  14|          3|   32|         96|
    |grp_fu_85_p1      |  14|          3|   32|         96|
    |grp_fu_89_ce      |  14|          3|    1|          3|
    |grp_fu_89_p0      |  14|          3|   32|         96|
    |grp_fu_89_p1      |  14|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 518|        111|  351|       1044|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                         | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                              |  6|   0|    6|          0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56_ap_start_reg                |  1|   0|    1|          0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67_ap_start_reg  |  1|   0|    1|          0|
    |grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48_ap_start_reg          |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                  |  9|   0|    9|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1|  return value|
|input_layer_address0  |  out|   10|   ap_memory|          input_layer|         array|
|input_layer_ce0       |  out|    1|   ap_memory|          input_layer|         array|
|input_layer_q0        |   in|   32|   ap_memory|          input_layer|         array|
+----------------------+-----+-----+------------+---------------------+--------------+

