[2025-09-18 06:25:35] START suite=qualcomm_srv trace=srv88_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv88_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2827928 heartbeat IPC: 3.536 cumulative IPC: 3.536 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5448334 heartbeat IPC: 3.816 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5448334 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5448334 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11329009 heartbeat IPC: 1.7 cumulative IPC: 1.7 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 17183923 heartbeat IPC: 1.708 cumulative IPC: 1.704 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 22948610 heartbeat IPC: 1.735 cumulative IPC: 1.714 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 28713596 heartbeat IPC: 1.735 cumulative IPC: 1.719 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 34436876 heartbeat IPC: 1.747 cumulative IPC: 1.725 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 40196944 heartbeat IPC: 1.736 cumulative IPC: 1.727 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 46039695 heartbeat IPC: 1.712 cumulative IPC: 1.725 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 51938499 heartbeat IPC: 1.695 cumulative IPC: 1.721 (Simulation time: 00 hr 09 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv88_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 57733405 heartbeat IPC: 1.726 cumulative IPC: 1.721 (Simulation time: 00 hr 10 min 07 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 58055131 cumulative IPC: 1.723 (Simulation time: 00 hr 11 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 58055131 cumulative IPC: 1.723 (Simulation time: 00 hr 11 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv88_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.723 instructions: 100000001 cycles: 58055131
CPU 0 Branch Prediction Accuracy: 96.69% MPKI: 5.684 Average ROB Occupancy at Mispredict: 66.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00156
BRANCH_INDIRECT: 0.06117
BRANCH_CONDITIONAL: 5.292
BRANCH_DIRECT_CALL: 0.00384
BRANCH_INDIRECT_CALL: 0.3041
BRANCH_RETURN: 0.02181


====Backend Stall Breakdown====
ROB_STALL: 393441
LQ_STALL: 0
SQ_STALL: 51762


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 224.6135
REPLAY_LOAD: 64.71371
NON_REPLAY_LOAD: 20.47355

== Total ==
ADDR_TRANS: 36612
REPLAY_LOAD: 32098
NON_REPLAY_LOAD: 324731

== Counts ==
ADDR_TRANS: 163
REPLAY_LOAD: 496
NON_REPLAY_LOAD: 15861

cpu0->cpu0_STLB TOTAL        ACCESS:    2201689 HIT:    2190100 MISS:      11589 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2201689 HIT:    2190100 MISS:      11589 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 296.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9047054 HIT:    8661995 MISS:     385059 MSHR_MERGE:       4559
cpu0->cpu0_L2C LOAD         ACCESS:    8450495 HIT:    8148184 MISS:     302311 MSHR_MERGE:       1354
cpu0->cpu0_L2C RFO          ACCESS:     107875 HIT:      57802 MISS:      50073 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      12183 HIT:       3864 MISS:       8319 MSHR_MERGE:       3205
cpu0->cpu0_L2C WRITE        ACCESS:     450888 HIT:     449390 MISS:       1498 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25613 HIT:       2755 MISS:      22858 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      10518 ISSUED:      10518 USEFUL:       2410 USELESS:        849
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17217656 HIT:    6344529 MISS:   10873127 MSHR_MERGE:    3161806
cpu0->cpu0_L1I LOAD         ACCESS:   17217656 HIT:    6344529 MISS:   10873127 MSHR_MERGE:    3161806
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27007404 HIT:   25531992 MISS:    1475412 MSHR_MERGE:     601083
cpu0->cpu0_L1D LOAD         ACCESS:   14738742 HIT:   13588663 MISS:    1150079 MSHR_MERGE:     410906
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      40762 HIT:      38515 MISS:       2247 MSHR_MERGE:        582
cpu0->cpu0_L1D WRITE        ACCESS:   12200646 HIT:   11903957 MISS:     296689 MSHR_MERGE:     188811
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27254 HIT:        857 MISS:      26397 MSHR_MERGE:        784
cpu0->cpu0_L1D PREFETCH REQUESTED:      67851 ISSUED:      40762 USEFUL:        357 USELESS:       1138
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13890547 HIT:   11178539 MISS:    2712008 MSHR_MERGE:    1503791
cpu0->cpu0_ITLB LOAD         ACCESS:   13890547 HIT:   11178539 MISS:    2712008 MSHR_MERGE:    1503791
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.075 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25243977 HIT:   23732072 MISS:    1511905 MSHR_MERGE:     518433
cpu0->cpu0_DTLB LOAD         ACCESS:   25243977 HIT:   23732072 MISS:    1511905 MSHR_MERGE:     518433
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.35 cycles
cpu0->LLC TOTAL        ACCESS:     585042 HIT:     528279 MISS:      56763 MSHR_MERGE:       1315
cpu0->LLC LOAD         ACCESS:     300957 HIT:     271381 MISS:      29576 MSHR_MERGE:        193
cpu0->LLC RFO          ACCESS:      50073 HIT:      39652 MISS:      10421 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       5114 HIT:       1157 MISS:       3957 MSHR_MERGE:       1122
cpu0->LLC WRITE        ACCESS:     206040 HIT:     205584 MISS:        456 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22858 HIT:      10505 MISS:      12353 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.99 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1112
  ROW_BUFFER_MISS:      53856
  AVG DBUS CONGESTED CYCLE: 4.858
Channel 0 WQ ROW_BUFFER_HIT:        943
  ROW_BUFFER_MISS:      13449
  FULL:          0
Channel 0 REFRESHES ISSUED:       4837

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1020717       157589        72391        12691
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          234          383          559
  STLB miss resolved @ L2C                0          125          335         1033         3147
  STLB miss resolved @ LLC                0           77          944         2799         8007
  STLB miss resolved @ MEM                0            0          994         5544        11355

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             266047        39808      1791711         7318          132
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          100           82           50
  STLB miss resolved @ L2C                0           76          139           85            6
  STLB miss resolved @ LLC                0           20          133          254           35
  STLB miss resolved @ MEM                0            4           15           55          176
[2025-09-18 06:36:41] END   suite=qualcomm_srv trace=srv88_ap (rc=0)
