{"files":[{"patch":"@@ -2,2 +2,2 @@\n-\/\/ Copyright (c) 2020, Oracle and\/or its affiliates. All rights reserved.\n-\/\/ Copyright (c) 2020, Arm Limited. All rights reserved.\n+\/\/ Copyright (c) 2020, 2021, Oracle and\/or its affiliates. All rights reserved.\n+\/\/ Copyright (c) 2020, 2021, Arm Limited. All rights reserved.\n@@ -55,1 +55,0 @@\n-\n@@ -91,1 +90,0 @@\n-\n@@ -213,1 +211,0 @@\n-\n@@ -221,2 +218,0 @@\n-\n-\n@@ -256,1 +251,0 @@\n-\n@@ -1123,1 +1117,0 @@\n-\n@@ -1168,1 +1161,0 @@\n-\n@@ -1711,1 +1703,0 @@\n-\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":2,"deletions":11,"binary":false,"changes":13,"status":"modified"},{"patch":"@@ -2,2 +2,2 @@\n-\/\/ Copyright (c) 2020, Oracle and\/or its affiliates. All rights reserved.\n-\/\/ Copyright (c) 2020, Arm Limited. All rights reserved.\n+\/\/ Copyright (c) 2020, 2021, Oracle and\/or its affiliates. All rights reserved.\n+\/\/ Copyright (c) 2020, 2021, Arm Limited. All rights reserved.\n@@ -32,0 +32,2 @@\n+\n+\/\/ 4 bit signed offset -- for predicated load\/store\n@@ -45,3 +47,1 @@\n-%}')\n-dnl\n-\/\/ 4 bit signed offset -- for predicated load\/store\n+%}')dnl\n@@ -66,2 +66,1 @@\n-%}')\n-dnl\n+%}')dnl\n@@ -78,1 +77,0 @@\n-\n@@ -200,1 +198,0 @@\n-\n@@ -207,1 +204,0 @@\n-\n@@ -214,1 +210,1 @@\n-   `($2->bottom_type()->is_vect()->element_basic_type() == $1)')')\n+   `($2->bottom_type()->is_vect()->element_basic_type() == $1)')')dnl\n@@ -266,1 +262,1 @@\n-\n+dnl\n@@ -746,1 +742,0 @@\n-\n@@ -751,1 +746,0 @@\n-\n@@ -770,3 +764,3 @@\n-dnl VSHIFT_IMM_UNPREDICATE($1,        $2,      $3,       $4,   $5,          $6  )\n-dnl VSHIFT_IMM_UNPREDICATE(insn_name, op_name, op_name2, size, min_vec_len, insn)\n-define(`VSHIFT_IMM_UNPREDICATE', `\n+dnl VSHIFT_IMM_UNPREDICATED($1,        $2,      $3,       $4,   $5,          $6  )\n+dnl VSHIFT_IMM_UNPREDICATED(insn_name, op_name, op_name2, size, min_vec_len, insn)\n+define(`VSHIFT_IMM_UNPREDICATED', `\n@@ -834,12 +828,12 @@\n-VSHIFT_IMM_UNPREDICATE(vasrB_imm, RShiftVB,  RShiftCntV, B, 16, sve_asr)\n-VSHIFT_IMM_UNPREDICATE(vasrS_imm, RShiftVS,  RShiftCntV, H,  8, sve_asr)\n-VSHIFT_IMM_UNPREDICATE(vasrI_imm, RShiftVI,  RShiftCntV, S,  4, sve_asr)\n-VSHIFT_IMM_UNPREDICATE(vasrL_imm, RShiftVL,  RShiftCntV, D,  2, sve_asr)\n-VSHIFT_IMM_UNPREDICATE(vlsrB_imm, URShiftVB, RShiftCntV, B, 16, sve_lsr)\n-VSHIFT_IMM_UNPREDICATE(vlsrS_imm, URShiftVS, RShiftCntV, H,  8, sve_lsr)\n-VSHIFT_IMM_UNPREDICATE(vlsrI_imm, URShiftVI, RShiftCntV, S,  4, sve_lsr)\n-VSHIFT_IMM_UNPREDICATE(vlsrL_imm, URShiftVL, RShiftCntV, D,  2, sve_lsr)\n-VSHIFT_IMM_UNPREDICATE(vlslB_imm, LShiftVB,  LShiftCntV, B, 16, sve_lsl)\n-VSHIFT_IMM_UNPREDICATE(vlslS_imm, LShiftVS,  LShiftCntV, H,  8, sve_lsl)\n-VSHIFT_IMM_UNPREDICATE(vlslI_imm, LShiftVI,  LShiftCntV, S,  4, sve_lsl)\n-VSHIFT_IMM_UNPREDICATE(vlslL_imm, LShiftVL,  LShiftCntV, D,  2, sve_lsl)\n+VSHIFT_IMM_UNPREDICATED(vasrB_imm, RShiftVB,  RShiftCntV, B, 16, sve_asr)\n+VSHIFT_IMM_UNPREDICATED(vasrS_imm, RShiftVS,  RShiftCntV, H,  8, sve_asr)\n+VSHIFT_IMM_UNPREDICATED(vasrI_imm, RShiftVI,  RShiftCntV, S,  4, sve_asr)\n+VSHIFT_IMM_UNPREDICATED(vasrL_imm, RShiftVL,  RShiftCntV, D,  2, sve_asr)\n+VSHIFT_IMM_UNPREDICATED(vlsrB_imm, URShiftVB, RShiftCntV, B, 16, sve_lsr)\n+VSHIFT_IMM_UNPREDICATED(vlsrS_imm, URShiftVS, RShiftCntV, H,  8, sve_lsr)\n+VSHIFT_IMM_UNPREDICATED(vlsrI_imm, URShiftVI, RShiftCntV, S,  4, sve_lsr)\n+VSHIFT_IMM_UNPREDICATED(vlsrL_imm, URShiftVL, RShiftCntV, D,  2, sve_lsr)\n+VSHIFT_IMM_UNPREDICATED(vlslB_imm, LShiftVB,  LShiftCntV, B, 16, sve_lsl)\n+VSHIFT_IMM_UNPREDICATED(vlslS_imm, LShiftVS,  LShiftCntV, H,  8, sve_lsl)\n+VSHIFT_IMM_UNPREDICATED(vlslI_imm, LShiftVI,  LShiftCntV, S,  4, sve_lsl)\n+VSHIFT_IMM_UNPREDICATED(vlslL_imm, LShiftVL,  LShiftCntV, D,  2, sve_lsl)\n@@ -862,1 +856,0 @@\n-\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":23,"deletions":30,"binary":false,"changes":53,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 1998, 2020, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 1998, 2021, Oracle and\/or its affiliates. All rights reserved.\n@@ -3825,1 +3825,0 @@\n-    \"MinV\",\"MaxV\",\n@@ -4176,1 +4175,0 @@\n-    \"MinV\",\"MaxV\",\n","filename":"src\/hotspot\/share\/adlc\/formssel.cpp","additions":1,"deletions":3,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 1998, 2020, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 1998, 2021, Oracle and\/or its affiliates. All rights reserved.\n@@ -64,17 +64,17 @@\n-         MainHasNoPreLoop=4,\n-         HasExactTripCount=8,\n-         InnerLoop=16,\n-         PartialPeelLoop=32,\n-         PartialPeelFailed=64,\n-         HasReductions=128,\n-         WasSlpAnalyzed=256,\n-         PassedSlpAnalysis=512,\n-         DoUnrollOnly=1024,\n-         VectorizedLoop=2048,\n-         HasAtomicPostLoop=4096,\n-         HasRangeChecks=8192,\n-         IsMultiversioned=16384,\n-         StripMined=32768,\n-         SubwordLoop=65536,\n-         ProfileTripFailed=131072,\n-         TransformedLongLoop=262144};\n+         MainHasNoPreLoop    = 1<<2,\n+         HasExactTripCount   = 1<<3,\n+         InnerLoop           = 1<<4,\n+         PartialPeelLoop     = 1<<5,\n+         PartialPeelFailed   = 1<<6,\n+         HasReductions       = 1<<7,\n+         WasSlpAnalyzed      = 1<<8,\n+         PassedSlpAnalysis   = 1<<9,\n+         DoUnrollOnly        = 1<<10,\n+         VectorizedLoop      = 1<<11,\n+         HasAtomicPostLoop   = 1<<12,\n+         HasRangeChecks      = 1<<13,\n+         IsMultiversioned    = 1<<14,\n+         StripMined          = 1<<15,\n+         SubwordLoop         = 1<<16,\n+         ProfileTripFailed   = 1<<17,\n+         TransformedLongLoop = 1<<18 };\n","filename":"src\/hotspot\/share\/opto\/loopnode.hpp","additions":18,"deletions":18,"binary":false,"changes":36,"status":"modified"}]}