

================================================================
== Vitis HLS Report for 'copy_output'
================================================================
* Date:           Fri Nov 29 23:45:51 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fpga_accelerate
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  4.891 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        ?|  6.700 ns|         ?|    1|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- copy_output_loop  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    438|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|    488|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln179_fu_131_p2        |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state73           |       and|   0|  0|   2|           1|           1|
    |icmp_ln179_1_fu_137_p2     |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln179_fu_119_p2       |      icmp|   0|  0|  11|           9|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  366|         72|    1|         72|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |gmem2_blk_n_AW           |    9|          2|    1|          2|
    |gmem2_blk_n_B            |    9|          2|    1|          2|
    |gmem2_blk_n_W            |    9|          2|    1|          2|
    |i_reg_104                |    9|          2|    9|         18|
    |output_r_blk_n           |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  438|         88|   17|        104|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  71|   0|   71|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |gmem2_addr_reg_161                  |  64|   0|   64|          0|
    |i_reg_104                           |   9|   0|    9|          0|
    |icmp_ln179_1_reg_172                |   1|   0|    1|          0|
    |icmp_ln179_1_reg_172_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln179_reg_157                  |   1|   0|    1|          0|
    |local_output_load_reg_181           |   8|   0|    8|          0|
    |output_length_cast2_i_i_reg_152     |   9|   0|   32|         23|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 168|   0|  191|         23|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    copy_output|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    copy_output|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    copy_output|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    copy_output|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    copy_output|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    copy_output|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    copy_output|  return value|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|    8|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|    8|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|local_output_address0  |  out|    8|   ap_memory|   local_output|         array|
|local_output_ce0       |  out|    1|   ap_memory|   local_output|         array|
|local_output_q0        |   in|    8|   ap_memory|   local_output|         array|
|output_r_dout          |   in|   64|     ap_fifo|       output_r|       pointer|
|output_r_empty_n       |   in|    1|     ap_fifo|       output_r|       pointer|
|output_r_read          |  out|    1|     ap_fifo|       output_r|       pointer|
|output_length          |   in|    9|     ap_none|  output_length|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

