<profile>

<section name = "Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3'" level="0">
<item name = "Date">Fri Oct 31 13:48:26 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.334 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9250, 9250, 92.500 us, 92.500 us, 9250, 9250, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3">9248, 9248, 2, 1, 1, 9248, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 232, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln435_1_fu_147_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln435_fu_170_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln436_1_fu_324_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln436_fu_238_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln437_fu_318_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln438_1_fu_270_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln438_2_fu_292_p2">+, 0, 0, 16, 14, 14</column>
<column name="add_ln438_3_fu_302_p2">+, 0, 0, 16, 14, 14</column>
<column name="add_ln438_fu_214_p2">+, 0, 0, 17, 11, 11</column>
<column name="and_ln435_fu_232_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln435_fu_141_p2">icmp, 0, 0, 21, 14, 14</column>
<column name="icmp_ln436_fu_176_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln437_fu_226_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="or_ln436_fu_244_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln435_1_fu_190_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln435_fu_182_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln436_1_fu_258_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln436_2_fu_330_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln436_fu_250_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln435_fu_220_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten12_load">9, 2, 14, 28</column>
<column name="conv2_to_conv3_blk_n">9, 2, 1, 2</column>
<column name="feat_fu_86">9, 2, 6, 12</column>
<column name="i_1_fu_78">9, 2, 5, 10</column>
<column name="indvar_flatten12_fu_90">9, 2, 14, 28</column>
<column name="indvar_flatten_fu_82">9, 2, 10, 20</column>
<column name="j_1_fu_74">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="feat_fu_86">6, 0, 6, 0</column>
<column name="i_1_fu_78">5, 0, 5, 0</column>
<column name="indvar_flatten12_fu_90">14, 0, 14, 0</column>
<column name="indvar_flatten_fu_82">10, 0, 10, 0</column>
<column name="j_1_fu_74">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_435_1_VITIS_LOOP_436_2_VITIS_LOOP_437_3, return value</column>
<column name="conv2_to_conv3_dout">in, 32, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_num_data_valid">in, 10, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_fifo_cap">in, 10, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_empty_n">in, 1, ap_fifo, conv2_to_conv3, pointer</column>
<column name="conv2_to_conv3_read">out, 1, ap_fifo, conv2_to_conv3, pointer</column>
<column name="input_tile_address0">out, 14, ap_memory, input_tile, array</column>
<column name="input_tile_ce0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_we0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_d0">out, 32, ap_memory, input_tile, array</column>
</table>
</item>
</section>
</profile>
