0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/AESL_axi_s_data_in.v,1680760682,systemVerilog,,,,AESL_axi_s_data_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/AESL_axi_s_data_out.v,1680760682,systemVerilog,,,,AESL_axi_s_data_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1680760682,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1680760682,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/AESL_fifo.v,1680760682,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/csv_file_dump.svh,1680760682,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/dataflow_monitor.sv,1680760682,systemVerilog,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/nodf_module_interface.svh,,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/dump_file_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/csv_file_dump.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/sample_agent.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/sample_manager.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/dump_file_agent.svh,1680760682,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/fifo_para.vh,1680760682,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/nodf_module_interface.svh,1680760682,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/nodf_module_monitor.svh,1680760682,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/sample_agent.svh,1680760682,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/sample_manager.svh,1680760682,verilog,,,,,,,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/shift_register.autotb.v,1680760682,systemVerilog,,,C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/fifo_para.vh,apatb_shift_register_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/shift_register.v,1680760341,systemVerilog,,,,shift_register,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/shift_register_mux_164_16_1_1.v,1680760342,systemVerilog,,,,shift_register_mux_164_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/velic/AppData/Roaming/Xilinx/Vitis/project_25/solution1/sim/verilog/shift_register_regslice_both.v,1680760342,systemVerilog,,,,shift_register_regslice_both;shift_register_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
