{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586719895536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586719895547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 04:31:35 2020 " "Processing started: Mon Apr 13 04:31:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586719895547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586719895547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586719895547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586719896348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586719896348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586719910770 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4 " "Found entity 2: MUX4" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586719910770 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu_1bit " "Found entity 3: alu_1bit" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586719910770 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu_4bit " "Found entity 4: alu_4bit" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586719910770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586719910770 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_alu_4bit.sv(15) " "Verilog HDL information at tb_alu_4bit.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "tb_alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/tb_alu_4bit.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586719910773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu_4bit " "Found entity 1: tb_alu_4bit" {  } { { "tb_alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/tb_alu_4bit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586719910774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586719910774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0 alu_4bit.sv(16) " "Verilog HDL Implicit Net warning at alu_4bit.sv(16): created implicit net for \"n0\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 alu_4bit.sv(17) " "Verilog HDL Implicit Net warning at alu_4bit.sv(17): created implicit net for \"n1\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 alu_4bit.sv(24) " "Verilog HDL Implicit Net warning at alu_4bit.sv(24): created implicit net for \"n1\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 alu_4bit.sv(25) " "Verilog HDL Implicit Net warning at alu_4bit.sv(25): created implicit net for \"n2\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 alu_4bit.sv(27) " "Verilog HDL Implicit Net warning at alu_4bit.sv(27): created implicit net for \"n3\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 alu_4bit.sv(29) " "Verilog HDL Implicit Net warning at alu_4bit.sv(29): created implicit net for \"n4\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n5 alu_4bit.sv(30) " "Verilog HDL Implicit Net warning at alu_4bit.sv(30): created implicit net for \"n5\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n6 alu_4bit.sv(31) " "Verilog HDL Implicit Net warning at alu_4bit.sv(31): created implicit net for \"n6\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n7 alu_4bit.sv(33) " "Verilog HDL Implicit Net warning at alu_4bit.sv(33): created implicit net for \"n7\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 alu_4bit.sv(42) " "Verilog HDL Implicit Net warning at alu_4bit.sv(42): created implicit net for \"c1\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910775 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 alu_4bit.sv(43) " "Verilog HDL Implicit Net warning at alu_4bit.sv(43): created implicit net for \"c2\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910776 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 alu_4bit.sv(44) " "Verilog HDL Implicit Net warning at alu_4bit.sv(44): created implicit net for \"c3\"" {  } { { "alu_4bit.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_4bit " "Elaborating entity \"alu_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586719910818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1bit alu_1bit:u0 " "Elaborating entity \"alu_1bit\" for hierarchy \"alu_1bit:u0\"" {  } { { "alu_4bit.sv" "u0" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA alu_1bit:u0\|FA:u1 " "Elaborating entity \"FA\" for hierarchy \"alu_1bit:u0\|FA:u1\"" {  } { { "alu_4bit.sv" "u1" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 alu_1bit:u0\|MUX4:u2 " "Elaborating entity \"MUX4\" for hierarchy \"alu_1bit:u0\|MUX4:u2\"" {  } { { "alu_4bit.sv" "u2" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/alu_4bit.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719910882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586719911655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/output_files/alu_4bit.map.smsg " "Generated suppressed messages file C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/alu_4bit/output_files/alu_4bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586719911910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586719912163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586719912163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586719912283 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586719912283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586719912283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586719912283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586719912371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 04:31:52 2020 " "Processing ended: Mon Apr 13 04:31:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586719912371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586719912371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586719912371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586719912371 ""}
