
---------- Begin Simulation Statistics ----------
final_tick                               136220443642500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830800                       # Number of bytes of host memory used
host_op_rate                                   125462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.68                       # Real time elapsed on the host
host_tick_rate                               37234940                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      20409943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006057                       # Number of seconds simulated
sim_ticks                                  6057321250                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     81.25%     81.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        61449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        131136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2385802                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          208                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603593                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       410958                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2385802                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1974844                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603765                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              99                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013827                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028127                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          212                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602496                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2356795                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         7436                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     12109868                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.685396                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.187126                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9192218     75.91%     75.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       248940      2.06%     77.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         8650      0.07%     78.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       178479      1.47%     79.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        12353      0.10%     79.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        24829      0.21%     79.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        32895      0.27%     80.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        54709      0.45%     80.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2356795     19.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12109868                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520346                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752357     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520346     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137206      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409927                       # Class of committed instruction
system.switch_cpus.commit.refs                4657552                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.211462                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.211462                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8531410                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20419867                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           624210                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2747137                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            247                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        208042                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521748                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1703                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137420                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603765                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822788                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11286332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            68                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10007652                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          340                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             494                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.214927                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411057                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.826080                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     12111066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.686264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.114720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8936622     73.79%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           404904      3.34%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1910      0.02%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           132688      1.10%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           281560      2.32%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            42422      0.35%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7340      0.06%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           195685      1.62%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2107935     17.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     12111066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          295                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602783                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.685150                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659251                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137420                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1818                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522164                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137664                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20417454                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521831                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          400                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20414959                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        334777                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            247                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        334802                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          185                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1793                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          457                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24626746                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414401                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.699831                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17234551                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.685104                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414524                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033376                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674224                       # number of integer regfile writes
system.switch_cpus.ipc                       0.825449                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.825449                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          152      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755813     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4521950     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137448      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415363                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              347346                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017014                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          347287     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             32      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20762557                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53289176                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20424901                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20417454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415363                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         7409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           42                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        10869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12111066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.685678                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.564893                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7592484     62.69%     62.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       669523      5.53%     68.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       359446      2.97%     71.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       459606      3.79%     74.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       548799      4.53%     79.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       749358      6.19%     85.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       860731      7.11%     92.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       427194      3.53%     96.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       443925      3.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12111066                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.685184                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822822                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          125                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           46                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865191                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 12114622                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          339424                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697269                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          43731                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           741543                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8104685                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           389                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58925911                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20418893                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23707304                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2836110                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            247                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8193722                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             9888                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36041440                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1259052                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             30170436                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40836054                       # The number of ROB writes
system.switch_cpus.timesIdled                      42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19874                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19874                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69680                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61409                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69680                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       200823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       200823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 200823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4462528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4462528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4462528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             69687                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69687    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               69687                       # Request fanout histogram
system.membus.reqLayer2.occupancy           149691000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          369156500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6057321250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           98                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          163251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102863                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6587520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6590400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           61501                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           164418                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.120875                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144544     87.91%     87.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19874     12.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             164418                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102437500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154303500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        33230                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33230                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        33230                       # number of overall hits
system.l2.overall_hits::total                   33230                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        69639                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69687                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        69639                       # number of overall misses
system.l2.overall_misses::total                 69687                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5243445500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5246666000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3220500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5243445500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5246666000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102917                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102917                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.676968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.677118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.676968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.677118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76678.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75294.669653                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75289.020908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76678.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75294.669653                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75289.020908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  40                       # number of writebacks
system.l2.writebacks::total                        40                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        69639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        69639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69681                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2800500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4547055500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4549856000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2800500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4547055500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4549856000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.676968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.676968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.677060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66678.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65294.669653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65295.503796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66678.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65294.669653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65295.503796                       # average overall mshr miss latency
system.l2.replacements                          61501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           58                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               58                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           58                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           58                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        19822                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19822                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       393000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        393000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.777778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 56142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 46142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3220500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76678.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71566.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2800500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2800500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66678.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66678.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        69632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5243052500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5243052500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.676959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.676968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75296.594956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75293.351045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        69632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4546732500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4546732500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.676959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.676939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65296.594956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65296.594956                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7642.841858                       # Cycle average of tags in use
system.l2.tags.total_refs                      140236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     61501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.280223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              136214386322000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.140440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.264161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.487418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.181847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7639.767993                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.932589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3777                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    479223                       # Number of tag accesses
system.l2.tags.data_accesses                   479223                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4456896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4459968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        69639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           40                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 40                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             31697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             31697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       443761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    735786632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736293787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        31697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       443761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           475458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         422629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               422629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         422629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            31697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            31697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       443761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    735786632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            736716416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     69593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              140861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       69681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         40                       # Number of write requests accepted
system.mem_ctrls.readBursts                     69681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       40                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    383352500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  348175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1689008750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5505.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24255.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    60110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 69681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   40                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    467.818965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.493319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   425.091879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2430     25.52%     25.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2656     27.89%     53.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          343      3.60%     57.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          169      1.77%     58.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          313      3.29%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          134      1.41%     63.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          167      1.75%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          266      2.79%     68.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3045     31.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9523                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4456640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4459584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6057181000                       # Total gap between requests
system.mem_ctrls.avgGap                      86877.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4453952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 443760.515425857622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 735300608.334088325500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        69639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           40                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1074750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1687934000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25589.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24238.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             28931280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15377340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           248671920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     477575280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2279547420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        406270560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3456373800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.610945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1031894500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    202020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4823396750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             39077220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             20762445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           248521980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     477575280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2316175050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        375518880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3477630855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.120261                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    938378250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    202020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4916913000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6057311250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822732                       # number of overall hits
system.cpu.icache.overall_hits::total          822740                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4156000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822799                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822799                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74214.285714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70440.677966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74214.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70440.677966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3285000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3285000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3285000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3285000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78214.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78214.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78214.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78214.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822740                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74214.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70440.677966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3285000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3285000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78214.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78214.285714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001735                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.087891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645643                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645643                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3921793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3921793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3921793                       # number of overall hits
system.cpu.dcache.overall_hits::total         3921793                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       736963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         736966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       736963                       # number of overall misses
system.cpu.dcache.overall_misses::total        736966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  37169544000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37169544000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  37169544000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37169544000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658759                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.158189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.158189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.158189                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.158189                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50436.106019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50435.900706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50436.106019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50435.900706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          650                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           58                       # number of writebacks
system.cpu.dcache.writebacks::total                58                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       634094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       634094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       634094                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       634094                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5746669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5746669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5746669000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5746669000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55863.953183                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55863.953183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55863.953183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55863.953183                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101848                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3784598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3784598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       736952                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        736955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  37169042500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37169042500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.162987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.162987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50436.178340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50435.973024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       634092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       634092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5746241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5746241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55864.685009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55864.685009                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       501500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       501500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45590.909091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45590.909091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        47500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136220443642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.045189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3715786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101848                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.483642                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.045187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420390                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               136238587007500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830936                       # Number of bytes of host memory used
host_op_rate                                   164935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   494.98                       # Real time elapsed on the host
host_tick_rate                               36654452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      81640244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018143                       # Number of seconds simulated
sim_ticks                                 18143365000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       206736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        413473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5871966                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          318                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7809945                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233073                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5871966                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4638893                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7810210                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             110                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040216                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083082                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          318                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807604                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7050048                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        14958                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61230301                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36284399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.687510                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.183946                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     27486877     75.75%     75.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       759908      2.09%     77.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        26555      0.07%     77.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       558986      1.54%     79.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        52669      0.15%     79.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       104992      0.29%     79.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       106243      0.29%     80.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138121      0.38%     80.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7050048     19.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36284399                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           28                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61230252                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13561152                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257609     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13561152     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411491      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61230301                       # Class of committed instruction
system.switch_cpus.commit.refs               13972643                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61230301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.209558                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.209558                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25564892                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61250135                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1867469                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8212369                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            385                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        641615                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563723                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4999                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              411933                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    24                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7810210                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467543                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              33818517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            82                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30015846                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             770                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.215236                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233183                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.827185                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     36286730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.688120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.107754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         26669952     73.50%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1266838      3.49%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1421      0.00%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           410840      1.13%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           947630      2.61%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           117836      0.32%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             9655      0.03%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           583944      1.61%     82.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6278614     17.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     36286730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          396                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808055                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.687674                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13975852                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             411933                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            8216                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13564627                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            7                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412404                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61245189                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13563919                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          627                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61240153                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             88                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2014027                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            385                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2014138                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          392                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3476                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          914                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74138102                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61239203                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.698718                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51801620                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.687647                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61239398                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108093539                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53019227                       # number of integer regfile writes
system.switch_cpus.ipc                       0.826749                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.826749                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          189      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47264496     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13564106     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       411989      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61240780                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1199990                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019595                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1199862     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             74      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            54      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62440581                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    159968371                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61239203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61260187                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61245189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61240780                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        14915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           91                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        22205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     36286730                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.687691                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.553849                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22535757     62.10%     62.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2104296      5.80%     67.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1219129      3.36%     71.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1413311      3.89%     75.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1650530      4.55%     79.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2257654      6.22%     85.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2446426      6.74%     92.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1387669      3.82%     96.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1271958      3.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     36286730                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.687691                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467546                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          492                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           90                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13564627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29592848                       # number of misc regfile reads
system.switch_cpus.numCycles                 36286730                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2025842                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71092485                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         138193                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2219214                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23288604                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1315                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176753905                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61247933                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71112211                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8492077                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            385                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23549212                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            19743                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    108109989                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3571838                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             90479610                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122492847                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       308197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        58993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       616396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          58993                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             206717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict           206604                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       620210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       620210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 620210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13239616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13239616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13239616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            206737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  206737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              206737                       # Request fanout histogram
system.membus.reqLayer2.occupancy           468014000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1092105000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  18143365000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            308174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          293                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          514679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              24                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       924592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                924594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19734912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19734976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          206775                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           514974                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.114555                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.318485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 455981     88.54%     88.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  58993     11.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             514974                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308359000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         462295500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       101461                       # number of demand (read+write) hits
system.l2.demand_hits::total                   101461                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       101461                       # number of overall hits
system.l2.overall_hits::total                  101461                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       206737                       # number of demand (read+write) misses
system.l2.demand_misses::total                 206738                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       206737                       # number of overall misses
system.l2.overall_misses::total                206738                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        87000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15419340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15419427500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        87000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15419340500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15419427500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       308198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               308199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       308198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              308199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.670793                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.670794                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.670793                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.670794                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        87000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74584.329365                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74584.389420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        87000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74584.329365                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74584.389420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 132                       # number of writebacks
system.l2.writebacks::total                       132                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       206737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            206738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       206737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           206738                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        77000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13351980500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13352057500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        77000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13351980500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13352057500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.670793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.670794                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.670793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.670794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64584.377736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64584.437791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64584.377736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64584.437791                       # average overall mshr miss latency
system.l2.replacements                         206775                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              161                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          161                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        58954                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         58954                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        40650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40650                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       613000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       613000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        30650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        30650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        87000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        87000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        87000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        87000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        77000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        77000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       101457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            101457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       206717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          206717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15418527500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15418527500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       308174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.670780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.670780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74587.612533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74587.612533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       206717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       206717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13351367500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13351367500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.670780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.670780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64587.660908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64587.660908                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      602148                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    214967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.801118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.527299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.468797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1439567                       # Number of tag accesses
system.l2.tags.data_accesses                  1439567                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18143365000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13231104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13231168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       206736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              206737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    729253035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             729256563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         465625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               465625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         465625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    729253035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            729722188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    206595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              417982                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      206737                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        132                       # Number of write requests accepted
system.mem_ctrls.readBursts                    206737                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    141                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    993991500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1032980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4867666500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4811.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23561.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   183385                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                206737                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    569.686024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   360.268047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.364512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4097     17.65%     17.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4615     19.88%     37.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1434      6.18%     43.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          891      3.84%     47.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1055      4.55%     52.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          638      2.75%     54.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          694      2.99%     57.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          786      3.39%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9002     38.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23212                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13222144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13231168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       728.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    729.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18143243500                       # Total gap between requests
system.mem_ctrls.avgGap                      87704.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13222080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3527.460314004596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 728755663.571779489517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       206736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4867634000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23545.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             89849760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47752485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           752670240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1432725840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7045569930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1033940640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10402508895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.350583                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2615287250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    606060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14922017750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             75876780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             40337055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           722425200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1432725840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7118378880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        972627840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        10362371595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.138353                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2431143500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    606060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15106161500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24200676250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290274                       # number of overall hits
system.cpu.icache.overall_hits::total         3290282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4245500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4245500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4245500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4245500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290342                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74482.456140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70758.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74482.456140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70758.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3373500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3373500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78453.488372                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78453.488372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78453.488372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78453.488372                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4245500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4245500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74482.456140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70758.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3373500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78453.488372                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78453.488372                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007765                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          71528.869565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6580730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6580730                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15662406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15662406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15662406                       # number of overall hits
system.cpu.dcache.overall_hits::total        15662406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2971144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2971147                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2971144                       # number of overall misses
system.cpu.dcache.overall_misses::total       2971147                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 148100466500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 148100466500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 148100466500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 148100466500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.159451                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.159451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.159451                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.159451                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49846.276889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49846.226558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49846.276889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49846.226558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.107143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.dcache.writebacks::total               219                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2560077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2560077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2560077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2560077                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       411067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       411067                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       411067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       411067                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22693674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22693674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22693674000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22693674000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55206.752184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55206.752184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55206.752184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55206.752184                       # average overall mshr miss latency
system.cpu.dcache.replacements                 410045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15113757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15113757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2971097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2971100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 148098831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148098831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18084854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18084857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.164286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.164287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49846.514940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49846.464609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2560063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2560063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       411034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       411034                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22692354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22692354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55207.973063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55207.973063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1635500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1635500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34797.872340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34797.872340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           33                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1320000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        40000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        40000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136238587007500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.181552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16073475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            411069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.101647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.181551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37678175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37678175                       # Number of data accesses

---------- End Simulation Statistics   ----------
