$date
	Sat Aug  2 23:20:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sync_fifo_tb $end
$var wire 8 ! rd_data [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var wire 5 $ count [4:0] $end
$var parameter 32 % ADDR_WIDTH $end
$var parameter 32 & CLK_PERIOD $end
$var parameter 32 ' DATA_WIDTH $end
$var parameter 32 ( FIFO_DEPTH $end
$var reg 1 ) clk $end
$var reg 8 * expected_data [7:0] $end
$var reg 1 + rd_en $end
$var reg 1 , rst_n $end
$var reg 8 - wr_data [7:0] $end
$var reg 1 . wr_en $end
$var integer 32 / error_count [31:0] $end
$var integer 32 0 i [31:0] $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 + rd_en $end
$var wire 1 1 rd_en_safe $end
$var wire 1 , rst_n $end
$var wire 8 2 wr_data [7:0] $end
$var wire 1 . wr_en $end
$var wire 1 3 wr_en_safe $end
$var parameter 32 4 ADDR_WIDTH $end
$var parameter 32 5 DATA_WIDTH $end
$var parameter 32 6 FIFO_DEPTH $end
$var reg 5 7 count [4:0] $end
$var reg 1 # empty $end
$var reg 1 " full $end
$var reg 8 8 rd_data [7:0] $end
$var reg 4 9 rd_ptr [3:0] $end
$var reg 4 : wr_ptr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 6
b1000 5
b100 4
b10000 (
b1000 '
b1010 &
b100 %
$end
#1106000
$dumpvars
b1101 :
b1100 9
b100011 8
b1 7
03
b100100 2
01
b101 0
b0 /
0.
b100100 -
1,
0+
b10100111 *
1)
b1 $
0#
0"
b100011 !
$end
#1110000
0)
#1115000
1)
#1120000
0)
#1125000
1)
#1130000
0)
#1135000
1)
#1140000
0)
#1145000
1)
#1150000
0)
#1155000
1)
#1156000
