counter10.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Recognize_Top_0_4/src/counter10.v,
judge.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Recognize_Top_0_4/src/judge.v,
num_judge.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Recognize_Top_0_4/src/num_judge.v,
point.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Recognize_Top_0_4/src/point.v,
Recognize_Top.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Recognize_Top_0_4/src/Recognize_Top.v,
Recognize_Top_0.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/Recognize_Top_0_4/sim/Recognize_Top_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
