set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets ZPhotonDetector_Block_i/clk_wiz_0/inst/clk_in1_ZPhotonDetector_Block_clk_wiz_0_0]

set_property PACKAGE_PIN F11 [get_ports iSync50Hz]
set_property PACKAGE_PIN H11 [get_ports oLED1]
set_property PACKAGE_PIN D3 [get_ports oLED2]
set_property PACKAGE_PIN H1 [get_ports oLED_Pwr]
set_property PACKAGE_PIN J2 [get_ports oLED_Run]
set_property PACKAGE_PIN J1 [get_ports oLED_Fault]
set_property PACKAGE_PIN A4 [get_ports oLED_Sync]
set_property PACKAGE_PIN P3 [get_ports iPulse]
set_property PACKAGE_PIN B5 [get_ports oRS485_Dir2]
set_property PACKAGE_PIN A5 [get_ports iRS485_Rxd2]
set_property PACKAGE_PIN M1 [get_ports iRS485_Rxd1]
set_property PACKAGE_PIN H3 [get_ports iClk]
set_property PACKAGE_PIN L3 [get_ports KEY_PREV]
set_property PACKAGE_PIN P2 [get_ports RST_DIS]
set_property IOSTANDARD LVCMOS33 [get_ports KEY_PREV]
set_property IOSTANDARD LVCMOS33 [get_ports RST_DIS]
set_property IOSTANDARD LVCMOS33 [get_ports oLED1]
set_property IOSTANDARD LVCMOS33 [get_ports oLED2]
set_property IOSTANDARD LVCMOS33 [get_ports oLED_Pwr]
set_property IOSTANDARD LVCMOS33 [get_ports oLED_Run]
set_property IOSTANDARD LVCMOS33 [get_ports oLED_Fault]
set_property IOSTANDARD LVCMOS33 [get_ports oLED_Sync]
set_property IOSTANDARD LVCMOS33 [get_ports iClk]
set_property IOSTANDARD LVCMOS33 [get_ports iPulse]
set_property IOSTANDARD LVCMOS33 [get_ports oRS485_Dir2]
set_property IOSTANDARD LVCMOS33 [get_ports oRS485_Txd2]
set_property IOSTANDARD LVCMOS33 [get_ports oRS485_Dir1]
set_property IOSTANDARD LVCMOS33 [get_ports oRS485_Txd1]


set_property PACKAGE_PIN L1 [get_ports oRS485_Txd1]
set_property PACKAGE_PIN C5 [get_ports oRS485_Txd2]
set_property PACKAGE_PIN L2 [get_ports oRS485_Dir1]

set_property IOSTANDARD LVCMOS33 [get_ports iRS485_Rxd1]
set_property IOSTANDARD LVCMOS33 [get_ports iRS485_Rxd2]
set_property IOSTANDARD LVCMOS33 [get_ports iSync50Hz]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_CKE]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_ACLKB]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_ACLKB2]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_Addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_BankAddr[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_BankAddr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQ[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQM[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQM[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQM[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {oRAM_DQM[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_CAS]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_CS]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_RAS]
set_property IOSTANDARD LVCMOS33 [get_ports oRAM_WE]
set_property PACKAGE_PIN M11 [get_ports oRAM_CKE]
set_property PACKAGE_PIN M12 [get_ports oRAM_ACLKB]
set_property PACKAGE_PIN G4 [get_ports oRAM_ACLKB2]
set_property PACKAGE_PIN B13 [get_ports {oRAM_Addr[0]}]
set_property PACKAGE_PIN A13 [get_ports {oRAM_Addr[1]}]
set_property PACKAGE_PIN D12 [get_ports {oRAM_Addr[2]}]
set_property PACKAGE_PIN E11 [get_ports {oRAM_Addr[3]}]
set_property PACKAGE_PIN J11 [get_ports {oRAM_Addr[4]}]
set_property PACKAGE_PIN J12 [get_ports {oRAM_Addr[5]}]
set_property PACKAGE_PIN G11 [get_ports {oRAM_Addr[6]}]
set_property PACKAGE_PIN L12 [get_ports {oRAM_Addr[7]}]
set_property PACKAGE_PIN K11 [get_ports {oRAM_Addr[8]}]
set_property PACKAGE_PIN N11 [get_ports {oRAM_Addr[9]}]
set_property PACKAGE_PIN E12 [get_ports {oRAM_Addr[10]}]
set_property PACKAGE_PIN C12 [get_ports {oRAM_Addr[11]}]
set_property PACKAGE_PIN F12 [get_ports {oRAM_BankAddr[1]}]
set_property PACKAGE_PIN P11 [get_ports {oRAM_BankAddr[0]}]
set_property PACKAGE_PIN M13 [get_ports {oRAM_DQ[0]}]
set_property PACKAGE_PIN L13 [get_ports {oRAM_DQ[1]}]
set_property PACKAGE_PIN N14 [get_ports {oRAM_DQ[2]}]
set_property PACKAGE_PIN M14 [get_ports {oRAM_DQ[3]}]
set_property PACKAGE_PIN P13 [get_ports {oRAM_DQ[4]}]
set_property PACKAGE_PIN L14 [get_ports {oRAM_DQ[5]}]
set_property PACKAGE_PIN K12 [get_ports {oRAM_DQ[6]}]
set_property PACKAGE_PIN J13 [get_ports {oRAM_DQ[7]}]
set_property PACKAGE_PIN J4 [get_ports {oRAM_DQ[8]}]
set_property PACKAGE_PIN K4 [get_ports {oRAM_DQ[9]}]
set_property PACKAGE_PIN L5 [get_ports {oRAM_DQ[10]}]
set_property PACKAGE_PIN P5 [get_ports {oRAM_DQ[11]}]
set_property PACKAGE_PIN M5 [get_ports {oRAM_DQ[12]}]
set_property PACKAGE_PIN P4 [get_ports {oRAM_DQ[13]}]
set_property PACKAGE_PIN M4 [get_ports {oRAM_DQ[14]}]
set_property PACKAGE_PIN N4 [get_ports {oRAM_DQ[15]}]
set_property PACKAGE_PIN H14 [get_ports {oRAM_DQ[16]}]
set_property PACKAGE_PIN H12 [get_ports {oRAM_DQ[17]}]
set_property PACKAGE_PIN G14 [get_ports {oRAM_DQ[18]}]
set_property PACKAGE_PIN D14 [get_ports {oRAM_DQ[19]}]
set_property PACKAGE_PIN F14 [get_ports {oRAM_DQ[20]}]
set_property PACKAGE_PIN D13 [get_ports {oRAM_DQ[21]}]
set_property PACKAGE_PIN F13 [get_ports {oRAM_DQ[22]}]
set_property PACKAGE_PIN E13 [get_ports {oRAM_DQ[23]}]
set_property PACKAGE_PIN A12 [get_ports {oRAM_DQ[24]}]
set_property PACKAGE_PIN B6 [get_ports {oRAM_DQ[25]}]
set_property PACKAGE_PIN B14 [get_ports {oRAM_DQ[26]}]
set_property PACKAGE_PIN C14 [get_ports {oRAM_DQ[27]}]
set_property PACKAGE_PIN C10 [get_ports {oRAM_DQ[28]}]
set_property PACKAGE_PIN D10 [get_ports {oRAM_DQ[29]}]
set_property PACKAGE_PIN A10 [get_ports {oRAM_DQ[30]}]
set_property PACKAGE_PIN E4 [get_ports {oRAM_DQ[31]}]
set_property PACKAGE_PIN J14 [get_ports {oRAM_DQM[0]}]
set_property PACKAGE_PIN H13 [get_ports {oRAM_DQM[2]}]
set_property PACKAGE_PIN H4 [get_ports {oRAM_DQM[1]}]
set_property PACKAGE_PIN F4 [get_ports {oRAM_DQM[3]}]
set_property PACKAGE_PIN P12 [get_ports oRAM_CS]
set_property PACKAGE_PIN N10 [get_ports oRAM_CAS]
set_property PACKAGE_PIN P10 [get_ports oRAM_RAS]
set_property PACKAGE_PIN M10 [get_ports oRAM_WE]



set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]

create_clock -period 10.000 -name iClk -waveform {0.000 5.000} [get_nets iClk]
create_clock -period 10.000 -name oRAM_ACLKB -waveform {0.000 5.000} -add [get_pins {oRAM_ACLKB_OBUF_inst/O oRAM_ACLKB_OBUF_inst/I}]
