Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-7SVNV87
Date:        Wed Dec 13 20:52:19 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Project2_And_Gate_syn.prj
ProductType: synplify_pro





log file: "D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\Project2_And_Gate.srr"
Running: Project2_And_Gate_Implmnt in foreground

Running Project2_And_Gate_syn|Project2_And_Gate_Implmnt

Running: compile (Compile) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:19 2023

Running: compile_flow (Compile Process) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:19 2023

Running: compiler (Compile Input) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:19 2023
Copied D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\synwork\Project2_And_Gate_comp.srs to D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\Project2_And_Gate.srs

compiler completed
# Wed Dec 13 20:52:21 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:21 2023

multi_srs_gen completed
# Wed Dec 13 20:52:21 2023

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\synwork\Project2_And_Gate_mult.srs to D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\Project2_And_Gate.srs
Complete: Compile Process on Project2_And_Gate_syn|Project2_And_Gate_Implmnt

Running: premap (Pre-mapping) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:21 2023

premap completed
# Wed Dec 13 20:52:21 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Project2_And_Gate_syn|Project2_And_Gate_Implmnt

Running: map (Map) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:21 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
# Wed Dec 13 20:52:21 2023
Copied D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\synwork\Project2_And_Gate_m.srm to D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project2\Project2_And_Gate\Project2_And_Gate_Implmnt\Project2_And_Gate.srm

fpga_mapper completed
# Wed Dec 13 20:52:22 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on Project2_And_Gate_syn|Project2_And_Gate_Implmnt
Complete: Logic Synthesis on Project2_And_Gate_syn|Project2_And_Gate_Implmnt

exit status=0

exit status=0

