{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567921298786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567921298795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 08 00:41:38 2019 " "Processing started: Sun Sep 08 00:41:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567921298795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921298795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921298795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567921299675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567921299675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-prueba " "Found design unit 1: deco7seg-prueba" {  } { { "deco7seg.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/deco7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318046 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7Seg " "Found entity 1: deco7Seg" {  } { { "deco7seg.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/deco7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cerradura.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cerradura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cerradura-prueba " "Found design unit 1: cerradura-prueba" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318046 ""} { "Info" "ISGN_ENTITY_NAME" "1 cerradura " "Found entity 1: cerradura" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfazkeypad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfazkeypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfazKeypad-prueba " "Found design unit 1: interfazKeypad-prueba" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318062 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfazKeypad " "Found entity 1: interfazKeypad" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total-prueba " "Found design unit 1: total-prueba" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318064 ""} { "Info" "ISGN_ENTITY_NAME" "1 total " "Found entity 1: total" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567921318064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "total " "Elaborating entity \"total\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567921318147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 total.vhd(71) " "Verilog HDL or VHDL warning at total.vhd(71): object \"s2\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567921318151 "|total"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfazKeypad interfazKeypad:ik " "Elaborating entity \"interfazKeypad\" for hierarchy \"interfazKeypad:ik\"" {  } { { "total.vhd" "ik" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567921318152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcol interfazKeypad.vhd(25) " "Verilog HDL or VHDL warning at interfazKeypad.vhd(25): object \"pcol\" assigned a value but never read" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ren interfazKeypad.vhd(34) " "VHDL Process Statement warning at interfazKeypad.vhd(34): signal \"ren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "barrido interfazKeypad.vhd(42) " "VHDL Process Statement warning at interfazKeypad.vhd(42): signal \"barrido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pren interfazKeypad.vhd(84) " "VHDL Process Statement warning at interfazKeypad.vhd(84): signal \"pren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "barrido interfazKeypad.vhd(90) " "VHDL Process Statement warning at interfazKeypad.vhd(90): signal \"barrido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pNum interfazKeypad.vhd(31) " "VHDL Process Statement warning at interfazKeypad.vhd(31): inferring latch(es) for signal or variable \"pNum\", which holds its previous value in one or more paths through the process" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pNum\[0\] interfazKeypad.vhd(31) " "Inferred latch for \"pNum\[0\]\" at interfazKeypad.vhd(31)" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pNum\[1\] interfazKeypad.vhd(31) " "Inferred latch for \"pNum\[1\]\" at interfazKeypad.vhd(31)" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pNum\[2\] interfazKeypad.vhd(31) " "Inferred latch for \"pNum\[2\]\" at interfazKeypad.vhd(31)" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pNum\[3\] interfazKeypad.vhd(31) " "Inferred latch for \"pNum\[3\]\" at interfazKeypad.vhd(31)" {  } { { "interfazKeypad.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/interfazKeypad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921318154 "|total|interfazKeypad:ik"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cerradura cerradura:cr " "Elaborating entity \"cerradura\" for hierarchy \"cerradura:cr\"" {  } { { "total.vhd" "cr" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567921318155 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sn0 cerradura.vhd(80) " "VHDL Process Statement warning at cerradura.vhd(80): signal \"sn0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318158 "|total|cerradura:cr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sn1 cerradura.vhd(81) " "VHDL Process Statement warning at cerradura.vhd(81): signal \"sn1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318158 "|total|cerradura:cr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sn2 cerradura.vhd(82) " "VHDL Process Statement warning at cerradura.vhd(82): signal \"sn2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318159 "|total|cerradura:cr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sn3 cerradura.vhd(83) " "VHDL Process Statement warning at cerradura.vhd(83): signal \"sn3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318159 "|total|cerradura:cr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sn4 cerradura.vhd(84) " "VHDL Process Statement warning at cerradura.vhd(84): signal \"sn4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318159 "|total|cerradura:cr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "abierto cerradura.vhd(85) " "VHDL Process Statement warning at cerradura.vhd(85): signal \"abierto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cerradura.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/cerradura.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1567921318159 "|total|cerradura:cr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7Seg deco7Seg:H0 " "Elaborating entity \"deco7Seg\" for hierarchy \"deco7Seg:H0\"" {  } { { "total.vhd" "H0" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567921318196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "colum\[0\] GND " "Pin \"colum\[0\]\" is stuck at GND" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|colum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colum\[1\] GND " "Pin \"colum\[1\]\" is stuck at GND" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|colum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "colum\[2\] GND " "Pin \"colum\[2\]\" is stuck at GND" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|colum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567921319102 "|total|HEX4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567921319102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567921319221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567921320069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567921320069 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW0 " "No output dependent on input pin \"SW0\"" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p3/total.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567921320191 "|total|SW0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567921320191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567921320191 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567921320191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567921320191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567921320191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567921320262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 08 00:42:00 2019 " "Processing ended: Sun Sep 08 00:42:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567921320262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567921320262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567921320262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567921320262 ""}
