{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523023485673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 10:04:44 2018 " "Processing started: Fri Apr 06 10:04:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523023485676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523023486526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/srl2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/srl2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl2_32 " "Found entity 1: srl2_32" {  } { { "modules/srl2_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/srl2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sll2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sll2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2_32 " "Found entity 1: sll2_32" {  } { { "modules/sll2_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/sll2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "modules/reg32.v" "" { Text "P:/SPH/lab3/viterbi/modules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_32 " "Found entity 1: mux1_32" {  } { { "modules/mux1_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/mux1_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/const32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/const32.v" { { "Info" "ISGN_ENTITY_NAME" "1 const32 " "Found entity 1: const32" {  } { { "modules/const32.v" "" { Text "P:/SPH/lab3/viterbi/modules/const32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "modules/add32.v" "" { Text "P:/SPH/lab3/viterbi/modules/add32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_compute_store_8_4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_compute_store_8_4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_compute_store_8_4_4 " "Found entity 1: add_compute_store_8_4_4" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_4 " "Found entity 1: stage_4" {  } { { "stage_4.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_corrupt_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_corrupt_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 convert_corrupt_bit " "Found entity 1: convert_corrupt_bit" {  } { { "convert_corrupt_bit.bdf" "" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "P:/SPH/lab3/viterbi/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiseadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file noiseadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 noiseadder " "Found entity 1: noiseadder" {  } { { "noiseadder.bdf" "" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.v 1 1 " "Found 1 design units, including 1 entities, in source file add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.v" "" { Text "P:/SPH/lab3/viterbi/add8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_bit_to_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_bit_to_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_bit_to_8bit " "Found entity 1: convert_bit_to_8bit" {  } { { "convert_bit_to_8bit.v" "" { Text "P:/SPH/lab3/viterbi/convert_bit_to_8bit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2.v 2 2 " "Found 2 design units, including 2 entities, in source file mult_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2 " "Found entity 1: mult_2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486946 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_m2 " "Found entity 2: mult_m2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_1 " "Found entity 1: stage_1" {  } { { "stage_1.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_2 " "Found entity 1: stage_2" {  } { { "stage_2.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023486984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023486984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_3 " "Found entity 1: stage_3" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_8_bit " "Found entity 1: comparator_8_bit" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "truncate_32_8.v 1 1 " "Found 1 design units, including 1 entities, in source file truncate_32_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 truncate_32_8 " "Found entity 1: truncate_32_8" {  } { { "truncate_32_8.v" "" { Text "P:/SPH/lab3/viterbi/truncate_32_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023487069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023487069 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_out mux1_32.v(15) " "Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for \"mux_out\"" {  } { { "modules/mux1_32.v" "" { Text "P:/SPH/lab3/viterbi/modules/mux1_32.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023487070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523023487728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_compute_store_8_4_4 add_compute_store_8_4_4:inst " "Elaborating entity \"add_compute_store_8_4_4\" for hierarchy \"add_compute_store_8_4_4:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 872 1112 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487748 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[0\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[0\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[1\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[1\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[2\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[2\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[3\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[3\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[4\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[4\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[5\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[5\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487775 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[6\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[6\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[7\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[7\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[8\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[8\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[9\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[9\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[10\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[10\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487776 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[11\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[11\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[12\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[12\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[13\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[13\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[14\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[14\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[15\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[15\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[16\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[16\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[17\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[17\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487777 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[18\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[18\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[19\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[19\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[20\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[20\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[21\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[21\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[22\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[22\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[23\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[23\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[24\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[24\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[25\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[25\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[26\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[26\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487778 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[27\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[27\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[28\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[28\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[29\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[29\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[30\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[30\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[0\]\[31\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[0\]\[31\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[0\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[0\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[1\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[1\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[2\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[2\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[3\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[3\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487779 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[4\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[4\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[5\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[5\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[6\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[6\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[7\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[7\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[8\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[8\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[9\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[9\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[10\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[10\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[11\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[11\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[12\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[12\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[13\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[13\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487780 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[14\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[14\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[15\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[15\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[16\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[16\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[17\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[17\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[18\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[18\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[19\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[19\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[20\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[20\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[21\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[21\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[22\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[22\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[23\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[23\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487781 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[24\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[24\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[25\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[25\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[26\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[26\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[27\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[27\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[28\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[28\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487782 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[29\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[29\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487783 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[30\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[30\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487783 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_edges\[1\]\[31\] add_compute_store_8_4_4.v(36) " "Inferred latch for \"final_edges\[1\]\[31\]\" at add_compute_store_8_4_4.v(36)" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487783 "|top_level|add_compute_store_8_4_4:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_8_bit add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1 " "Elaborating entity \"comparator_8_bit\" for hierarchy \"add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\"" {  } { { "add_compute_store_8_4_4.v" "comp_1_1" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487789 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comp_out comparator_8_bit.v(6) " "Verilog HDL Always Construct warning at comparator_8_bit.v(6): inferring latch(es) for variable \"comp_out\", which holds its previous value in one or more paths through the always construct" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523023487809 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_out comparator_8_bit.v(6) " "Inferred latch for \"comp_out\" at comparator_8_bit.v(6)" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523023487811 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_1 stage_1:inst2 " "Elaborating entity \"stage_1\" for hierarchy \"stage_1:inst2\"" {  } { { "top_level.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 -16 144 240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 stage_1:inst2\|add8:inst2 " "Elaborating entity \"add8\" for hierarchy \"stage_1:inst2\|add8:inst2\"" {  } { { "stage_1.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 264 496 648 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_m2 stage_1:inst2\|mult_m2:inst " "Elaborating entity \"mult_m2\" for hierarchy \"stage_1:inst2\|mult_m2:inst\"" {  } { { "stage_1.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 216 312 472 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mult_2.v(34) " "Verilog HDL assignment warning at mult_2.v(34): truncated value with size 32 to match size of target (16)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523023487905 "|top_level|stage_1:inst2|mult_m2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2 stage_1:inst2\|mult_2:inst6 " "Elaborating entity \"mult_2\" for hierarchy \"stage_1:inst2\|mult_2:inst6\"" {  } { { "stage_1.bdf" "inst6" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { { 24 312 472 104 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mult_2.v(9) " "Verilog HDL assignment warning at mult_2.v(9): truncated value with size 32 to match size of target (16)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523023487955 "|top_level|stage_1:inst2|mult_2:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_corrupt_bit convert_corrupt_bit:inst10 " "Elaborating entity \"convert_corrupt_bit\" for hierarchy \"convert_corrupt_bit:inst10\"" {  } { { "top_level.bdf" "inst10" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 72 -352 -104 168 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noiseadder convert_corrupt_bit:inst10\|noiseadder:inst3 " "Elaborating entity \"noiseadder\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\"" {  } { { "convert_corrupt_bit.bdf" "inst3" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { { 200 216 360 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023487999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "truncate_32_8 convert_corrupt_bit:inst10\|noiseadder:inst3\|truncate_32_8:inst1 " "Elaborating entity \"truncate_32_8\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|truncate_32_8:inst1\"" {  } { { "noiseadder.bdf" "inst1" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 632 1384 1576 712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 convert_corrupt_bit:inst10\|noiseadder:inst3\|add32:inst17 " "Elaborating entity \"add32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|add32:inst17\"" {  } { { "noiseadder.bdf" "inst17" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 632 1208 1368 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst\"" {  } { { "noiseadder.bdf" "inst" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 208 400 552 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst7\"" {  } { { "noiseadder.bdf" "inst7" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 336 400 552 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst8 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst8\"" {  } { { "noiseadder.bdf" "inst8" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 464 400 552 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst9 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst9\"" {  } { { "noiseadder.bdf" "inst9" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 584 392 544 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst10 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst10\"" {  } { { "noiseadder.bdf" "inst10" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 704 400 552 784 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst11 " "Elaborating entity \"uniformRV32\" for hierarchy \"convert_corrupt_bit:inst10\|noiseadder:inst3\|uniformRV32:inst11\"" {  } { { "noiseadder.bdf" "inst11" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { { 816 392 544 896 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_bit_to_8bit convert_corrupt_bit:inst10\|convert_bit_to_8bit:inst2 " "Elaborating entity \"convert_bit_to_8bit\" for hierarchy \"convert_corrupt_bit:inst10\|convert_bit_to_8bit:inst2\"" {  } { { "convert_corrupt_bit.bdf" "inst2" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { { 312 208 376 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_2 stage_2:inst6 " "Elaborating entity \"stage_2\" for hierarchy \"stage_2:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 176 216 376 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_3 stage_3:inst7 " "Elaborating entity \"stage_3\" for hierarchy \"stage_3:inst7\"" {  } { { "top_level.bdf" "inst7" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 304 448 608 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_4 stage_4:inst9 " "Elaborating entity \"stage_4\" for hierarchy \"stage_4:inst9\"" {  } { { "top_level.bdf" "inst9" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 432 656 816 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023488431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4t14 " "Found entity 1: altsyncram_4t14" {  } { { "db/altsyncram_4t14.tdf" "" { Text "P:/SPH/lab3/viterbi/db/altsyncram_4t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023493047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023493047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023493500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023493500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "P:/SPH/lab3/viterbi/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023493618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023493618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ldi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ldi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ldi " "Found entity 1: cntr_ldi" {  } { { "db/cntr_ldi.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_ldi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023494966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023494966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023495046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023495046 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023495237 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "add_compute_store_8_4_4:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"add_compute_store_8_4_4:inst\|Mod0\"" {  } { { "add_compute_store_8_4_4.v" "Mod0" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023496662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523023496662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add_compute_store_8_4_4:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"add_compute_store_8_4_4:inst\|lpm_divide:Mod0\"" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add_compute_store_8_4_4:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"add_compute_store_8_4_4:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523023496731 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523023496731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bko.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bko.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bko " "Found entity 1: lpm_divide_bko" {  } { { "db/lpm_divide_bko.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_divide_bko.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023496803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023496803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "P:/SPH/lab3/viterbi/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023496844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023496844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "P:/SPH/lab3/viterbi/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023496935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023496935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "P:/SPH/lab3/viterbi/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_hq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_hq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_hq9 " "Found entity 1: lpm_abs_hq9" {  } { { "db/lpm_abs_hq9.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_abs_hq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "P:/SPH/lab3/viterbi/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523023497209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523023497209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add16~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add16~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add18~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add18~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_3_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add36~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add36~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add10~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add10~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_4\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_4\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add14~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add14~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499064 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add12~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add12~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add8~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add8~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[3\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[2\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[1\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499065 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\] " "Latch add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_2\|comp_out" {  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add0~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add0~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_2\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_2\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add1~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add1~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_3\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_3\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add4~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add4~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_4\|comp_out " "Latch add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_4\|comp_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_compute_store_8_4_4:inst\|Add6~synth " "Ports D and ENA on the latch are fed by the same signal add_compute_store_8_4_4:inst\|Add6~synth" {  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523023499067 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523023499067 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523023499072 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523023499072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 136 1152 1328 152 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523023499372 "|top_level|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 136 1152 1328 152 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523023499372 "|top_level|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523023499372 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523023499971 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523023499972 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1523023500398 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523023501257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523023501258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523023501313 "|top_level|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523023501313 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 275 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 275 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1523023503308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523023503369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523023503369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3945 " "Implemented 3945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523023504002 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523023504002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3665 " "Implemented 3665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523023504002 ""} { "Info" "ICUT_CUT_TM_RAMS" "137 " "Implemented 137 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523023504002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523023504002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523023504424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 10:05:04 2018 " "Processing ended: Fri Apr 06 10:05:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523023504424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523023509841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523023509845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 10:05:07 2018 " "Processing started: Fri Apr 06 10:05:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523023509845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523023509845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_fit --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523023509845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523023509898 ""}
{ "Info" "0" "" "Project  = viterbi_hamming" {  } {  } 0 0 "Project  = viterbi_hamming" 0 0 "Fitter" 0 0 1523023509898 ""}
{ "Info" "0" "" "Revision = viterbi_hamming" {  } {  } 0 0 "Revision = viterbi_hamming" 0 0 "Fitter" 0 0 1523023509898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1523023510219 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "viterbi_hamming EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"viterbi_hamming\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523023510748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523023510830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523023510830 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523023510961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523023511444 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523023511444 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523023511444 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 9486 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523023511449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 9487 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523023511449 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 9488 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523023511449 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523023511449 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523023511458 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "120 138 " "No exact pin location assignment(s) for 120 pins of 138 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[7\] " "Pin s1_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[6\] " "Pin s1_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[5\] " "Pin s1_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[4\] " "Pin s1_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[3\] " "Pin s1_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[2\] " "Pin s1_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[1\] " "Pin s1_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_1\[0\] " "Pin s1_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_1\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 152 1120 1296 168 "s1_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[7\] " "Pin s1_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[6\] " "Pin s1_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[5\] " "Pin s1_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[4\] " "Pin s1_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[3\] " "Pin s1_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[2\] " "Pin s1_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[1\] " "Pin s1_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_2\[0\] " "Pin s1_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_2\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 168 1120 1296 184 "s1_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[7\] " "Pin s1_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[6\] " "Pin s1_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[5\] " "Pin s1_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[4\] " "Pin s1_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[3\] " "Pin s1_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[2\] " "Pin s1_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[1\] " "Pin s1_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_3\[0\] " "Pin s1_3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_3[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_3\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 184 1120 1296 200 "s1_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[7\] " "Pin s1_4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[6\] " "Pin s1_4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[5\] " "Pin s1_4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[4\] " "Pin s1_4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[3\] " "Pin s1_4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[2\] " "Pin s1_4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[1\] " "Pin s1_4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1_4\[0\] " "Pin s1_4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s1_4[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1_4\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 200 1120 1296 216 "s1_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[7\] " "Pin s2_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[6\] " "Pin s2_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[5\] " "Pin s2_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[4\] " "Pin s2_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[3\] " "Pin s2_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[2\] " "Pin s2_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[1\] " "Pin s2_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_1\[0\] " "Pin s2_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_1\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 216 1120 1296 232 "s2_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[7\] " "Pin s2_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[6\] " "Pin s2_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[5\] " "Pin s2_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[4\] " "Pin s2_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[3\] " "Pin s2_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[2\] " "Pin s2_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[1\] " "Pin s2_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_2\[0\] " "Pin s2_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_2\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 232 1120 1296 248 "s2_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[7\] " "Pin s2_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[6\] " "Pin s2_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[5\] " "Pin s2_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[4\] " "Pin s2_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[3\] " "Pin s2_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[2\] " "Pin s2_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[1\] " "Pin s2_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_3\[0\] " "Pin s2_3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_3[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_3\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 248 1120 1296 264 "s2_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[7\] " "Pin s2_4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[6\] " "Pin s2_4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[5\] " "Pin s2_4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[4\] " "Pin s2_4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[3\] " "Pin s2_4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[2\] " "Pin s2_4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[1\] " "Pin s2_4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2_4\[0\] " "Pin s2_4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s2_4[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2_4\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 264 1120 1296 280 "s2_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[7\] " "Pin s3_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[6\] " "Pin s3_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[5\] " "Pin s3_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[4\] " "Pin s3_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[3\] " "Pin s3_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[2\] " "Pin s3_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[1\] " "Pin s3_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_1\[0\] " "Pin s3_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_1\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 280 1120 1296 296 "s3_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[7\] " "Pin s3_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[6\] " "Pin s3_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[5\] " "Pin s3_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[4\] " "Pin s3_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[3\] " "Pin s3_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[2\] " "Pin s3_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[1\] " "Pin s3_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_2\[0\] " "Pin s3_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_2\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 296 1120 1296 312 "s3_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[7\] " "Pin s3_3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[6\] " "Pin s3_3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[5\] " "Pin s3_3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[4\] " "Pin s3_3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[3\] " "Pin s3_3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[2\] " "Pin s3_3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[1\] " "Pin s3_3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_3\[0\] " "Pin s3_3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_3[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_3\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 312 1120 1296 328 "s3_3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[7\] " "Pin s3_4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[6\] " "Pin s3_4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[5\] " "Pin s3_4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[4\] " "Pin s3_4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[3\] " "Pin s3_4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[2\] " "Pin s3_4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[1\] " "Pin s3_4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3_4\[0\] " "Pin s3_4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s3_4[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3_4\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 328 1120 1296 344 "s3_4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[7\] " "Pin s_f\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[6\] " "Pin s_f\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[5\] " "Pin s_f\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[4\] " "Pin s_f\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[3\] " "Pin s_f\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[2\] " "Pin s_f\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[1\] " "Pin s_f\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f\[0\] " "Pin s_f\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 376 1120 1296 392 "s_f" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[7\] " "Pin s_f_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[6\] " "Pin s_f_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[5\] " "Pin s_f_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[4\] " "Pin s_f_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[3\] " "Pin s_f_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[2\] " "Pin s_f_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[1\] " "Pin s_f_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_1\[0\] " "Pin s_f_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_1\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 344 1120 1296 360 "s_f_1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[7\] " "Pin s_f_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[7\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[6\] " "Pin s_f_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[6\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[5\] " "Pin s_f_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[5\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[4\] " "Pin s_f_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[4\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[3\] " "Pin s_f_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[3\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[2\] " "Pin s_f_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[2\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[1\] " "Pin s_f_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[1\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_f_2\[0\] " "Pin s_f_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_f_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_f_2\[0\]" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 360 1120 1296 376 "s_f_2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_f_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523023511599 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1523023511599 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1523023511888 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1523023511892 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1523023511892 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1523023511892 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1523023511892 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_hamming.sdc " "Synopsys Design Constraints File file not found: 'viterbi_hamming.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523023511921 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_1 " "Node: input_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523023511931 "|top_level|input_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523023511931 "|top_level|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523023511931 "|top_level|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Node: add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523023511931 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_2_1|comp_out"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1523023511960 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523023511961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523023511961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523023511961 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1523023511961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512094 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 96 -616 -448 112 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[136\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[136\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 5192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[136\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[136\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[136] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 5329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523023512095 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top_level.bdf" "" { Schematic "P:/SPH/lab3/viterbi/top_level.bdf" { { 112 -616 -448 128 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512097 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2986 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\]~9  " "Automatically promoted node add_compute_store_8_4_4:inst\|final_edges\[1\]\[0\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512097 ""}  } { { "add_compute_store_8_4_4.v" "" { Text "P:/SPH/lab3/viterbi/add_compute_store_8_4_4.v" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_compute_store_8_4_4:inst|final_edges[1][0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2807 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out~13  " "Automatically promoted node add_compute_store_8_4_4:inst\|comparator_8_bit:comp_1_1\|comp_out~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512097 ""}  } { { "comparator_8_bit.v" "" { Text "P:/SPH/lab3/viterbi/comparator_8_bit.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_compute_store_8_4_4:inst|comparator_8_bit:comp_1_1|comp_out~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 6527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512098 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523023512098 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 5036 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512098 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 6374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523023512101 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523023512103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512103 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523023512103 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523023512103 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 0 { 0 ""} 0 3010 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523023512103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523023512436 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523023512441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523023512441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523023512448 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523023512462 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523023512470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523023512470 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523023512475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523023512477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1523023512482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523023512482 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "120 unused 3.3V 0 120 0 " "Number of I/O pins in group: 120 (unused VREF, 3.3V VCCIO, 0 input, 120 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1523023512486 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1523023512486 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523023512486 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 8 55 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 50 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523023512487 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1523023512487 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523023512487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523023512578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523023513556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523023514378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523023514420 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523023515227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523023515227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523023515598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "P:/SPH/lab3/viterbi/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523023517048 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523023517048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523023517351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523023517355 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1523023517355 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523023517355 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1523023517481 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523023517488 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[7\] 0 " "Pin \"s1_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[6\] 0 " "Pin \"s1_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[5\] 0 " "Pin \"s1_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[4\] 0 " "Pin \"s1_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[3\] 0 " "Pin \"s1_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[2\] 0 " "Pin \"s1_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[1\] 0 " "Pin \"s1_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_1\[0\] 0 " "Pin \"s1_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[7\] 0 " "Pin \"s1_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[6\] 0 " "Pin \"s1_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[5\] 0 " "Pin \"s1_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[4\] 0 " "Pin \"s1_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[3\] 0 " "Pin \"s1_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[2\] 0 " "Pin \"s1_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[1\] 0 " "Pin \"s1_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_2\[0\] 0 " "Pin \"s1_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[7\] 0 " "Pin \"s1_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[6\] 0 " "Pin \"s1_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[5\] 0 " "Pin \"s1_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[4\] 0 " "Pin \"s1_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[3\] 0 " "Pin \"s1_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[2\] 0 " "Pin \"s1_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[1\] 0 " "Pin \"s1_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_3\[0\] 0 " "Pin \"s1_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[7\] 0 " "Pin \"s1_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[6\] 0 " "Pin \"s1_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[5\] 0 " "Pin \"s1_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[4\] 0 " "Pin \"s1_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[3\] 0 " "Pin \"s1_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[2\] 0 " "Pin \"s1_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[1\] 0 " "Pin \"s1_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1_4\[0\] 0 " "Pin \"s1_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[7\] 0 " "Pin \"s2_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[6\] 0 " "Pin \"s2_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[5\] 0 " "Pin \"s2_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[4\] 0 " "Pin \"s2_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[3\] 0 " "Pin \"s2_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[2\] 0 " "Pin \"s2_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[1\] 0 " "Pin \"s2_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_1\[0\] 0 " "Pin \"s2_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[7\] 0 " "Pin \"s2_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[6\] 0 " "Pin \"s2_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[5\] 0 " "Pin \"s2_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[4\] 0 " "Pin \"s2_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[3\] 0 " "Pin \"s2_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[2\] 0 " "Pin \"s2_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[1\] 0 " "Pin \"s2_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_2\[0\] 0 " "Pin \"s2_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[7\] 0 " "Pin \"s2_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[6\] 0 " "Pin \"s2_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[5\] 0 " "Pin \"s2_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[4\] 0 " "Pin \"s2_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[3\] 0 " "Pin \"s2_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[2\] 0 " "Pin \"s2_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[1\] 0 " "Pin \"s2_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_3\[0\] 0 " "Pin \"s2_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[7\] 0 " "Pin \"s2_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[6\] 0 " "Pin \"s2_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[5\] 0 " "Pin \"s2_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[4\] 0 " "Pin \"s2_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[3\] 0 " "Pin \"s2_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[2\] 0 " "Pin \"s2_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[1\] 0 " "Pin \"s2_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2_4\[0\] 0 " "Pin \"s2_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[7\] 0 " "Pin \"s3_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[6\] 0 " "Pin \"s3_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[5\] 0 " "Pin \"s3_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[4\] 0 " "Pin \"s3_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[3\] 0 " "Pin \"s3_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[2\] 0 " "Pin \"s3_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[1\] 0 " "Pin \"s3_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_1\[0\] 0 " "Pin \"s3_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[7\] 0 " "Pin \"s3_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[6\] 0 " "Pin \"s3_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[5\] 0 " "Pin \"s3_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[4\] 0 " "Pin \"s3_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[3\] 0 " "Pin \"s3_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[2\] 0 " "Pin \"s3_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[1\] 0 " "Pin \"s3_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_2\[0\] 0 " "Pin \"s3_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[7\] 0 " "Pin \"s3_3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[6\] 0 " "Pin \"s3_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[5\] 0 " "Pin \"s3_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[4\] 0 " "Pin \"s3_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[3\] 0 " "Pin \"s3_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[2\] 0 " "Pin \"s3_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[1\] 0 " "Pin \"s3_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_3\[0\] 0 " "Pin \"s3_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[7\] 0 " "Pin \"s3_4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[6\] 0 " "Pin \"s3_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[5\] 0 " "Pin \"s3_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[4\] 0 " "Pin \"s3_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[3\] 0 " "Pin \"s3_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[2\] 0 " "Pin \"s3_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[1\] 0 " "Pin \"s3_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3_4\[0\] 0 " "Pin \"s3_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[7\] 0 " "Pin \"s_f\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[6\] 0 " "Pin \"s_f\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[5\] 0 " "Pin \"s_f\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[4\] 0 " "Pin \"s_f\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[3\] 0 " "Pin \"s_f\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[2\] 0 " "Pin \"s_f\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[1\] 0 " "Pin \"s_f\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f\[0\] 0 " "Pin \"s_f\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[7\] 0 " "Pin \"s_f_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[6\] 0 " "Pin \"s_f_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[5\] 0 " "Pin \"s_f_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[4\] 0 " "Pin \"s_f_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[3\] 0 " "Pin \"s_f_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[2\] 0 " "Pin \"s_f_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[1\] 0 " "Pin \"s_f_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_1\[0\] 0 " "Pin \"s_f_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[7\] 0 " "Pin \"s_f_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[6\] 0 " "Pin \"s_f_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[5\] 0 " "Pin \"s_f_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[4\] 0 " "Pin \"s_f_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[3\] 0 " "Pin \"s_f_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[2\] 0 " "Pin \"s_f_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[1\] 0 " "Pin \"s_f_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_f_2\[0\] 0 " "Pin \"s_f_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523023517548 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1523023517548 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523023517842 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523023518014 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523023518385 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523023518754 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523023518805 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1523023518936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/SPH/lab3/viterbi/output_files/viterbi_hamming.fit.smsg " "Generated suppressed messages file P:/SPH/lab3/viterbi/output_files/viterbi_hamming.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523023519343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1260 " "Peak virtual memory: 1260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523023521065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 10:05:21 2018 " "Processing ended: Fri Apr 06 10:05:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523023521065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523023521065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523023521065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523023521065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523023525339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523023525342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 10:05:23 2018 " "Processing started: Fri Apr 06 10:05:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523023525342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523023525342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_asm --read_settings_files=off --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523023525342 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523023527373 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523023527456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523023528750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 10:05:28 2018 " "Processing ended: Fri Apr 06 10:05:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523023528750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523023528750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523023528750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523023528750 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523023529534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523023532265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523023532269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 10:05:29 2018 " "Processing started: Fri Apr 06 10:05:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523023532269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523023532269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta viterbi_hamming -c viterbi_hamming " "Command: quartus_sta viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523023532269 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1523023532326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523023533361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523023533397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523023533397 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1523023533662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1523023533814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1523023533814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1523023533814 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1523023533814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_hamming.sdc " "Synopsys Design Constraints File file not found: 'viterbi_hamming.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1523023533835 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_1 " "Node: input_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023533844 "|top_level|input_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023533844 "|top_level|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023533844 "|top_level|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Node: add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023533845 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_2_1|comp_out"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1523023533859 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1523023533942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023533945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023533993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523023534087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523023534087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523023534087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523023534087 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523023534195 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1523023534196 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_1 " "Node: input_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023534291 "|top_level|input_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023534291 "|top_level|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023534292 "|top_level|reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out " "Node: add_compute_store_8_4_4:inst\|comparator_8_bit:comp_2_1\|comp_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1523023534292 "|top_level|add_compute_store_8_4_4:inst|comparator_8_bit:comp_2_1|comp_out"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523023534418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523023534446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523023534446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523023534446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523023534446 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523023534538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523023534748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523023534769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523023535275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 10:05:35 2018 " "Processing ended: Fri Apr 06 10:05:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523023535275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523023535275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523023535275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523023535275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523023538497 ""}
