<dec f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='282' type='bool llvm::TargetSubtargetInfo::useAA() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='287' u='c' c='_ZNK4llvm19TargetSubtargetInfo17addrSinkUsingGEPsEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='280'>/// Enable use of alias analysis during code generation (during MI
  /// scheduling, DAGCombine, etc.).</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='737' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='22423' u='c' c='_ZNK12_GLOBAL__N_111DAGCombiner7isAliasEPN4llvm6SDNodeES3_'/>
<def f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='60' ll='62' type='bool llvm::TargetSubtargetInfo::useAA() const'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='492' c='_ZNK4llvm16AArch64Subtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='647' c='_ZNK4llvm12GCNSubtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='856' c='_ZNK4llvm12ARMSubtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='381' c='_ZNK4llvm16HexagonSubtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='223' c='_ZNK4llvm12PPCSubtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZSubtarget.h' l='106' c='_ZNK4llvm16SystemZSubtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblySubtarget.cpp' l='61' c='_ZNK4llvm20WebAssemblySubtarget5useAAEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='815' c='_ZNK4llvm12X86Subtarget5useAAEv'/>
