// Seed: 1514002499
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_5;
  wand id_6 = 1;
  wire id_7;
  assign id_2 = 1;
  always_comb @(posedge id_5 || 1 or posedge 1) deassign id_5;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
