# ğŸš€ 4:1 Multiplexer (Verilog)

This project implements a **4-to-1 multiplexer** in Verilog, which selects one of **four input lines** based on a **2-bit select signal** and produces a single output.
 The design is hierarchical, using **2:1 MUX modules** to build the 4:1 MUX.

---

## âœ¨ Features

- ğŸ”¢ 4-to-1 multiplexer.
- ğŸ§ª Testbench included to simulate all input and select signal combinations.
- âœ… Simple **RTL design** using `always @(*)` for combinational logic.
- âš¡ Hierarchical design approach using **2:1 MUX building blocks**.

---

## ğŸ“‚ Files Included

- `mux2x1.v` â†’ RTL design of the 2Ã—1 multiplexer.
- `mux4x1.v` â†’ RTL design of the 4Ã—1 multiplexer (uses `mux2x1` instances).
- `mux4x1_tb.v` â†’ Testbench to verify the 4Ã—1 MUX.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© Design Details

### ğŸ”¹ Ports

| Port | Direction | Width | Description               |
| ---- | --------- | ----- | ------------------------- |
| `I`  | input     | 4-bit | Input data lines          |
| `s`  | input     | 2-bit | Select signal             |
| `f`  | output    | 1-bit | Output of the multiplexer |

### ğŸ”¹ Functionality

1. Uses **two 2:1 MUXes** to select between the four inputs.
2. **Select lines (`s[1:0]`)** determine which input (`I[3:0]`) is passed to the output `f`.

| Select `s` | Output `f` |
| ---------- | ---------- |
| `00`       | `I0`       |
| `01`       | `I1`       |
| `10`       | `I2`       |
| `11`       | `I3`       |

---

## ğŸ“Š Simulation

The testbench iterates through **all 16 input combinations** (`I=0000` to `1111`) for **each select signal** (`s=00` to `11`) to verify correct operation.

### Example Test Inputs

```text
s = 00, I = 0000
s = 00, I = 0001
s = 01, I = 0010
...
s = 11, I = 1111
```

### Example Output Log

```text
s=00, I=0000 -> f=0
s=00, I=0001 -> f=1
s=01, I=0010 -> f=0
...
s=11, I=1111 -> f=1
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog mux2x1.v mux4x1.v mux4x1_tb.v
vsim -c mux4x1_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com