{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510443811824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510443811844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 18:43:31 2017 " "Processing started: Sat Nov 11 18:43:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510443811844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443811844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443811844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510443812448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510443812448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-alarm_clock_arch " "Found design unit 1: alarm_clock-alarm_clock_arch" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510443823718 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510443823718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alarm_clock_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock_package " "Found design unit 1: alarm_clock_package" {  } { { "alarm_clock_package.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510443823725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alarm_clock_package-body " "Found design unit 2: alarm_clock_package-body" {  } { { "alarm_clock_package.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510443823725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510443823727 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510443823727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock " "Elaborating entity \"alarm_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510443823836 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alarm alarm_clock.vhd(12) " "VHDL Signal Declaration warning at alarm_clock.vhd(12): used implicit default value for signal \"alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510443823837 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gen_clock_minutes_tens alarm_clock.vhd(94) " "VHDL Process Statement warning at alarm_clock.vhd(94): signal \"gen_clock_minutes_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823838 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gen_clock_minutes_ones alarm_clock.vhd(94) " "VHDL Process Statement warning at alarm_clock.vhd(94): signal \"gen_clock_minutes_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823838 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "meridiem alarm_clock.vhd(98) " "VHDL Process Statement warning at alarm_clock.vhd(98): signal \"meridiem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823838 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gen_clock_hours_tens alarm_clock.vhd(98) " "VHDL Process Statement warning at alarm_clock.vhd(98): signal \"gen_clock_hours_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823838 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gen_clock_hours_ones alarm_clock.vhd(98) " "VHDL Process Statement warning at alarm_clock.vhd(98): signal \"gen_clock_hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823841 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "db_alarm_set alarm_clock.vhd(109) " "VHDL Process Statement warning at alarm_clock.vhd(109): signal \"db_alarm_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823842 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset alarm_clock.vhd(118) " "VHDL Process Statement warning at alarm_clock.vhd(118): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510443823842 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm_seconds_tens alarm_clock.vhd(107) " "VHDL Process Statement warning at alarm_clock.vhd(107): inferring latch(es) for signal or variable \"alarm_seconds_tens\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510443823842 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alarm_seconds_ones alarm_clock.vhd(107) " "VHDL Process Statement warning at alarm_clock.vhd(107): inferring latch(es) for signal or variable \"alarm_seconds_ones\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510443823843 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_ones\[0\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_ones\[0\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823845 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_ones\[1\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_ones\[1\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823845 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_ones\[2\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_ones\[2\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823849 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_ones\[3\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_ones\[3\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823849 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_tens\[0\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_tens\[0\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823849 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_tens\[1\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_tens\[1\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823849 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_tens\[2\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_tens\[2\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823849 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarm_seconds_tens\[3\] alarm_clock.vhd(107) " "Inferred latch for \"alarm_seconds_tens\[3\]\" at alarm_clock.vhd(107)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823849 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_minutes_tens\[0\] alarm_clock.vhd(93) " "HDL error at alarm_clock.vhd(93): can't infer register for \"gen_clock_minutes_tens\[0\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 93 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_minutes_tens\[0\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_minutes_tens\[0\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823850 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_minutes_tens\[1\] alarm_clock.vhd(93) " "HDL error at alarm_clock.vhd(93): can't infer register for \"gen_clock_minutes_tens\[1\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 93 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_minutes_tens\[1\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_minutes_tens\[1\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823853 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_minutes_tens\[2\] alarm_clock.vhd(93) " "HDL error at alarm_clock.vhd(93): can't infer register for \"gen_clock_minutes_tens\[2\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 93 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823853 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_minutes_tens\[2\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_minutes_tens\[2\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823853 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_minutes_tens\[3\] alarm_clock.vhd(93) " "HDL error at alarm_clock.vhd(93): can't infer register for \"gen_clock_minutes_tens\[3\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 93 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823853 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_minutes_tens\[3\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_minutes_tens\[3\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823853 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_hours_tens\[0\] alarm_clock.vhd(97) " "HDL error at alarm_clock.vhd(97): can't infer register for \"gen_clock_hours_tens\[0\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 97 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823854 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_hours_tens\[0\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_hours_tens\[0\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823854 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_hours_tens\[1\] alarm_clock.vhd(97) " "HDL error at alarm_clock.vhd(97): can't infer register for \"gen_clock_hours_tens\[1\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 97 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823854 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_hours_tens\[1\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_hours_tens\[1\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_hours_tens\[2\] alarm_clock.vhd(97) " "HDL error at alarm_clock.vhd(97): can't infer register for \"gen_clock_hours_tens\[2\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 97 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_hours_tens\[2\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_hours_tens\[2\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gen_clock_hours_tens\[3\] alarm_clock.vhd(97) " "HDL error at alarm_clock.vhd(97): can't infer register for \"gen_clock_hours_tens\[3\]\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 97 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gen_clock_hours_tens\[3\] alarm_clock.vhd(75) " "Inferred latch for \"gen_clock_hours_tens\[3\]\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 "|alarm_clock"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "meridiem alarm_clock.vhd(97) " "HDL error at alarm_clock.vhd(97): can't infer register for \"meridiem\" because its behavior does not match any supported register model" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 97 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "meridiem alarm_clock.vhd(75) " "Inferred latch for \"meridiem\" at alarm_clock.vhd(75)" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443823857 "|alarm_clock"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "alarm_clock.vhd(80) " "HDL error at alarm_clock.vhd(80): couldn't implement registers for assignments on this clock edge" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 80 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510443823859 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510443823861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510443830674 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 11 18:43:50 2017 " "Processing ended: Sat Nov 11 18:43:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510443830674 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510443830674 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510443830674 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443830674 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510443833586 ""}
