\section{D\+M\+A2\+D\+\_\+\+Type\+Def Struct Reference}
\label{structDMA2D__TypeDef}\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}


D\+M\+A2D Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+F\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+G\+M\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+G\+OR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+G\+M\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+G\+OR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+G\+P\+F\+C\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+G\+C\+O\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+G\+P\+F\+C\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+G\+C\+O\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+G\+C\+M\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+G\+C\+M\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+P\+F\+C\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+C\+O\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+M\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+OR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ N\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ L\+WR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+M\+T\+CR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+ED} [236]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+G\+C\+L\+UT} [256]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+G\+C\+L\+UT} [256]
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+M\+A2D Controller. 

Definition at line \textbf{ 393} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDMA2D__TypeDef_a9f16d1904f085dbd51466994f01bd9e2}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!A\+M\+T\+CR@{A\+M\+T\+CR}}
\index{A\+M\+T\+CR@{A\+M\+T\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{A\+M\+T\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+M\+T\+CR}

D\+M\+A2D A\+HB Master Timer Configuration Register, Address offset\+: 0x4C 

Definition at line \textbf{ 414} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_ac6cd6efd0eadd0504f15f963e54cf8f5}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+C\+L\+UT@{B\+G\+C\+L\+UT}}
\index{B\+G\+C\+L\+UT@{B\+G\+C\+L\+UT}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{B\+G\+C\+L\+UT}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+G\+C\+L\+UT[256]}

D\+M\+A2D Background C\+L\+UT, Address offset\+:800-\/\+B\+FF 

Definition at line \textbf{ 417} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a8108e797e9421f12d2fa5b7bca1d8a12}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+C\+M\+AR@{B\+G\+C\+M\+AR}}
\index{B\+G\+C\+M\+AR@{B\+G\+C\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{B\+G\+C\+M\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+G\+C\+M\+AR}

D\+M\+A2D Background C\+L\+UT Memory Address Register, Address offset\+: 0x30 

Definition at line \textbf{ 407} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a1b655471716402cff4ef1d584da01ea6}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+C\+O\+LR@{B\+G\+C\+O\+LR}}
\index{B\+G\+C\+O\+LR@{B\+G\+C\+O\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{B\+G\+C\+O\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+G\+C\+O\+LR}

D\+M\+A2D Background Color Register, Address offset\+: 0x28 

Definition at line \textbf{ 405} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a2ab8fa08f05f63b322b38013283e6fa0}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+M\+AR@{B\+G\+M\+AR}}
\index{B\+G\+M\+AR@{B\+G\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{B\+G\+M\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+G\+M\+AR}

D\+M\+A2D Background Memory Address Register, Address offset\+: 0x14 

Definition at line \textbf{ 400} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a29e2e00c79be42d49f6f189c207cc664}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+OR@{B\+G\+OR}}
\index{B\+G\+OR@{B\+G\+OR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{B\+G\+OR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+G\+OR}

D\+M\+A2D Background Offset Register, Address offset\+: 0x18 

Definition at line \textbf{ 401} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a2ad24a3135aa498ba6691f6a114a9826}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!B\+G\+P\+F\+C\+CR@{B\+G\+P\+F\+C\+CR}}
\index{B\+G\+P\+F\+C\+CR@{B\+G\+P\+F\+C\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{B\+G\+P\+F\+C\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+G\+P\+F\+C\+CR}

D\+M\+A2D Background P\+FC Control Register, Address offset\+: 0x24 

Definition at line \textbf{ 404} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

D\+M\+A2D Control Register, Address offset\+: 0x00 

Definition at line \textbf{ 395} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a7ed3c45a71b6382890860bcd8f313d51}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+C\+L\+UT@{F\+G\+C\+L\+UT}}
\index{F\+G\+C\+L\+UT@{F\+G\+C\+L\+UT}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{F\+G\+C\+L\+UT}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+G\+C\+L\+UT[256]}

D\+M\+A2D Foreground C\+L\+UT, Address offset\+:400-\/7\+FF 

Definition at line \textbf{ 416} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a27ad59cf99d0d0904958175238c40d8d}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+C\+M\+AR@{F\+G\+C\+M\+AR}}
\index{F\+G\+C\+M\+AR@{F\+G\+C\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{F\+G\+C\+M\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+G\+C\+M\+AR}

D\+M\+A2D Foreground C\+L\+UT Memory Address Register, Address offset\+: 0x2C 

Definition at line \textbf{ 406} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a3b7bcbbdcd4f728861babc3300a26f61}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+C\+O\+LR@{F\+G\+C\+O\+LR}}
\index{F\+G\+C\+O\+LR@{F\+G\+C\+O\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{F\+G\+C\+O\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+G\+C\+O\+LR}

D\+M\+A2D Foreground Color Register, Address offset\+: 0x20 

Definition at line \textbf{ 403} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a17e8aa3d2c6464eba518c8ccf28c173d}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+M\+AR@{F\+G\+M\+AR}}
\index{F\+G\+M\+AR@{F\+G\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{F\+G\+M\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+G\+M\+AR}

D\+M\+A2D Foreground Memory Address Register, Address offset\+: 0x0C 

Definition at line \textbf{ 398} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_af3d84e911bbb2bf8cfa6d5e1dfe01afe}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+OR@{F\+G\+OR}}
\index{F\+G\+OR@{F\+G\+OR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{F\+G\+OR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+G\+OR}

D\+M\+A2D Foreground Offset Register, Address offset\+: 0x10 

Definition at line \textbf{ 399} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_add402fd3aa4845802f08f8df79a5a72a}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!F\+G\+P\+F\+C\+CR@{F\+G\+P\+F\+C\+CR}}
\index{F\+G\+P\+F\+C\+CR@{F\+G\+P\+F\+C\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{F\+G\+P\+F\+C\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+G\+P\+F\+C\+CR}

D\+M\+A2D Foreground P\+FC Control Register, Address offset\+: 0x1C 

Definition at line \textbf{ 402} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_ac6f9d540fd6a21c0fbc7bfbbee9a8504}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!I\+F\+CR@{I\+F\+CR}}
\index{I\+F\+CR@{I\+F\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{I\+F\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+F\+CR}

D\+M\+A2D Interrupt Flag Clear Register, Address offset\+: 0x08 

Definition at line \textbf{ 397} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+SR}

D\+M\+A2D Interrupt Status Register, Address offset\+: 0x04 

Definition at line \textbf{ 396} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a2fc2e30027d62fbf2ad32f911fbadeca}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!L\+WR@{L\+WR}}
\index{L\+WR@{L\+WR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{L\+WR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t L\+WR}

D\+M\+A2D Line Watermark Register, Address offset\+: 0x48 

Definition at line \textbf{ 413} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a1eef24a1df459c6e5dd17d516013c5fb}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!N\+LR@{N\+LR}}
\index{N\+LR@{N\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{N\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t N\+LR}

D\+M\+A2D Number of Line Register, Address offset\+: 0x44 

Definition at line \textbf{ 412} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a5ec0a83694c97af7786583ef37fb795c}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+C\+O\+LR@{O\+C\+O\+LR}}
\index{O\+C\+O\+LR@{O\+C\+O\+LR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{O\+C\+O\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+C\+O\+LR}

D\+M\+A2D Output Color Register, Address offset\+: 0x38 

Definition at line \textbf{ 409} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_ab6be353d6107a8bb0641a438ac0eb93d}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+M\+AR@{O\+M\+AR}}
\index{O\+M\+AR@{O\+M\+AR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{O\+M\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+M\+AR}

D\+M\+A2D Output Memory Address Register, Address offset\+: 0x3C 

Definition at line \textbf{ 410} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_afe934616b06edb746effd439206836a5}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+OR@{O\+OR}}
\index{O\+OR@{O\+OR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{O\+OR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+OR}

D\+M\+A2D Output Offset Register, Address offset\+: 0x40 

Definition at line \textbf{ 411} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_a79db32535165c766c9de2374a27ed059}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!O\+P\+F\+C\+CR@{O\+P\+F\+C\+CR}}
\index{O\+P\+F\+C\+CR@{O\+P\+F\+C\+CR}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{O\+P\+F\+C\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+P\+F\+C\+CR}

D\+M\+A2D Output P\+FC Control Register, Address offset\+: 0x34 

Definition at line \textbf{ 408} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structDMA2D__TypeDef_aba866c9137d0c578b9344d88cfbe17f2}} 
\index{D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!D\+M\+A2\+D\+\_\+\+Type\+Def@{D\+M\+A2\+D\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+ED}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED[236]}

Reserved, 0x50-\/0x3\+FF 

Definition at line \textbf{ 415} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
