Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Oct  6 13:43:16 2023
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file host_interface_timing_summary_routed.rpt -pb host_interface_timing_summary_routed.pb -rpx host_interface_timing_summary_routed.rpx -warn_on_violation
| Design       : host_interface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    5        0.263        0.000                      0                    5        4.020        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    5        0.263        0.000                      0                    5        4.020        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_psoc_xfc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.718ns (45.195%)  route 0.871ns (54.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.831     5.516    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  state_reg/Q
                         net (fo=3, routed)           0.871     6.806    state_reg_n_0
    SLICE_X163Y107       LUT3 (Prop_lut3_I1_O)        0.299     7.105 r  fpga_psoc_xfc_i_1/O
                         net (fo=1, routed)           0.000     7.105    fpga_psoc_xfc_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712    15.212    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X163Y107       FDRE (Setup_fdre_C_D)        0.029    15.510    fpga_psoc_xfc_reg
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.744ns (46.077%)  route 0.871ns (53.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.831     5.516    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 f  state_reg/Q
                         net (fo=3, routed)           0.871     6.806    state_reg_n_0
    SLICE_X163Y107       LUT4 (Prop_lut4_I0_O)        0.325     7.131 r  state_i_1/O
                         net (fo=1, routed)           0.000     7.131    state_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712    15.212    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X163Y107       FDRE (Setup_fdre_C_D)        0.075    15.556    state_reg
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 reset2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.831     5.516    clk_IBUF_BUFG
    SLICE_X162Y107       SRL16E                                       r  reset2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     7.133 r  reset2_reg_srl2/Q
                         net (fo=1, routed)           0.000     7.133    reset2_reg_srl2_n_0
    SLICE_X162Y107       FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712    15.212    clk_IBUF_BUFG
    SLICE_X162Y107       FDRE                                         r  reset_reg/C
                         clock pessimism              0.304    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X162Y107       FDRE (Setup_fdre_C_D)        0.118    15.599    reset_reg
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psoc_fpga_xfc_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.478ns (57.015%)  route 0.360ns (42.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.831     5.516    clk_IBUF_BUFG
    SLICE_X162Y107       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       FDRE (Prop_fdre_C_Q)         0.478     5.994 r  reset_reg/Q
                         net (fo=3, routed)           0.360     6.354    reset
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712    15.212    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X163Y108       FDRE (Setup_fdre_C_R)       -0.600    14.856    psoc_fpga_xfc_prev_reg
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psoc_fpga_xfc_prev_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.419ns (46.214%)  route 0.488ns (53.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 15.212 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.831     5.516    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.419     5.935 r  state_reg/Q
                         net (fo=3, routed)           0.488     6.423    state_reg_n_0
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712    15.212    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C
                         clock pessimism              0.279    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X163Y108       FDRE (Setup_fdre_C_CE)      -0.380    15.076    psoc_fpga_xfc_prev_reg
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  8.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fpga_psoc_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_psoc_xfc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.647     1.592    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  fpga_psoc_xfc_reg/Q
                         net (fo=2, routed)           0.168     1.901    fpga_psoc_xfc_OBUF
    SLICE_X163Y107       LUT3 (Prop_lut3_I0_O)        0.045     1.946 r  fpga_psoc_xfc_i_1/O
                         net (fo=1, routed)           0.000     1.946    fpga_psoc_xfc_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/C
                         clock pessimism             -0.521     1.592    
    SLICE_X163Y107       FDRE (Hold_fdre_C_D)         0.091     1.683    fpga_psoc_xfc_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 psoc_fpga_xfc_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.647     1.592    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y108       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  psoc_fpga_xfc_prev_reg/Q
                         net (fo=1, routed)           0.275     2.008    psoc_fpga_xfc_prev
    SLICE_X163Y107       LUT4 (Prop_lut4_I1_O)        0.044     2.052 r  state_i_1/O
                         net (fo=1, routed)           0.000     2.052    state_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C
                         clock pessimism             -0.505     1.608    
    SLICE_X163Y107       FDRE (Hold_fdre_C_D)         0.107     1.715    state_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psoc_fpga_xfc_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.044%)  route 0.136ns (47.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.647     1.592    clk_IBUF_BUFG
    SLICE_X162Y107       FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       FDRE (Prop_fdre_C_Q)         0.148     1.740 r  reset_reg/Q
                         net (fo=3, routed)           0.136     1.876    reset
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C
                         clock pessimism             -0.505     1.608    
    SLICE_X163Y108       FDRE (Hold_fdre_C_R)        -0.071     1.537    psoc_fpga_xfc_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.647     1.592    clk_IBUF_BUFG
    SLICE_X162Y107       SRL16E                                       r  reset2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y107       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     2.080 r  reset2_reg_srl2/Q
                         net (fo=1, routed)           0.000     2.080    reset2_reg_srl2_n_0
    SLICE_X162Y107       FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X162Y107       FDRE                                         r  reset_reg/C
                         clock pessimism             -0.521     1.592    
    SLICE_X162Y107       FDRE (Hold_fdre_C_D)         0.131     1.723    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psoc_fpga_xfc_prev_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.499%)  route 0.160ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.647     1.592    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.128     1.720 r  state_reg/Q
                         net (fo=3, routed)           0.160     1.879    state_reg_n_0
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C
                         clock pessimism             -0.505     1.608    
    SLICE_X163Y108       FDRE (Hold_fdre_C_CE)       -0.093     1.515    psoc_fpga_xfc_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X163Y107  fpga_psoc_xfc_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X163Y108  psoc_fpga_xfc_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X162Y107  reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X163Y107  state_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y107  reset2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y107  reset2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  fpga_psoc_xfc_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  fpga_psoc_xfc_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y108  psoc_fpga_xfc_prev_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y108  psoc_fpga_xfc_prev_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  reset_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  reset_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  state_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  state_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y107  reset2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X162Y107  reset2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  fpga_psoc_xfc_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  fpga_psoc_xfc_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y108  psoc_fpga_xfc_prev_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y108  psoc_fpga_xfc_prev_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  reset_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X162Y107  reset_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  state_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X163Y107  state_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_psoc_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_psoc_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 4.028ns (70.613%)  route 1.676ns (29.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.831     5.516    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.456     5.972 r  fpga_psoc_xfc_reg/Q
                         net (fo=2, routed)           1.676     7.648    fpga_psoc_xfc_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.572    11.221 r  fpga_psoc_xfc_OBUF_inst/O
                         net (fo=0)                   0.000    11.221    fpga_psoc_xfc
    V8                                                                r  fpga_psoc_xfc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_psoc_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_psoc_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.414ns (80.456%)  route 0.343ns (19.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.647     1.592    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  fpga_psoc_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y107       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  fpga_psoc_xfc_reg/Q
                         net (fo=2, routed)           0.343     2.076    fpga_psoc_xfc_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.273     3.349 r  fpga_psoc_xfc_OBUF_inst/O
                         net (fo=0)                   0.000     3.349    fpga_psoc_xfc
    V8                                                                r  fpga_psoc_xfc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.093ns (22.111%)  route 3.850ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.519     4.488    reset_n_IBUF
    SLICE_X163Y108       LUT1 (Prop_lut1_I0_O)        0.124     4.612 r  reset2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.330     4.942    p_0_in
    SLICE_X162Y107       SRL16E                                       r  reset2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712     5.212    clk_IBUF_BUFG
    SLICE_X162Y107       SRL16E                                       r  reset2_reg_srl2/CLK

Slack:                    inf
  Source:                 psoc_fpga_xfc
                            (input port)
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 1.671ns (54.842%)  route 1.376ns (45.158%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  psoc_fpga_xfc (IN)
                         net (fo=0)                   0.000     0.000    psoc_fpga_xfc
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  psoc_fpga_xfc_IBUF_inst/O
                         net (fo=2, routed)           1.376     2.894    psoc_fpga_xfc_IBUF
    SLICE_X163Y107       LUT4 (Prop_lut4_I2_O)        0.152     3.046 r  state_i_1/O
                         net (fo=1, routed)           0.000     3.046    state_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712     5.212    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 psoc_fpga_xfc
                            (input port)
  Destination:            psoc_fpga_xfc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.519ns (59.474%)  route 1.035ns (40.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  psoc_fpga_xfc (IN)
                         net (fo=0)                   0.000     0.000    psoc_fpga_xfc
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  psoc_fpga_xfc_IBUF_inst/O
                         net (fo=2, routed)           1.035     2.553    psoc_fpga_xfc_IBUF
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.712     5.212    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 psoc_fpga_xfc
                            (input port)
  Destination:            psoc_fpga_xfc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.286ns (41.953%)  route 0.396ns (58.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  psoc_fpga_xfc (IN)
                         net (fo=0)                   0.000     0.000    psoc_fpga_xfc
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  psoc_fpga_xfc_IBUF_inst/O
                         net (fo=2, routed)           0.396     0.682    psoc_fpga_xfc_IBUF
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X163Y108       FDRE                                         r  psoc_fpga_xfc_prev_reg/C

Slack:                    inf
  Source:                 psoc_fpga_xfc
                            (input port)
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.330ns (39.075%)  route 0.515ns (60.925%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  psoc_fpga_xfc (IN)
                         net (fo=0)                   0.000     0.000    psoc_fpga_xfc
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  psoc_fpga_xfc_IBUF_inst/O
                         net (fo=2, routed)           0.515     0.801    psoc_fpga_xfc_IBUF
    SLICE_X163Y107       LUT4 (Prop_lut4_I2_O)        0.044     0.845 r  state_i_1/O
                         net (fo=1, routed)           0.000     0.845    state_i_1_n_0
    SLICE_X163Y107       FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X163Y107       FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.171ns (9.922%)  route 1.552ns (90.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.442     1.568    reset_n_IBUF
    SLICE_X163Y108       LUT1 (Prop_lut1_I0_O)        0.045     1.613 r  reset2_reg_srl2_i_1/O
                         net (fo=1, routed)           0.109     1.722    p_0_in
    SLICE_X162Y107       SRL16E                                       r  reset2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.920     2.113    clk_IBUF_BUFG
    SLICE_X162Y107       SRL16E                                       r  reset2_reg_srl2/CLK





