{"device": {"@xmlns:xsi": "http://www.w3.org/2001/XMLSchema-instance", "@schemaVersion": "1.1", "@xsi:noNamespaceSchemaLocation": "CMSIS-SVD_Schema_1_1.xsd", "name": "STM32F412", "version": "1.1", "description": "STM32F412", "cpu": {"name": "CM4", "revision": "r1p0", "endian": "little", "mpuPresent": "false", "fpuPresent": "false", "nvicPrioBits": 4, "vendorSystickConfig": "false"}, "addressUnitBits": 8, "width": 32, "size": 32, "resetValue": 0, "resetMask": 4294967295, "peripherals": {"peripheral": [{"name": "ADC_Common", "description": "ADC common registers", "groupName": "ADC", "baseAddress": 1073816320, "addressBlock": {"offset": 0, "size": 9, "usage": "registers"}, "registers": {"register": [{"name": "CSR", "displayName": "CSR", "description": "ADC Common status register", "addressOffset": 0, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "OVR1", "description": "Overrun flag of ADC 1", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "OVR1", "usage": "read-write", "enumeratedValue": [{"name": "NoOverrun", "description": "No overrun occurred", "value": 0}, {"name": "Overrun", "description": "Overrun occurred", "value": 1}]}}, {"name": "STRT1", "description": "Regular channel Start flag of ADC 1", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "STRT1", "usage": "read-write", "enumeratedValue": [{"name": "NotStarted", "description": "No regular channel conversion started", "value": 0}, {"name": "Started", "description": "Regular channel conversion has started", "value": 1}]}}, {"name": "JSTRT1", "description": "Injected channel Start flag of ADC 1", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "JSTRT1", "usage": "read-write", "enumeratedValue": [{"name": "NotStarted", "description": "No injected channel conversion started", "value": 0}, {"name": "Started", "description": "Injected channel conversion has started", "value": 1}]}}, {"name": "JEOC1", "description": "Injected channel end of conversion ofADC 1", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "JEOC1", "usage": "read-write", "enumeratedValue": [{"name": "NotComplete", "description": "Conversion is not complete", "value": 0}, {"name": "Complete", "description": "Conversion complete", "value": 1}]}}, {"name": "EOC1", "description": "End of conversion of ADC 1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "EOC1", "usage": "read-write", "enumeratedValue": [{"name": "NotComplete", "description": "Conversion is not complete", "value": 0}, {"name": "Complete", "description": "Conversion complete", "value": 1}]}}, {"name": "AWD1", "description": "Analog watchdog flag of ADC 1", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "AWD1", "usage": "read-write", "enumeratedValue": [{"name": "NoEvent", "description": "No analog watchdog event occurred", "value": 0}, {"name": "Event", "description": "Analog watchdog event occurred", "value": 1}]}}]}}, {"name": "CCR", "displayName": "CCR", "description": "ADC common control register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TSVREFE", "description": "Temperature sensor and VREFINTenable", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"name": "TSVREFE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Temperature sensor and V_REFINT channel disabled", "value": 0}, {"name": "Enabled", "description": "Temperature sensor and V_REFINT channel enabled", "value": 1}]}}, {"name": "VBATE", "description": "VBAT enable", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "VBATE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "V_BAT channel disabled", "value": 0}, {"name": "Enabled", "description": "V_BAT channel enabled", "value": 1}]}}, {"name": "ADCPRE", "description": "ADC prescaler", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"name": "ADCPRE", "usage": "read-write", "enumeratedValue": [{"name": "Div2", "description": "PCLK2 divided by 2", "value": 0}, {"name": "Div4", "description": "PCLK2 divided by 4", "value": 1}, {"name": "Div6", "description": "PCLK2 divided by 6", "value": 2}, {"name": "Div8", "description": "PCLK2 divided by 8", "value": 3}]}}]}}]}}, {"name": "ADC1", "description": "Analog-to-digital converter", "groupName": "ADC", "baseAddress": 1073815552, "addressBlock": {"offset": 0, "size": 81, "usage": "registers"}, "interrupt": {"name": "ADC", "description": "ADC1 global interrupt", "value": 18}, "registers": {"register": [{"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OVR", "description": "Overrun", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "OVR", "usage": "read-write", "enumeratedValue": [{"name": "NoOverrun", "description": "No overrun occurred", "value": 0}, {"name": "Overrun", "description": "Overrun occurred", "value": 1}]}}, {"name": "STRT", "description": "Regular channel start flag", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "STRT", "usage": "read-write", "enumeratedValue": [{"name": "NotStarted", "description": "No regular channel conversion started", "value": 0}, {"name": "Started", "description": "Regular channel conversion has started", "value": 1}]}}, {"name": "JSTRT", "description": "Injected channel startflag", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "JSTRT", "usage": "read-write", "enumeratedValue": [{"name": "NotStarted", "description": "No injected channel conversion started", "value": 0}, {"name": "Started", "description": "Injected channel conversion has started", "value": 1}]}}, {"name": "JEOC", "description": "Injected channel end of conversion", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "JEOC", "usage": "read-write", "enumeratedValue": [{"name": "NotComplete", "description": "Conversion is not complete", "value": 0}, {"name": "Complete", "description": "Conversion complete", "value": 1}]}}, {"name": "EOC", "description": "Regular channel end ofconversion", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "EOC", "usage": "read-write", "enumeratedValue": [{"name": "NotComplete", "description": "Conversion is not complete", "value": 0}, {"name": "Complete", "description": "Conversion complete", "value": 1}]}}, {"name": "AWD", "description": "Analog watchdog flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "AWD", "usage": "read-write", "enumeratedValue": [{"name": "NoEvent", "description": "No analog watchdog event occurred", "value": 0}, {"name": "Event", "description": "Analog watchdog event occurred", "value": 1}]}}]}}, {"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OVRIE", "description": "Overrun interrupt enable", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"name": "OVRIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Overrun interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Overrun interrupt enabled", "value": 1}]}}, {"name": "RES", "description": "Resolution", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"name": "RES", "usage": "read-write", "enumeratedValue": [{"name": "TwelveBit", "description": "12-bit (15 ADCCLK cycles)", "value": 0}, {"name": "TenBit", "description": "10-bit (13 ADCCLK cycles)", "value": 1}, {"name": "EightBit", "description": "8-bit (11 ADCCLK cycles)", "value": 2}, {"name": "SixBit", "description": "6-bit (9 ADCCLK cycles)", "value": 3}]}}, {"name": "AWDEN", "description": "Analog watchdog enable on regularchannels", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"name": "AWDEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Analog watchdog disabled on regular channels", "value": 0}, {"name": "Enabled", "description": "Analog watchdog enabled on regular channels", "value": 1}]}}, {"name": "JAWDEN", "description": "Analog watchdog enable on injectedchannels", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "JAWDEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Analog watchdog disabled on injected channels", "value": 0}, {"name": "Enabled", "description": "Analog watchdog enabled on injected channels", "value": 1}]}}, {"name": "DISCNUM", "description": "Discontinuous mode channelcount", "bitOffset": 13, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "JDISCEN", "description": "Discontinuous mode on injectedchannels", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "JDISCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Discontinuous mode on injected channels disabled", "value": 0}, {"name": "Enabled", "description": "Discontinuous mode on injected channels enabled", "value": 1}]}}, {"name": "DISCEN", "description": "Discontinuous mode on regularchannels", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "DISCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Discontinuous mode on regular channels disabled", "value": 0}, {"name": "Enabled", "description": "Discontinuous mode on regular channels enabled", "value": 1}]}}, {"name": "JAUTO", "description": "Automatic injected groupconversion", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "JAUTO", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Automatic injected group conversion disabled", "value": 0}, {"name": "Enabled", "description": "Automatic injected group conversion enabled", "value": 1}]}}, {"name": "AWDSGL", "description": "Enable the watchdog on a single channelin scan mode", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "AWDSGL", "usage": "read-write", "enumeratedValue": [{"name": "AllChannels", "description": "Analog watchdog enabled on all channels", "value": 0}, {"name": "SingleChannel", "description": "Analog watchdog enabled on a single channel", "value": 1}]}}, {"name": "SCAN", "description": "Scan mode", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "SCAN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Scan mode disabled", "value": 0}, {"name": "Enabled", "description": "Scan mode enabled", "value": 1}]}}, {"name": "JEOCIE", "description": "Interrupt enable for injectedchannels", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "JEOCIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "JEOC interrupt disabled", "value": 0}, {"name": "Enabled", "description": "JEOC interrupt enabled", "value": 1}]}}, {"name": "AWDIE", "description": "Analog watchdog interruptenable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "AWDIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Analogue watchdog interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Analogue watchdog interrupt enabled", "value": 1}]}}, {"name": "EOCIE", "description": "Interrupt enable for EOC", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "EOCIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "EOC interrupt disabled", "value": 0}, {"name": "Enabled", "description": "EOC interrupt enabled", "value": 1}]}}, {"name": "AWDCH", "description": "Analog watchdog channel selectbits", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SWSTART", "description": "Start conversion of regularchannels", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"name": "SWSTARTW", "usage": "write", "enumeratedValue": {"name": "Start", "description": "Starts conversion of regular channels", "value": 1}}}, {"name": "EXTEN", "description": "External trigger enable for regularchannels", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"name": "EXTEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger detection disabled", "value": 0}, {"name": "RisingEdge", "description": "Trigger detection on the rising edge", "value": 1}, {"name": "FallingEdge", "description": "Trigger detection on the falling edge", "value": 2}, {"name": "BothEdges", "description": "Trigger detection on both the rising and falling edges", "value": 3}]}}, {"name": "EXTSEL", "description": "External event select for regulargroup", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"name": "EXTSEL", "usage": "read-write", "enumeratedValue": [{"name": "TIM1CC1", "description": "Timer 1 CC1 event", "value": 0}, {"name": "TIM1CC2", "description": "Timer 1 CC2 event", "value": 1}, {"name": "TIM1CC3", "description": "Timer 1 CC3 event", "value": 2}, {"name": "TIM2CC2", "description": "Timer 2 CC2 event", "value": 3}, {"name": "TIM2CC3", "description": "Timer 2 CC3 event", "value": 4}, {"name": "TIM2CC4", "description": "Timer 2 CC4 event", "value": 5}, {"name": "TIM2TRGO", "description": "Timer 2 TRGO event", "value": 6}]}}, {"name": "JSWSTART", "description": "Start conversion of injectedchannels", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "JSWSTARTW", "usage": "write", "enumeratedValue": {"name": "Start", "description": "Starts conversion of injected channels", "value": 1}}}, {"name": "JEXTEN", "description": "External trigger enable for injectedchannels", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"name": "JEXTEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger detection disabled", "value": 0}, {"name": "RisingEdge", "description": "Trigger detection on the rising edge", "value": 1}, {"name": "FallingEdge", "description": "Trigger detection on the falling edge", "value": 2}, {"name": "BothEdges", "description": "Trigger detection on both the rising and falling edges", "value": 3}]}}, {"name": "JEXTSEL", "description": "External event select for injectedgroup", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"name": "JEXTSEL", "usage": "read-write", "enumeratedValue": [{"name": "TIM1TRGO", "description": "Timer 1 TRGO event", "value": 0}, {"name": "TIM1CC4", "description": "Timer 1 CC4 event", "value": 1}, {"name": "TIM2TRGO", "description": "Timer 2 TRGO event", "value": 2}, {"name": "TIM2CC1", "description": "Timer 2 CC1 event", "value": 3}, {"name": "TIM3CC4", "description": "Timer 3 CC4 event", "value": 4}, {"name": "TIM4TRGO", "description": "Timer 4 TRGO event", "value": 5}, {"name": "TIM8CC4", "description": "Timer 8 CC4 event", "value": 7}, {"name": "TIM1TRGO2", "description": "Timer 1 TRGO(2) event", "value": 8}, {"name": "TIM8TRGO", "description": "Timer 8 TRGO event", "value": 9}, {"name": "TIM8TRGO2", "description": "Timer 8 TRGO(2) event", "value": 10}, {"name": "TIM3CC3", "description": "Timer 3 CC3 event", "value": 11}, {"name": "TIM5TRGO", "description": "Timer 5 TRGO event", "value": 12}, {"name": "TIM3CC1", "description": "Timer 3 CC1 event", "value": 13}, {"name": "TIM6TRGO", "description": "Timer 6 TRGO event", "value": 14}]}}, {"name": "ALIGN", "description": "Data alignment", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "ALIGN", "usage": "read-write", "enumeratedValue": [{"name": "Right", "description": "Right alignment", "value": 0}, {"name": "Left", "description": "Left alignment", "value": 1}]}}, {"name": "EOCS", "description": "End of conversionselection", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "EOCS", "usage": "read-write", "enumeratedValue": [{"name": "EachSequence", "description": "The EOC bit is set at the end of each sequence of regular conversions", "value": 0}, {"name": "EachConversion", "description": "The EOC bit is set at the end of each regular conversion", "value": 1}]}}, {"name": "DDS", "description": "DMA disable selection (for single ADCmode)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "DDS", "usage": "read-write", "enumeratedValue": [{"name": "Single", "description": "No new DMA request is issued after the last transfer", "value": 0}, {"name": "Continuous", "description": "DMA requests are issued as long as data are converted and DMA=1", "value": 1}]}}, {"name": "DMA", "description": "Direct memory access mode (for singleADC mode)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "DMA", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "DMA mode disabled", "value": 0}, {"name": "Enabled", "description": "DMA mode enabled", "value": 1}]}}, {"name": "CONT", "description": "Continuous conversion", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "CONT", "usage": "read-write", "enumeratedValue": [{"name": "Single", "description": "Single conversion mode", "value": 0}, {"name": "Continuous", "description": "Continuous conversion mode", "value": 1}]}}, {"name": "ADON", "description": "A/D Converter ON / OFF", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "ADON", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Disable ADC conversion and go to power down mode", "value": 0}, {"name": "Enabled", "description": "Enable ADC", "value": 1}]}}]}}, {"name": "SMPR1", "displayName": "SMPR1", "description": "sample time register 1", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SMPx_x", "description": "Sample time bits", "bitOffset": 0, "bitWidth": 32, "enumeratedValues": {"name": "SMPx_x", "usage": "read-write", "enumeratedValue": [{"name": "Cycles3", "description": "3 cycles", "value": 0}, {"name": "Cycles15", "description": "15 cycles", "value": 1}, {"name": "Cycles28", "description": "28 cycles", "value": 2}, {"name": "Cycles56", "description": "56 cycles", "value": 3}, {"name": "Cycles84", "description": "84 cycles", "value": 4}, {"name": "Cycles112", "description": "112 cycles", "value": 5}, {"name": "Cycles144", "description": "144 cycles", "value": 6}, {"name": "Cycles480", "description": "480 cycles", "value": 7}]}}}}, {"name": "SMPR2", "displayName": "SMPR2", "description": "sample time register 2", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SMPx_x", "description": "Sample time bits", "bitOffset": 0, "bitWidth": 32, "enumeratedValues": {"name": "SMPx_x", "usage": "read-write", "enumeratedValue": [{"name": "Cycles3", "description": "3 cycles", "value": 0}, {"name": "Cycles15", "description": "15 cycles", "value": 1}, {"name": "Cycles28", "description": "28 cycles", "value": 2}, {"name": "Cycles56", "description": "56 cycles", "value": 3}, {"name": "Cycles84", "description": "84 cycles", "value": 4}, {"name": "Cycles112", "description": "112 cycles", "value": 5}, {"name": "Cycles144", "description": "144 cycles", "value": 6}, {"name": "Cycles480", "description": "480 cycles", "value": 7}]}}}}, {"name": "JOFR%s", "displayName": "JOFR1", "description": "injected channel data offset registerx", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "JOFFSET", "description": "Data offset for injected channelx", "bitOffset": 0, "bitWidth": 12, "writeConstraint": {"range": {"minimum": 0, "maximum": 4095}}}}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 4}, {"name": "HTR", "displayName": "HTR", "description": "watchdog higher thresholdregister", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 4095, "fields": {"field": {"name": "HT", "description": "Analog watchdog higherthreshold", "bitOffset": 0, "bitWidth": 12, "writeConstraint": {"range": {"minimum": 0, "maximum": 4095}}}}}, {"name": "LTR", "displayName": "LTR", "description": "watchdog lower thresholdregister", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "LT", "description": "Analog watchdog lowerthreshold", "bitOffset": 0, "bitWidth": 12, "writeConstraint": {"range": {"minimum": 0, "maximum": 4095}}}}}, {"name": "SQR1", "displayName": "SQR1", "description": "regular sequence register 1", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "L", "description": "Regular channel sequencelength", "bitOffset": 20, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "SQ16", "description": "16th conversion in regularsequence", "bitOffset": 15, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ15", "description": "15th conversion in regularsequence", "bitOffset": 10, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ14", "description": "14th conversion in regularsequence", "bitOffset": 5, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ13", "description": "13th conversion in regularsequence", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}]}}, {"name": "SQR2", "displayName": "SQR2", "description": "regular sequence register 2", "addressOffset": 48, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SQ12", "description": "12th conversion in regularsequence", "bitOffset": 25, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ11", "description": "11th conversion in regularsequence", "bitOffset": 20, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ10", "description": "10th conversion in regularsequence", "bitOffset": 15, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ9", "description": "9th conversion in regularsequence", "bitOffset": 10, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ8", "description": "8th conversion in regularsequence", "bitOffset": 5, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ7", "description": "7th conversion in regularsequence", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}]}}, {"name": "SQR3", "displayName": "SQR3", "description": "regular sequence register 3", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SQ6", "description": "6th conversion in regularsequence", "bitOffset": 25, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ5", "description": "5th conversion in regularsequence", "bitOffset": 20, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ4", "description": "4th conversion in regularsequence", "bitOffset": 15, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ3", "description": "3rd conversion in regularsequence", "bitOffset": 10, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ2", "description": "2nd conversion in regularsequence", "bitOffset": 5, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "SQ1", "description": "1st conversion in regularsequence", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}]}}, {"name": "JSQR", "displayName": "JSQR", "description": "injected sequence register", "addressOffset": 56, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "JL", "description": "Injected sequence length", "bitOffset": 20, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "JSQ4", "description": "4th conversion in injectedsequence", "bitOffset": 15, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "JSQ3", "description": "3rd conversion in injectedsequence", "bitOffset": 10, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "JSQ2", "description": "2nd conversion in injectedsequence", "bitOffset": 5, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "JSQ1", "description": "1st conversion in injectedsequence", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}]}}, {"name": "JDR%s", "displayName": "JDR1", "description": "injected data register x", "addressOffset": 60, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "JDATA", "description": "Injected data", "bitOffset": 0, "bitWidth": 16}}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 4}, {"name": "DR", "displayName": "DR", "description": "regular data register", "addressOffset": 76, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "DATA", "description": "Regular data", "bitOffset": 0, "bitWidth": 16}}}]}}, {"name": "CRC", "description": "Cryptographic processor", "groupName": "CRC", "baseAddress": 1073885184, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "DR", "displayName": "DR", "description": "Data register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 4294967295, "fields": {"field": {"name": "DR", "description": "Data Register", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "IDR", "displayName": "IDR", "description": "Independent Data register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "IDR", "description": "Independent Data register", "bitOffset": 0, "bitWidth": 8, "writeConstraint": {"range": {"minimum": 0, "maximum": 255}}}}}, {"name": "CR", "displayName": "CR", "description": "Control register", "addressOffset": 8, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": {"name": "RESET", "description": "Control regidter", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "RESETW", "usage": "write", "enumeratedValue": {"name": "Reset", "description": "Resets the CRC calculation unit and sets the data register to 0xFFFF FFFF", "value": 1}}}}}]}}, {"name": "DBGMCU", "description": "Debug support", "groupName": "DBG", "baseAddress": 3758366720, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "IDCODE", "displayName": "IDCODE", "description": "IDCODE", "addressOffset": 0, "size": 32, "access": "read-only", "resetValue": 268461073, "fields": {"field": [{"name": "DEV_ID", "description": "DEV_ID", "bitOffset": 0, "bitWidth": 12}, {"name": "REV_ID", "description": "REV_ID", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "CR", "displayName": "CR", "description": "Control Register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBG_SLEEP", "description": "DBG_SLEEP", "bitOffset": 0, "bitWidth": 1}, {"name": "DBG_STOP", "description": "DBG_STOP", "bitOffset": 1, "bitWidth": 1}, {"name": "DBG_STANDBY", "description": "DBG_STANDBY", "bitOffset": 2, "bitWidth": 1}, {"name": "TRACE_IOEN", "description": "TRACE_IOEN", "bitOffset": 5, "bitWidth": 1}, {"name": "TRACE_MODE", "description": "TRACE_MODE", "bitOffset": 6, "bitWidth": 2}]}}, {"name": "APB1_FZ", "displayName": "APB1_FZ", "description": "Debug MCU APB1 Freeze registe", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBG_TIM2_STOP", "description": "DBG_TIM2_STOP", "bitOffset": 0, "bitWidth": 1}, {"name": "DBG_TIM3_STOP", "description": "DBG_TIM3 _STOP", "bitOffset": 1, "bitWidth": 1}, {"name": "DBG_TIM4_STOP", "description": "DBG_TIM4_STOP", "bitOffset": 2, "bitWidth": 1}, {"name": "DBG_TIM5_STOP", "description": "DBG_TIM5_STOP", "bitOffset": 3, "bitWidth": 1}, {"name": "DBG_RTC_Stop", "description": "RTC stopped when Core ishalted", "bitOffset": 10, "bitWidth": 1}, {"name": "DBG_WWDG_STOP", "description": "DBG_WWDG_STOP", "bitOffset": 11, "bitWidth": 1}, {"name": "DBG_IWDG_STOP", "description": "DBG_IWDEG_STOP", "bitOffset": 12, "bitWidth": 1}, {"name": "DBG_I2C1_SMBUS_TIMEOUT", "description": "DBG_J2C1_SMBUS_TIMEOUT", "bitOffset": 21, "bitWidth": 1}, {"name": "DBG_I2C2_SMBUS_TIMEOUT", "description": "DBG_J2C2_SMBUS_TIMEOUT", "bitOffset": 22, "bitWidth": 1}, {"name": "DBG_I2C3SMBUS_TIMEOUT", "description": "DBG_J2C3SMBUS_TIMEOUT", "bitOffset": 23, "bitWidth": 1}]}}, {"name": "APB2_FZ", "displayName": "APB2_FZ", "description": "Debug MCU APB2 Freeze registe", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBG_TIM1_STOP", "description": "TIM1 counter stopped when core ishalted", "bitOffset": 0, "bitWidth": 1}, {"name": "DBG_TIM9_STOP", "description": "TIM9 counter stopped when core ishalted", "bitOffset": 16, "bitWidth": 1}, {"name": "DBG_TIM10_STOP", "description": "TIM10 counter stopped when core ishalted", "bitOffset": 17, "bitWidth": 1}, {"name": "DBG_TIM11_STOP", "description": "TIM11 counter stopped when core ishalted", "bitOffset": 18, "bitWidth": 1}]}}]}}, {"name": "EXTI", "description": "External interrupt/eventcontroller", "groupName": "EXTI", "baseAddress": 1073822720, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": [{"name": "TAMP_STAMP", "description": "Tamper and TimeStamp interrupts through theEXTI line", "value": 2}, {"name": "EXTI0", "description": "EXTI Line0 interrupt", "value": 6}, {"name": "EXTI1", "description": "EXTI Line1 interrupt", "value": 7}, {"name": "EXTI2", "description": "EXTI Line2 interrupt", "value": 8}, {"name": "EXTI3", "description": "EXTI Line3 interrupt", "value": 9}, {"name": "EXTI4", "description": "EXTI Line4 interrupt", "value": 10}, {"name": "EXTI9_5", "description": "EXTI Line[9:5] interrupts", "value": 23}, {"name": "EXTI15_10", "description": "EXTI Line[15:10] interrupts", "value": 40}], "registers": {"register": [{"name": "IMR", "displayName": "IMR", "description": "Interrupt mask register(EXTI_IMR)", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MR0", "description": "Interrupt Mask on line 0", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "MR0", "usage": "read-write", "enumeratedValue": [{"name": "Masked", "description": "Interrupt request line is masked", "value": 0}, {"name": "Unmasked", "description": "Interrupt request line is unmasked", "value": 1}]}}, {"name": "MR1", "description": "Interrupt Mask on line 1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR2", "description": "Interrupt Mask on line 2", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR3", "description": "Interrupt Mask on line 3", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR4", "description": "Interrupt Mask on line 4", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR5", "description": "Interrupt Mask on line 5", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR6", "description": "Interrupt Mask on line 6", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR7", "description": "Interrupt Mask on line 7", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR8", "description": "Interrupt Mask on line 8", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR9", "description": "Interrupt Mask on line 9", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR10", "description": "Interrupt Mask on line 10", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR11", "description": "Interrupt Mask on line 11", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR12", "description": "Interrupt Mask on line 12", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR13", "description": "Interrupt Mask on line 13", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR14", "description": "Interrupt Mask on line 14", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR15", "description": "Interrupt Mask on line 15", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR16", "description": "Interrupt Mask on line 16", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR17", "description": "Interrupt Mask on line 17", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR18", "description": "Interrupt Mask on line 18", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR19", "description": "Interrupt Mask on line 19", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR20", "description": "Interrupt Mask on line 20", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR21", "description": "Interrupt Mask on line 21", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR22", "description": "Interrupt Mask on line 22", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}]}}, {"name": "EMR", "displayName": "EMR", "description": "Event mask register (EXTI_EMR)", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MR0", "description": "Event Mask on line 0", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "MR0", "usage": "read-write", "enumeratedValue": [{"name": "Masked", "description": "Interrupt request line is masked", "value": 0}, {"name": "Unmasked", "description": "Interrupt request line is unmasked", "value": 1}]}}, {"name": "MR1", "description": "Event Mask on line 1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR2", "description": "Event Mask on line 2", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR3", "description": "Event Mask on line 3", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR4", "description": "Event Mask on line 4", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR5", "description": "Event Mask on line 5", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR6", "description": "Event Mask on line 6", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR7", "description": "Event Mask on line 7", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR8", "description": "Event Mask on line 8", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR9", "description": "Event Mask on line 9", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR10", "description": "Event Mask on line 10", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR11", "description": "Event Mask on line 11", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR12", "description": "Event Mask on line 12", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR13", "description": "Event Mask on line 13", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR14", "description": "Event Mask on line 14", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR15", "description": "Event Mask on line 15", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR16", "description": "Event Mask on line 16", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR17", "description": "Event Mask on line 17", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR18", "description": "Event Mask on line 18", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR19", "description": "Event Mask on line 19", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR20", "description": "Event Mask on line 20", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR21", "description": "Event Mask on line 21", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}, {"name": "MR22", "description": "Event Mask on line 22", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MR0"}}]}}, {"name": "RTSR", "displayName": "RTSR", "description": "Rising Trigger selection register(EXTI_RTSR)", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TR0", "description": "Rising trigger event configuration ofline 0", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TR0", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Rising edge trigger is disabled", "value": 0}, {"name": "Enabled", "description": "Rising edge trigger is enabled", "value": 1}]}}, {"name": "TR1", "description": "Rising trigger event configuration ofline 1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR2", "description": "Rising trigger event configuration ofline 2", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR3", "description": "Rising trigger event configuration ofline 3", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR4", "description": "Rising trigger event configuration ofline 4", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR5", "description": "Rising trigger event configuration ofline 5", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR6", "description": "Rising trigger event configuration ofline 6", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR7", "description": "Rising trigger event configuration ofline 7", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR8", "description": "Rising trigger event configuration ofline 8", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR9", "description": "Rising trigger event configuration ofline 9", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR10", "description": "Rising trigger event configuration ofline 10", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR11", "description": "Rising trigger event configuration ofline 11", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR12", "description": "Rising trigger event configuration ofline 12", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR13", "description": "Rising trigger event configuration ofline 13", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR14", "description": "Rising trigger event configuration ofline 14", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR15", "description": "Rising trigger event configuration ofline 15", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR16", "description": "Rising trigger event configuration ofline 16", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR17", "description": "Rising trigger event configuration ofline 17", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR18", "description": "Rising trigger event configuration ofline 18", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR19", "description": "Rising trigger event configuration ofline 19", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR20", "description": "Rising trigger event configuration ofline 20", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR21", "description": "Rising trigger event configuration ofline 21", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR22", "description": "Rising trigger event configuration ofline 22", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}]}}, {"name": "FTSR", "displayName": "FTSR", "description": "Falling Trigger selection register(EXTI_FTSR)", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TR0", "description": "Falling trigger event configuration ofline 0", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TR0", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Falling edge trigger is disabled", "value": 0}, {"name": "Enabled", "description": "Falling edge trigger is enabled", "value": 1}]}}, {"name": "TR1", "description": "Falling trigger event configuration ofline 1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR2", "description": "Falling trigger event configuration ofline 2", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR3", "description": "Falling trigger event configuration ofline 3", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR4", "description": "Falling trigger event configuration ofline 4", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR5", "description": "Falling trigger event configuration ofline 5", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR6", "description": "Falling trigger event configuration ofline 6", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR7", "description": "Falling trigger event configuration ofline 7", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR8", "description": "Falling trigger event configuration ofline 8", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR9", "description": "Falling trigger event configuration ofline 9", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR10", "description": "Falling trigger event configuration ofline 10", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR11", "description": "Falling trigger event configuration ofline 11", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR12", "description": "Falling trigger event configuration ofline 12", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR13", "description": "Falling trigger event configuration ofline 13", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR14", "description": "Falling trigger event configuration ofline 14", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR15", "description": "Falling trigger event configuration ofline 15", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR16", "description": "Falling trigger event configuration ofline 16", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR17", "description": "Falling trigger event configuration ofline 17", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR18", "description": "Falling trigger event configuration ofline 18", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR19", "description": "Falling trigger event configuration ofline 19", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR20", "description": "Falling trigger event configuration ofline 20", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR21", "description": "Falling trigger event configuration ofline 21", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}, {"name": "TR22", "description": "Falling trigger event configuration ofline 22", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TR0"}}]}}, {"name": "SWIER", "displayName": "SWIER", "description": "Software interrupt event register(EXTI_SWIER)", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SWIER0", "description": "Software Interrupt on line0", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "SWIER0W", "usage": "write", "enumeratedValue": {"name": "Pend", "description": "Generates an interrupt request", "value": 1}}}, {"name": "SWIER1", "description": "Software Interrupt on line1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER2", "description": "Software Interrupt on line2", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER3", "description": "Software Interrupt on line3", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER4", "description": "Software Interrupt on line4", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER5", "description": "Software Interrupt on line5", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER6", "description": "Software Interrupt on line6", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER7", "description": "Software Interrupt on line7", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER8", "description": "Software Interrupt on line8", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER9", "description": "Software Interrupt on line9", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER10", "description": "Software Interrupt on line10", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER11", "description": "Software Interrupt on line11", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER12", "description": "Software Interrupt on line12", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER13", "description": "Software Interrupt on line13", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER14", "description": "Software Interrupt on line14", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER15", "description": "Software Interrupt on line15", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER16", "description": "Software Interrupt on line16", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER17", "description": "Software Interrupt on line17", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER18", "description": "Software Interrupt on line18", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER19", "description": "Software Interrupt on line19", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER20", "description": "Software Interrupt on line20", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER21", "description": "Software Interrupt on line21", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}, {"name": "SWIER22", "description": "Software Interrupt on line22", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "SWIER0W"}}]}}, {"name": "PR", "displayName": "PR", "description": "Pending register (EXTI_PR)", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PR0", "description": "Pending bit 0", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": [{"name": "PR0R", "usage": "read", "enumeratedValue": [{"name": "NotPending", "description": "No trigger request occurred", "value": 0}, {"name": "Pending", "description": "Selected trigger request occurred", "value": 1}]}, {"name": "PR0W", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clears pending bit", "value": 1}}]}, {"name": "PR1", "description": "Pending bit 1", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR2", "description": "Pending bit 2", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR3", "description": "Pending bit 3", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR4", "description": "Pending bit 4", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR5", "description": "Pending bit 5", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR6", "description": "Pending bit 6", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR7", "description": "Pending bit 7", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR8", "description": "Pending bit 8", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR9", "description": "Pending bit 9", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR10", "description": "Pending bit 10", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR11", "description": "Pending bit 11", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR12", "description": "Pending bit 12", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR13", "description": "Pending bit 13", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR14", "description": "Pending bit 14", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR15", "description": "Pending bit 15", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR16", "description": "Pending bit 16", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR17", "description": "Pending bit 17", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR18", "description": "Pending bit 18", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR19", "description": "Pending bit 19", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR20", "description": "Pending bit 20", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR21", "description": "Pending bit 21", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}, {"name": "PR22", "description": "Pending bit 22", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "PR0R"}, {"@derivedFrom": "PR0W"}]}]}}]}}, {"name": "FLASH", "description": "FLASH", "groupName": "FLASH", "baseAddress": 1073888256, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "FLASH", "description": "FLASH global interrupt", "value": 4}, "registers": {"register": [{"name": "ACR", "displayName": "ACR", "description": "Flash access control register", "addressOffset": 0, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "LATENCY", "description": "Latency", "bitOffset": 0, "bitWidth": 3, "access": "read-write"}, {"name": "PRFTEN", "description": "Prefetch enable", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "ICEN", "description": "Instruction cache enable", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "DCEN", "description": "Data cache enable", "bitOffset": 10, "bitWidth": 1, "access": "read-write"}, {"name": "ICRST", "description": "Instruction cache reset", "bitOffset": 11, "bitWidth": 1, "access": "write-only"}, {"name": "DCRST", "description": "Data cache reset", "bitOffset": 12, "bitWidth": 1, "access": "read-write"}]}}, {"name": "KEYR", "displayName": "KEYR", "description": "Flash key register", "addressOffset": 4, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": {"name": "KEY", "description": "FPEC key", "bitOffset": 0, "bitWidth": 32}}}, {"name": "OPTKEYR", "displayName": "OPTKEYR", "description": "Flash option key register", "addressOffset": 8, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": {"name": "OPTKEY", "description": "Option byte key", "bitOffset": 0, "bitWidth": 32}}}, {"name": "SR", "displayName": "SR", "description": "Status register", "addressOffset": 12, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EOP", "description": "End of operation", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}, {"name": "OPERR", "description": "Operation error", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "WRPERR", "description": "Write protection error", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "PGAERR", "description": "Programming alignmenterror", "bitOffset": 5, "bitWidth": 1, "access": "read-write"}, {"name": "PGPERR", "description": "Programming parallelismerror", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "PGSERR", "description": "Programming sequence error", "bitOffset": 7, "bitWidth": 1, "access": "read-write"}, {"name": "BSY", "description": "Busy", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}]}}, {"name": "CR", "displayName": "CR", "description": "Control register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 2147483648, "fields": {"field": [{"name": "PG", "description": "Programming", "bitOffset": 0, "bitWidth": 1}, {"name": "SER", "description": "Sector Erase", "bitOffset": 1, "bitWidth": 1}, {"name": "MER", "description": "Mass Erase", "bitOffset": 2, "bitWidth": 1}, {"name": "SNB", "description": "Sector number", "bitOffset": 3, "bitWidth": 4}, {"name": "PSIZE", "description": "Program size", "bitOffset": 8, "bitWidth": 2}, {"name": "STRT", "description": "Start", "bitOffset": 16, "bitWidth": 1}, {"name": "EOPIE", "description": "End of operation interruptenable", "bitOffset": 24, "bitWidth": 1}, {"name": "ERRIE", "description": "Error interrupt enable", "bitOffset": 25, "bitWidth": 1}, {"name": "LOCK", "description": "Lock", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "OPTCR", "displayName": "OPTCR", "description": "Flash option control register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 20, "fields": {"field": [{"name": "OPTLOCK", "description": "Option lock", "bitOffset": 0, "bitWidth": 1}, {"name": "OPTSTRT", "description": "Option start", "bitOffset": 1, "bitWidth": 1}, {"name": "BOR_LEV", "description": "BOR reset Level", "bitOffset": 2, "bitWidth": 2}, {"name": "WDG_SW", "description": "WDG_SW User option bytes", "bitOffset": 5, "bitWidth": 1}, {"name": "nRST_STOP", "description": "nRST_STOP User optionbytes", "bitOffset": 6, "bitWidth": 1}, {"name": "nRST_STDBY", "description": "nRST_STDBY User optionbytes", "bitOffset": 7, "bitWidth": 1}, {"name": "RDP", "description": "Read protect", "bitOffset": 8, "bitWidth": 8}, {"name": "nWRP", "description": "Not write protect", "bitOffset": 16, "bitWidth": 12}]}}]}}, {"name": "IWDG", "description": "Independent watchdog", "groupName": "IWDG", "baseAddress": 1073754112, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "KR", "displayName": "KR", "description": "Key register", "addressOffset": 0, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": {"name": "KEY", "description": "Key value", "bitOffset": 0, "bitWidth": 16, "enumeratedValues": {"name": "KEY", "usage": "read-write", "enumeratedValue": [{"name": "Enable", "description": "Enable access to PR, RLR and WINR registers (0x5555)", "value": 21845}, {"name": "Reset", "description": "Reset the watchdog value (0xAAAA)", "value": 43690}, {"name": "Start", "description": "Start the watchdog (0xCCCC)", "value": 52428}]}}}}, {"name": "PR", "displayName": "PR", "description": "Prescaler register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PR", "description": "Prescaler divider", "bitOffset": 0, "bitWidth": 3, "enumeratedValues": {"name": "PR", "usage": "read-write", "enumeratedValue": [{"name": "DivideBy4", "description": "Divider /4", "value": 0}, {"name": "DivideBy8", "description": "Divider /8", "value": 1}, {"name": "DivideBy16", "description": "Divider /16", "value": 2}, {"name": "DivideBy32", "description": "Divider /32", "value": 3}, {"name": "DivideBy64", "description": "Divider /64", "value": 4}, {"name": "DivideBy128", "description": "Divider /128", "value": 5}, {"name": "DivideBy256", "description": "Divider /256", "value": 6}, {"name": "DivideBy256bis", "description": "Divider /256", "value": 7}]}}}}, {"name": "RLR", "displayName": "RLR", "description": "Reload register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 4095, "fields": {"field": {"name": "RL", "description": "Watchdog counter reloadvalue", "bitOffset": 0, "bitWidth": 12, "writeConstraint": {"range": {"minimum": 0, "maximum": 4095}}}}}, {"name": "SR", "displayName": "SR", "description": "Status register", "addressOffset": 12, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "RVU", "description": "Watchdog counter reload valueupdate", "bitOffset": 1, "bitWidth": 1}, {"name": "PVU", "description": "Watchdog prescaler valueupdate", "bitOffset": 0, "bitWidth": 1}]}}]}}, {"name": "PWR", "description": "Power control", "groupName": "PWR", "baseAddress": 1073770496, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "PVD", "description": "PVD through EXTI line detectioninterrupt", "value": 1}, "registers": {"register": [{"name": "CR", "displayName": "CR", "description": "power control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "VOS", "description": "Regulator voltage scaling outputselection", "bitOffset": 14, "bitWidth": 2}, {"name": "ADCDC1", "description": "ADCDC1", "bitOffset": 13, "bitWidth": 1}, {"name": "FPDS", "description": "Flash power down in Stopmode", "bitOffset": 9, "bitWidth": 1}, {"name": "DBP", "description": "Disable backup domain writeprotection", "bitOffset": 8, "bitWidth": 1}, {"name": "PLS", "description": "PVD level selection", "bitOffset": 5, "bitWidth": 3}, {"name": "PVDE", "description": "Power voltage detectorenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CSBF", "description": "Clear standby flag", "bitOffset": 3, "bitWidth": 1}, {"name": "CWUF", "description": "Clear wakeup flag", "bitOffset": 2, "bitWidth": 1}, {"name": "PDDS", "description": "Power down deepsleep", "bitOffset": 1, "bitWidth": 1}, {"name": "LPDS", "description": "Low-power deep sleep", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CSR", "displayName": "CSR", "description": "power control/status register", "addressOffset": 4, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "WUF", "description": "Wakeup flag", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}, {"name": "SBF", "description": "Standby flag", "bitOffset": 1, "bitWidth": 1, "access": "read-only"}, {"name": "PVDO", "description": "PVD output", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "BRR", "description": "Backup regulator ready", "bitOffset": 3, "bitWidth": 1, "access": "read-only"}, {"name": "EWUP", "description": "Enable WKUP pin", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "BRE", "description": "Backup regulator enable", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "VOSRDY", "description": "Regulator voltage scaling outputselection ready bit", "bitOffset": 14, "bitWidth": 1, "access": "read-write"}]}}]}}, {"name": "RCC", "description": "Reset and clock control", "groupName": "RCC", "baseAddress": 1073887232, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "RCC", "description": "RCC global interrupt", "value": 5}, "registers": {"register": [{"name": "CR", "displayName": "CR", "description": "clock control register", "addressOffset": 0, "size": 32, "resetValue": 131, "fields": {"field": [{"name": "PLLI2SRDY", "description": "PLLI2S clock ready flag", "bitOffset": 27, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "PLLI2SRDYR", "usage": "read", "enumeratedValue": [{"name": "NotReady", "description": "Clock not ready", "value": 0}, {"name": "Ready", "description": "Clock ready", "value": 1}]}}, {"name": "PLLI2SON", "description": "PLLI2S enable", "bitOffset": 26, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "PLLI2SON", "usage": "read-write", "enumeratedValue": [{"name": "Off", "description": "Clock Off", "value": 0}, {"name": "On", "description": "Clock On", "value": 1}]}}, {"name": "PLLRDY", "description": "Main PLL (PLL) clock readyflag", "bitOffset": 25, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYR"}}, {"name": "PLLON", "description": "Main PLL (PLL) enable", "bitOffset": 24, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SON"}}, {"name": "CSSON", "description": "Clock security systemenable", "bitOffset": 19, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "CSSON", "usage": "read-write", "enumeratedValue": [{"name": "Off", "description": "Clock security system disabled (clock detector OFF)", "value": 0}, {"name": "On", "description": "Clock security system enable (clock detector ON if the HSE is ready, OFF if not)", "value": 1}]}}, {"name": "HSEBYP", "description": "HSE clock bypass", "bitOffset": 18, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "HSEBYP", "usage": "read-write", "enumeratedValue": [{"name": "NotBypassed", "description": "HSE crystal oscillator not bypassed", "value": 0}, {"name": "Bypassed", "description": "HSE crystal oscillator bypassed with external clock", "value": 1}]}}, {"name": "HSERDY", "description": "HSE clock ready flag", "bitOffset": 17, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYR"}}, {"name": "HSEON", "description": "HSE clock enable", "bitOffset": 16, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SON"}}, {"name": "HSICAL", "description": "Internal high-speed clockcalibration", "bitOffset": 8, "bitWidth": 8, "access": "read-only", "writeConstraint": {"range": {"minimum": 0, "maximum": 255}}}, {"name": "HSITRIM", "description": "Internal high-speed clocktrimming", "bitOffset": 3, "bitWidth": 5, "access": "read-write", "writeConstraint": {"range": {"minimum": 0, "maximum": 31}}}, {"name": "HSIRDY", "description": "Internal high-speed clock readyflag", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYR"}}, {"name": "HSION", "description": "Internal high-speed clockenable", "bitOffset": 0, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SON"}}]}}, {"name": "PLLCFGR", "displayName": "PLLCFGR", "description": "PLL configuration register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 603992080, "fields": {"field": [{"name": "PLLSRC", "description": "Main PLL(PLL) and audio PLL (PLLI2S)entry clock source", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "PLLSRC", "usage": "read-write", "enumeratedValue": [{"name": "HSI", "description": "HSI clock selected as PLL and PLLI2S clock entry", "value": 0}, {"name": "HSE", "description": "HSE oscillator clock selected as PLL and PLLI2S clock entry", "value": 1}]}}, {"name": "PLLR", "description": "Main PLL division factor for I2S, DFSDM clocks", "bitOffset": 28, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 2, "maximum": 7}}}, {"name": "PLLM", "description": "Division factor for the main PLL (PLL)and audio PLL (PLLI2S) input clock", "bitOffset": 0, "bitWidth": 6, "writeConstraint": {"range": {"minimum": 2, "maximum": 63}}}, {"name": "PLLN", "description": "Main PLL (PLL) multiplication factor forVCO", "bitOffset": 6, "bitWidth": 9, "writeConstraint": {"range": {"minimum": 50, "maximum": 432}}}, {"name": "PLLP", "description": "Main PLL (PLL) division factor for mainsystem clock", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"name": "PLLP", "usage": "read-write", "enumeratedValue": [{"name": "Div2", "description": "PLLP=2", "value": 0}, {"name": "Div4", "description": "PLLP=4", "value": 1}, {"name": "Div6", "description": "PLLP=6", "value": 2}, {"name": "Div8", "description": "PLLP=8", "value": 3}]}}, {"name": "PLLQ", "description": "Main PLL (PLL) division factor for USBOTG FS, SDIO and random number generatorclocks", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 2, "maximum": 15}}}]}}, {"name": "CFGR", "displayName": "CFGR", "description": "clock configuration register", "addressOffset": 8, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "MCO2", "description": "Microcontroller clock output2", "bitOffset": 30, "bitWidth": 2, "access": "read-write", "enumeratedValues": {"name": "MCO2", "usage": "read-write", "enumeratedValue": [{"name": "SYSCLK", "description": "System clock (SYSCLK) selected", "value": 0}, {"name": "PLLI2S", "description": "PLLI2S clock selected", "value": 1}, {"name": "HSE", "description": "HSE oscillator clock selected", "value": 2}, {"name": "PLL", "description": "PLL clock selected", "value": 3}]}}, {"name": "MCO2PRE", "description": "MCO2 prescaler", "bitOffset": 27, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"name": "MCO2PRE", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "No division", "value": 0}, {"name": "Div2", "description": "Division by 2", "value": 4}, {"name": "Div3", "description": "Division by 3", "value": 5}, {"name": "Div4", "description": "Division by 4", "value": 6}, {"name": "Div5", "description": "Division by 5", "value": 7}]}}, {"name": "MCO1PRE", "description": "MCO1 prescaler", "bitOffset": 24, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"@derivedFrom": "MCO2PRE"}}, {"name": "I2SSRC", "description": "I2S clock selection", "bitOffset": 23, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "I2SSRC", "usage": "read-write", "enumeratedValue": [{"name": "PLLI2S", "description": "PLLI2S clock used as I2S clock source", "value": 0}, {"name": "CKIN", "description": "External clock mapped on the I2S_CKIN pin used as I2S clock source", "value": 1}]}}, {"name": "MCO1", "description": "Microcontroller clock output1", "bitOffset": 21, "bitWidth": 2, "access": "read-write", "enumeratedValues": {"name": "MCO1", "usage": "read-write", "enumeratedValue": [{"name": "HSI", "description": "HSI clock selected", "value": 0}, {"name": "LSE", "description": "LSE oscillator selected", "value": 1}, {"name": "HSE", "description": "HSE oscillator clock selected", "value": 2}, {"name": "PLL", "description": "PLL clock selected", "value": 3}]}}, {"name": "RTCPRE", "description": "HSE division factor for RTCclock", "bitOffset": 16, "bitWidth": 5, "access": "read-write", "writeConstraint": {"range": {"minimum": 0, "maximum": 31}}}, {"name": "PPRE2", "description": "APB high-speed prescaler(APB2)", "bitOffset": 13, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"name": "PPRE2", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "HCLK not divided", "value": 0}, {"name": "Div2", "description": "HCLK divided by 2", "value": 4}, {"name": "Div4", "description": "HCLK divided by 4", "value": 5}, {"name": "Div8", "description": "HCLK divided by 8", "value": 6}, {"name": "Div16", "description": "HCLK divided by 16", "value": 7}]}}, {"name": "PPRE1", "description": "APB Low speed prescaler(APB1)", "bitOffset": 10, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PPRE2"}}, {"name": "HPRE", "description": "AHB prescaler", "bitOffset": 4, "bitWidth": 4, "access": "read-write", "enumeratedValues": {"name": "HPRE", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "SYSCLK not divided", "value": 0}, {"name": "Div2", "description": "SYSCLK divided by 2", "value": 8}, {"name": "Div4", "description": "SYSCLK divided by 4", "value": 9}, {"name": "Div8", "description": "SYSCLK divided by 8", "value": 10}, {"name": "Div16", "description": "SYSCLK divided by 16", "value": 11}, {"name": "Div64", "description": "SYSCLK divided by 64", "value": 12}, {"name": "Div128", "description": "SYSCLK divided by 128", "value": 13}, {"name": "Div256", "description": "SYSCLK divided by 256", "value": 14}, {"name": "Div512", "description": "SYSCLK divided by 512", "value": 15}]}}, {"name": "SW", "description": "System clock switch", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "SW", "usage": "read-write", "enumeratedValue": [{"name": "HSI", "description": "HSI selected as system clock", "value": 0}, {"name": "HSE", "description": "HSE selected as system clock", "value": 1}, {"name": "PLL", "description": "PLL selected as system clock", "value": 2}]}}, {"name": "SWS", "description": "System clock switch status", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"name": "SWSR", "usage": "read", "enumeratedValue": [{"name": "HSI", "description": "HSE oscillator used as system clock", "value": 0}, {"name": "HSE", "description": "HSI oscillator used as system clock", "value": 1}, {"name": "PLL", "description": "PLL used as system clock", "value": 2}]}}]}}, {"name": "CIR", "displayName": "CIR", "description": "clock interrupt register", "addressOffset": 12, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "CSSC", "description": "Clock security system interruptclear", "bitOffset": 23, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"name": "CSSCW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear CSSF flag", "value": 1}}}, {"name": "PLLI2SRDYC", "description": "PLLI2S ready interruptclear", "bitOffset": 21, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"name": "PLLI2SRDYCW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear interrupt flag", "value": 1}}}, {"name": "PLLRDYC", "description": "Main PLL(PLL) ready interruptclear", "bitOffset": 20, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYCW"}}, {"name": "HSERDYC", "description": "HSE ready interrupt clear", "bitOffset": 19, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYCW"}}, {"name": "HSIRDYC", "description": "HSI ready interrupt clear", "bitOffset": 18, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYCW"}}, {"name": "LSERDYC", "description": "LSE ready interrupt clear", "bitOffset": 17, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYCW"}}, {"name": "LSIRDYC", "description": "LSI ready interrupt clear", "bitOffset": 16, "bitWidth": 1, "access": "write-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYCW"}}, {"name": "PLLI2SRDYIE", "description": "PLLI2S ready interruptenable", "bitOffset": 13, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "PLLI2SRDYIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Interrupt enabled", "value": 1}]}}, {"name": "PLLRDYIE", "description": "Main PLL (PLL) ready interruptenable", "bitOffset": 12, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYIE"}}, {"name": "HSERDYIE", "description": "HSE ready interrupt enable", "bitOffset": 11, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYIE"}}, {"name": "HSIRDYIE", "description": "HSI ready interrupt enable", "bitOffset": 10, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYIE"}}, {"name": "LSERDYIE", "description": "LSE ready interrupt enable", "bitOffset": 9, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYIE"}}, {"name": "LSIRDYIE", "description": "LSI ready interrupt enable", "bitOffset": 8, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYIE"}}, {"name": "CSSF", "description": "Clock security system interruptflag", "bitOffset": 7, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "CSSFR", "usage": "read", "enumeratedValue": [{"name": "NotInterrupted", "description": "No clock security interrupt caused by HSE clock failure", "value": 0}, {"name": "Interrupted", "description": "Clock security interrupt caused by HSE clock failure", "value": 1}]}}, {"name": "PLLI2SRDYF", "description": "PLLI2S ready interruptflag", "bitOffset": 5, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "PLLI2SRDYFR", "usage": "read", "enumeratedValue": [{"name": "NotInterrupted", "description": "No clock ready interrupt", "value": 0}, {"name": "Interrupted", "description": "Clock ready interrupt", "value": 1}]}}, {"name": "PLLRDYF", "description": "Main PLL (PLL) ready interruptflag", "bitOffset": 4, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYFR"}}, {"name": "HSERDYF", "description": "HSE ready interrupt flag", "bitOffset": 3, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYFR"}}, {"name": "HSIRDYF", "description": "HSI ready interrupt flag", "bitOffset": 2, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYFR"}}, {"name": "LSERDYF", "description": "LSE ready interrupt flag", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYFR"}}, {"name": "LSIRDYF", "description": "LSI ready interrupt flag", "bitOffset": 0, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "PLLI2SRDYFR"}}]}}, {"name": "AHB1RSTR", "displayName": "AHB1RSTR", "description": "AHB1 peripheral reset register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "GPIOARST", "description": "IO port A reset", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "GPIOARST", "usage": "read-write", "enumeratedValue": {"name": "Reset", "description": "Reset the selected module", "value": 1}}}, {"name": "GPIOBRST", "description": "IO port B reset", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "GPIOCRST", "description": "IO port C reset", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "GPIODRST", "description": "IO port D reset", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "GPIOERST", "description": "IO port E reset", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "GPIOFRST", "description": "IO port F reset", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "GPIOGRST", "description": "IO port G reset", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "GPIOHRST", "description": "IO port H reset", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "CRCRST", "description": "CRC reset", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "DMA1RST", "description": "DMA2 reset", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}, {"name": "DMA2RST", "description": "DMA2 reset", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOARST"}}]}}, {"name": "AHB2RSTR", "displayName": "AHB2RSTR", "description": "AHB2 peripheral reset register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OTGFSRST", "description": "USB OTG FS module reset", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "OTGFSRST", "usage": "read-write", "enumeratedValue": {"name": "Reset", "description": "Reset the selected module", "value": 1}}}, {"name": "RNGRST", "description": "RNGRST", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OTGFSRST"}}]}}, {"name": "APB1RSTR", "displayName": "APB1RSTR", "description": "APB1 peripheral reset register", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIM2RST", "description": "TIM2 reset", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TIM2RST", "usage": "read-write", "enumeratedValue": {"name": "Reset", "description": "Reset the selected module", "value": 1}}}, {"name": "TIM3RST", "description": "TIM3 reset", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM4RST", "description": "TIM4 reset", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM5RST", "description": "TIM5 reset", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM6RST", "description": "TIM6RST", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM7RST", "description": "TIM7RST", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM12RST", "description": "TIM12RST", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM13RST", "description": "TIM13RST", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "TIM14RST", "description": "TIM14RST", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "WWDGRST", "description": "Window watchdog reset", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "SPI2RST", "description": "SPI 2 reset", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "SPI3RST", "description": "SPI 3 reset", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "UART2RST", "description": "USART 2 reset", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "USART3RST", "description": "USART3RST", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "I2C1RST", "description": "I2C 1 reset", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "I2C2RST", "description": "I2C 2 reset", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "I2C3RST", "description": "I2C3 reset", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "I2C4RST", "description": "I2C4RST", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "CAN1RST", "description": "CAN1RST", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "CAN2RST", "description": "CAN2RST", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}, {"name": "PWRRST", "description": "Power interface reset", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2RST"}}]}}, {"name": "APB2RSTR", "displayName": "APB2RSTR", "description": "APB2 peripheral reset register", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIM1RST", "description": "TIM1 reset", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TIM1RST", "usage": "read-write", "enumeratedValue": {"name": "Reset", "description": "Reset the selected module", "value": 1}}}, {"name": "TIM8RST", "description": "TIM8RST", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "USART1RST", "description": "USART1 reset", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "USART6RST", "description": "USART6 reset", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "ADCRST", "description": "ADC interface reset (common to allADCs)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "SDIORST", "description": "SDIO reset", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "SPI1RST", "description": "SPI 1 reset", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "SYSCFGRST", "description": "System configuration controllerreset", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "TIM9RST", "description": "TIM9 reset", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "TIM10RST", "description": "TIM10 reset", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "TIM11RST", "description": "TIM11 reset", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "DFSDMRST", "description": "DFSDMRST", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "SPI4RST", "description": "SPI4 reset", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}, {"name": "SPI5RST", "description": "SPI5 reset", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1RST"}}]}}, {"name": "AHB1ENR", "displayName": "AHB1ENR", "description": "AHB1 peripheral clock register", "addressOffset": 48, "size": 32, "access": "read-write", "resetValue": 1048576, "fields": {"field": [{"name": "GPIOAEN", "description": "IO port A clock enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "GPIOAEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "The selected clock is disabled", "value": 0}, {"name": "Enabled", "description": "The selected clock is enabled", "value": 1}]}}, {"name": "GPIOBEN", "description": "IO port B clock enable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "GPIOCEN", "description": "IO port C clock enable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "GPIODEN", "description": "IO port D clock enable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "GPIOEEN", "description": "IO port E clock enable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "GPIOFEN", "description": "IO port F clock enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "GPIOGEN", "description": "IO port G clock enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "GPIOHEN", "description": "IO port H clock enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "CRCEN", "description": "CRC clock enable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "DMA1EN", "description": "DMA1 clock enable", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}, {"name": "DMA2EN", "description": "DMA2 clock enable", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOAEN"}}]}}, {"name": "AHB2ENR", "displayName": "AHB2ENR", "description": "AHB2 peripheral clock enableregister", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OTGFSEN", "description": "USB OTG FS clock enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "OTGFSEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "The selected clock is disabled", "value": 0}, {"name": "Enabled", "description": "The selected clock is enabled", "value": 1}]}}, {"name": "RNGEN", "description": "RNGEN", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OTGFSEN"}}]}}, {"name": "APB1ENR", "displayName": "APB1ENR", "description": "APB1 peripheral clock enableregister", "addressOffset": 64, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIM2EN", "description": "TIM2 clock enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TIM2EN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "The selected clock is disabled", "value": 0}, {"name": "Enabled", "description": "The selected clock is enabled", "value": 1}]}}, {"name": "TIM3EN", "description": "TIM3 clock enable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM4EN", "description": "TIM4 clock enable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM5EN", "description": "TIM5 clock enable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM6EN", "description": "TIM6EN", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM7EN", "description": "TIM7EN", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM12EN", "description": "TIM12EN", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM13EN", "description": "TIM13EN", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "TIM14EN", "description": "TIM14EN", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "WWDGEN", "description": "Window watchdog clockenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "SPI2EN", "description": "SPI2 clock enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "SPI3EN", "description": "SPI3 clock enable", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "USART2EN", "description": "USART 2 clock enable", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "USART3EN", "description": "USART3EN", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "I2C1EN", "description": "I2C1 clock enable", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "I2C2EN", "description": "I2C2 clock enable", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "I2C3EN", "description": "I2C3 clock enable", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "I2C4EN", "description": "I2C4EN", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "CAN1EN", "description": "CAN1EN", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "CAN2EN", "description": "CAN2EN", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}, {"name": "PWREN", "description": "Power interface clockenable", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2EN"}}]}}, {"name": "APB2ENR", "displayName": "APB2ENR", "description": "APB2 peripheral clock enableregister", "addressOffset": 68, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIM1EN", "description": "TIM1 clock enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TIM1EN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "The selected clock is disabled", "value": 0}, {"name": "Enabled", "description": "The selected clock is enabled", "value": 1}]}}, {"name": "TIM8EN", "description": "TIM8EN", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "USART1EN", "description": "USART1 clock enable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "USART6EN", "description": "USART6 clock enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "ADC1EN", "description": "ADC1 clock enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "SDIOEN", "description": "SDIO clock enable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "SPI1EN", "description": "SPI1 clock enable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "SPI4EN", "description": "SPI4 clock enable", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "SYSCFGEN", "description": "System configuration controller clockenable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "TIM9EN", "description": "TIM9 clock enable", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "TIM10EN", "description": "TIM10 clock enable", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "TIM11EN", "description": "TIM11 clock enable", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "DFSDMEN", "description": "DFSDMEN", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}, {"name": "SPI5EN", "description": "SPI5 clock enable", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1EN"}}]}}, {"name": "AHB1LPENR", "displayName": "AHB1LPENR", "description": "AHB1 peripheral clock enable in low powermode register", "addressOffset": 80, "size": 32, "access": "read-write", "resetValue": 2120716799, "fields": {"field": [{"name": "GPIOALPEN", "description": "IO port A clock enable during sleepmode", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "GPIOALPEN", "usage": "read-write", "enumeratedValue": [{"name": "DisabledInSleep", "description": "Selected module is disabled during Sleep mode", "value": 0}, {"name": "EnabledInSleep", "description": "Selected module is enabled during Sleep mode", "value": 1}]}}, {"name": "GPIOBLPEN", "description": "IO port B clock enable during Sleepmode", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "GPIOCLPEN", "description": "IO port C clock enable during Sleepmode", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "GPIODLPEN", "description": "IO port D clock enable during Sleepmode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "GPIOELPEN", "description": "IO port E clock enable during Sleepmode", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "GPIOFLPEN", "description": "IO port F clock enable during sleepmode", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "GPIOGLPEN", "description": "IO port G clock enable during sleepmode", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "GPIOHLPEN", "description": "IO port H clock enable during Sleepmode", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "CRCLPEN", "description": "CRC clock enable during Sleepmode", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "FLITFLPEN", "description": "Flash interface clock enable duringSleep mode", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "SRAM1LPEN", "description": "SRAM 1interface clock enable duringSleep mode", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "DMA1LPEN", "description": "DMA1 clock enable during Sleepmode", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}, {"name": "DMA2LPEN", "description": "DMA2 clock enable during Sleepmode", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "GPIOALPEN"}}]}}, {"name": "AHB2LPENR", "displayName": "AHB2LPENR", "description": "AHB2 peripheral clock enable in low powermode register", "addressOffset": 84, "size": 32, "access": "read-write", "resetValue": 241, "fields": {"field": [{"name": "OTGFSLPEN", "description": "USB OTG FS clock enable during Sleepmode", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "OTGFSLPEN", "usage": "read-write", "enumeratedValue": [{"name": "DisabledInSleep", "description": "Selected module is disabled during Sleep mode", "value": 0}, {"name": "EnabledInSleep", "description": "Selected module is enabled during Sleep mode", "value": 1}]}}, {"name": "RNGLPEN", "description": "RNGLPEN", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OTGFSLPEN"}}]}}, {"name": "APB1LPENR", "displayName": "APB1LPENR", "description": "APB1 peripheral clock enable in low powermode register", "addressOffset": 96, "size": 32, "access": "read-write", "resetValue": 922667519, "fields": {"field": [{"name": "TIM2LPEN", "description": "TIM2 clock enable during Sleepmode", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TIM2LPEN", "usage": "read-write", "enumeratedValue": [{"name": "DisabledInSleep", "description": "Selected module is disabled during Sleep mode", "value": 0}, {"name": "EnabledInSleep", "description": "Selected module is enabled during Sleep mode", "value": 1}]}}, {"name": "TIM3LPEN", "description": "TIM3 clock enable during Sleepmode", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM4LPEN", "description": "TIM4 clock enable during Sleepmode", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM5LPEN", "description": "TIM5 clock enable during Sleepmode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM6LPEN", "description": "TIM6LPEN", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM7LPEN", "description": "TIM7LPEN", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM12LPEN", "description": "TIM12LPEN", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM13LPEN", "description": "TIM13LPEN", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "TIM14LPEN", "description": "TIM14LPEN", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "WWDGLPEN", "description": "Window watchdog clock enable duringSleep mode", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "SPI2LPEN", "description": "SPI2 clock enable during Sleepmode", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "SPI3LPEN", "description": "SPI3 clock enable during Sleepmode", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "USART2LPEN", "description": "USART2 clock enable during Sleepmode", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "USART3LPEN", "description": "USART3LPEN", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "I2C1LPEN", "description": "I2C1 clock enable during Sleepmode", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "I2C2LPEN", "description": "I2C2 clock enable during Sleepmode", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "I2C3LPEN", "description": "I2C3 clock enable during Sleepmode", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "I2C4LPEN", "description": "I2C4LPEN", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "CAN1LPEN", "description": "CAN1LPEN", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "CAN2LPEN", "description": "CAN2LPEN", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}, {"name": "PWRLPEN", "description": "Power interface clock enable duringSleep mode", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM2LPEN"}}]}}, {"name": "APB2LPENR", "displayName": "APB2LPENR", "description": "APB2 peripheral clock enabled in low powermode register", "addressOffset": 100, "size": 32, "access": "read-write", "resetValue": 483123, "fields": {"field": [{"name": "TIM1LPEN", "description": "TIM1 clock enable during Sleepmode", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TIM1LPEN", "usage": "read-write", "enumeratedValue": [{"name": "DisabledInSleep", "description": "Selected module is disabled during Sleep mode", "value": 0}, {"name": "EnabledInSleep", "description": "Selected module is enabled during Sleep mode", "value": 1}]}}, {"name": "TIM8LPEN", "description": "TIM8LPEN", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "USART1LPEN", "description": "USART1 clock enable during Sleepmode", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "USART6LPEN", "description": "USART6 clock enable during Sleepmode", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "ADC1LPEN", "description": "ADC1 clock enable during Sleepmode", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "SDIOLPEN", "description": "SDIO clock enable during Sleepmode", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "SPI1LPEN", "description": "SPI 1 clock enable during Sleepmode", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "SPI4LPEN", "description": "SPI4 clock enable during Sleepmode", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "SYSCFGLPEN", "description": "System configuration controller clockenable during Sleep mode", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "TIM9LPEN", "description": "TIM9 clock enable during sleepmode", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "TIM10LPEN", "description": "TIM10 clock enable during Sleepmode", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "TIM11LPEN", "description": "TIM11 clock enable during Sleepmode", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "DFSDMLPEN", "description": "DFSDMLPEN", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}, {"name": "SPI5LPEN", "description": "SPI5 clock enable during Sleep mode", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TIM1LPEN"}}]}}, {"name": "BDCR", "displayName": "BDCR", "description": "Backup domain control register", "addressOffset": 112, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "BDRST", "description": "Backup domain softwarereset", "bitOffset": 16, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "BDRST", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Reset not activated", "value": 0}, {"name": "Enabled", "description": "Reset the entire RTC domain", "value": 1}]}}, {"name": "RTCEN", "description": "RTC clock enable", "bitOffset": 15, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "RTCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "RTC clock disabled", "value": 0}, {"name": "Enabled", "description": "RTC clock enabled", "value": 1}]}}, {"name": "LSEBYP", "description": "External low-speed oscillatorbypass", "bitOffset": 2, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "LSEBYP", "usage": "read-write", "enumeratedValue": [{"name": "NotBypassed", "description": "LSE crystal oscillator not bypassed", "value": 0}, {"name": "Bypassed", "description": "LSE crystal oscillator bypassed with external clock", "value": 1}]}}, {"name": "LSERDY", "description": "External low-speed oscillatorready", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "LSERDYR", "usage": "read", "enumeratedValue": [{"name": "NotReady", "description": "LSE oscillator not ready", "value": 0}, {"name": "Ready", "description": "LSE oscillator ready", "value": 1}]}}, {"name": "LSEON", "description": "External low-speed oscillatorenable", "bitOffset": 0, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "LSEON", "usage": "read-write", "enumeratedValue": [{"name": "Off", "description": "LSE oscillator Off", "value": 0}, {"name": "On", "description": "LSE oscillator On", "value": 1}]}}, {"name": "RTCSEL", "description": "RTC clock source selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "RTCSEL", "usage": "read-write", "enumeratedValue": [{"name": "NoClock", "description": "No clock", "value": 0}, {"name": "LSE", "description": "LSE oscillator clock used as RTC clock", "value": 1}, {"name": "LSI", "description": "LSI oscillator clock used as RTC clock", "value": 2}, {"name": "HSE", "description": "HSE oscillator clock divided by a prescaler used as RTC clock", "value": 3}]}}]}}, {"name": "CSR", "displayName": "CSR", "description": "clock control & statusregister", "addressOffset": 116, "size": 32, "resetValue": 234881024, "fields": {"field": [{"name": "LPWRRSTF", "description": "Low-power reset flag", "bitOffset": 31, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "LPWRRSTFR", "usage": "read", "enumeratedValue": [{"name": "NoReset", "description": "No reset has occured", "value": 0}, {"name": "Reset", "description": "A reset has occured", "value": 1}]}}, {"name": "WWDGRSTF", "description": "Window watchdog reset flag", "bitOffset": 30, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "LPWRRSTFR"}}, {"name": "WDGRSTF", "description": "Independent watchdog resetflag", "bitOffset": 29, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "LPWRRSTFR"}}, {"name": "SFTRSTF", "description": "Software reset flag", "bitOffset": 28, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "LPWRRSTFR"}}, {"name": "PORRSTF", "description": "POR/PDR reset flag", "bitOffset": 27, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "LPWRRSTFR"}}, {"name": "PADRSTF", "description": "PIN reset flag", "bitOffset": 26, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "LPWRRSTFR"}}, {"name": "BORRSTF", "description": "BOR reset flag", "bitOffset": 25, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"@derivedFrom": "LPWRRSTFR"}}, {"name": "RMVF", "description": "Remove reset flag", "bitOffset": 24, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "RMVFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clears the reset flag", "value": 1}}}, {"name": "LSIRDY", "description": "Internal low-speed oscillatorready", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "LSIRDYR", "usage": "read", "enumeratedValue": [{"name": "NotReady", "description": "LSI oscillator not ready", "value": 0}, {"name": "Ready", "description": "LSI oscillator ready", "value": 1}]}}, {"name": "LSION", "description": "Internal low-speed oscillatorenable", "bitOffset": 0, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "LSION", "usage": "read-write", "enumeratedValue": [{"name": "Off", "description": "LSI oscillator Off", "value": 0}, {"name": "On", "description": "LSI oscillator On", "value": 1}]}}]}}, {"name": "SSCGR", "displayName": "SSCGR", "description": "spread spectrum clock generationregister", "addressOffset": 128, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SSCGEN", "description": "Spread spectrum modulationenable", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "SSCGEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Spread spectrum modulation disabled", "value": 0}, {"name": "Enabled", "description": "Spread spectrum modulation enabled", "value": 1}]}}, {"name": "SPREADSEL", "description": "Spread Select", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"name": "SPREADSEL", "usage": "read-write", "enumeratedValue": [{"name": "Center", "description": "Center spread", "value": 0}, {"name": "Down", "description": "Down spread", "value": 1}]}}, {"name": "INCSTEP", "description": "Incrementation step", "bitOffset": 13, "bitWidth": 15, "writeConstraint": {"range": {"minimum": 0, "maximum": 32767}}}, {"name": "MODPER", "description": "Modulation period", "bitOffset": 0, "bitWidth": 13, "writeConstraint": {"range": {"minimum": 0, "maximum": 8191}}}]}}, {"name": "PLLI2SCFGR", "displayName": "PLLI2SCFGR", "description": "PLLI2S configuration register", "addressOffset": 132, "size": 32, "access": "read-write", "resetValue": 536883200, "fields": {"field": [{"name": "PLLI2SR", "description": "PLLI2S division factor for I2Sclocks", "bitOffset": 28, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 2, "maximum": 7}}}, {"name": "PLLI2SN", "description": "PLLI2S multiplication factor forVCO", "bitOffset": 6, "bitWidth": 9, "writeConstraint": {"range": {"minimum": 50, "maximum": 432}}}, {"name": "PLLI2SSRC", "description": "PLLI2S entry clock source", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "PLLI2SSRC", "usage": "read-write", "enumeratedValue": [{"name": "HSE_HSI", "description": "HSE or HSI depending on PLLSRC of PLLCFGR", "value": 0}, {"name": "External", "description": "External AFI clock (CK_PLLI2S_EXT) selected as PLL clock entry", "value": 1}]}}, {"name": "PLLI2SQ", "description": "PLLI2S division factor for USB OTG FS/SDIO/RNG clock", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 2, "maximum": 15}}}, {"name": "PLLI2SM", "description": "Division factor for the audio PLL (PLLI2S) input clock", "bitOffset": 0, "bitWidth": 6, "writeConstraint": {"range": {"minimum": 2, "maximum": 63}}}]}}, {"name": "DCKCFGR", "fields": {"field": [{"name": "CKDFSDM1ASEL", "description": "DFSDM1 audio clock selection", "bitOffset": 15, "bitWidth": 5, "enumeratedValues": {"name": "CKDFSDM1ASEL", "usage": "read-write", "enumeratedValue": [{"name": "I2S1", "description": "CK_I2S_APB1 selected as audio clock", "value": 0}, {"name": "I2S2", "description": "CK_I2S_APB2 selected as audio clock", "value": 1}]}}, {"name": "TIMPRE", "description": "Timers clocks prescalers selection", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"name": "TIMPRE", "usage": "read-write", "enumeratedValue": [{"name": "Mul2", "description": "If the APB prescaler is configured 1, TIMxCLK = PCLKx. Otherwise, TIMxCLK = 2xPCLKx", "value": 0}, {"name": "Mul4", "description": "If the APB prescaler is configured 1, 2 or 4, TIMxCLK = HCLK. Otherwise, TIMxCLK = 4xPCLKx", "value": 1}]}}, {"name": "I2S1SRC", "description": "I2S APB1 clocks source selection (I2S2/3)", "bitOffset": 25, "bitWidth": 2, "enumeratedValues": {"name": "I2S1SRC", "usage": "read-write", "enumeratedValue": [{"name": "PLLI2SR", "description": "I2Sx clock frequency = f(PLLI2S_R)", "value": 0}, {"name": "I2S_CKIN", "description": "I2Sx clock frequency = I2S_CKIN Alternate function input frequency", "value": 1}, {"name": "PLLR", "description": "I2Sx clock frequency = f(PLL_R)", "value": 2}, {"name": "HSI_HSE", "description": "I2Sx clock frequency = HSI/HSE depends on PLLSRC bit (PLLCFGR[22])", "value": 3}]}}, {"name": "I2S2SRC", "description": "I2S APB2 clocks source selection (I2S1/4/5)", "bitOffset": 27, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "I2S1SRC"}}, {"name": "CKDFSDM1SEL", "description": "DFSDM1 Kernel clock selection", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "CKDFSDM1SEL", "usage": "read-write", "enumeratedValue": [{"name": "APB2", "description": "APB2 clock used as Kernel clock", "value": 0}, {"name": "SYSCLK", "description": "System clock used as Kernel clock", "value": 1}]}}]}, "description": "Dedicated Clock Configuration Register", "addressOffset": 140, "size": 32, "access": "read-write", "resetValue": 0}, {"name": "DCKCFGR2", "fields": {"field": [{"name": "I2CFMP1SEL", "description": "I2CFMP1 kernel clock source selection", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"name": "I2CFMP1SEL", "usage": "read-write", "enumeratedValue": [{"name": "APB", "description": "APB clock selected as FMPI2C1 clock", "value": 0}, {"name": "SYSCLK", "description": "System clock selected as FMPI2C1 clock", "value": 1}, {"name": "HSI", "description": "HSI clock selected as FMPI2C1 clock", "value": 2}]}}, {"name": "CK48MSEL", "description": "SDIO/USBFS clock selection", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"name": "CK48MSEL", "usage": "read-write", "enumeratedValue": [{"name": "PLL", "description": "48MHz clock from PLL is selected", "value": 0}, {"name": "PLLSAI", "description": "48MHz clock from PLLSAI is selected", "value": 1}]}}, {"name": "SDIOSEL", "description": "SDIO clock selection", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"name": "SDIOSEL", "usage": "read-write", "enumeratedValue": [{"name": "CK48M", "description": "48 MHz clock is selected as SD clock", "value": 0}, {"name": "SYSCLK", "description": "System clock is selected as SD clock", "value": 1}]}}]}, "description": "Dedicated Clock Configuration Register", "addressOffset": 148, "size": 32, "access": "read-write", "resetValue": 0}, {"name": "CKGATENR", "fields": {"field": [{"name": "AHB2APB1_CKEN", "description": "AHB to APB1 Bridge clock enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "AHB2APB1_CKEN", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "The clock gating is enabled", "value": 0}, {"name": "Disabled", "description": "The clock gating is disabled, the clock is always enabled", "value": 1}]}}, {"name": "AHB2APB2_CKEN", "description": "AHB to APB2 Bridge clock enable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}, {"name": "CM4DBG_CKEN", "description": "Cortex M4 ETM clock enable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}, {"name": "SPARE_CKEN", "description": "Spare clock enable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}, {"name": "SRAM_CKEN", "description": "SRAM controller clock enable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}, {"name": "FLITF_CKEN", "description": "Flash interface clock enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}, {"name": "RCC_CKEN", "description": "RCC clock enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}, {"name": "EVTCL_CKEN", "description": "EVTCL clock enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "AHB2APB1_CKEN"}}]}, "description": "Clocks gated enable register", "addressOffset": 144, "size": 32, "access": "read-write", "resetValue": 0}, {"name": "AHB3RSTR", "fields": {"field": [{"name": "FSMCRST", "description": "Flexible static memory controller module reset", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "FSMCRST", "usage": "read-write", "enumeratedValue": {"name": "Reset", "description": "Reset the selected module", "value": 1}}}, {"name": "QSPIRST", "description": "QUADSPI module reset", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FSMCRST"}}]}, "description": "RCC AHB3 peripheral reset register", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0}, {"name": "AHB3ENR", "fields": {"field": [{"name": "FSMCEN", "description": "Flexible static memory controller module clock enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "FSMCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "The selected clock is disabled", "value": 0}, {"name": "Enabled", "description": "The selected clock is enabled", "value": 1}]}}, {"name": "QSPIEN", "description": "QUADSPI memory controller module clock enable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FSMCEN"}}]}, "description": "RCC AHB3 peripheral clock enable register", "addressOffset": 56, "size": 32, "access": "read-write", "resetValue": 0}]}}, {"name": "RTC", "description": "Real-time clock", "groupName": "RTC", "baseAddress": 1073752064, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": [{"name": "RTC_WKUP", "description": "RTC Wakeup interrupt through the EXTIline", "value": 3}, {"name": "RTC_Alarm", "description": "RTC Alarms (A and B) through EXTI lineinterrupt", "value": 41}], "registers": {"register": [{"name": "TR", "displayName": "TR", "description": "time register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PM", "description": "AM/PM notation", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "PM", "usage": "read-write", "enumeratedValue": [{"name": "AM", "description": "AM or 24-hour format", "value": 0}, {"name": "PM", "description": "PM", "value": 1}]}}, {"name": "HT", "description": "Hour tens in BCD format", "bitOffset": 20, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "HU", "description": "Hour units in BCD format", "bitOffset": 16, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MNT", "description": "Minute tens in BCD format", "bitOffset": 12, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "MNU", "description": "Minute units in BCD format", "bitOffset": 8, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "ST", "description": "Second tens in BCD format", "bitOffset": 4, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "SU", "description": "Second units in BCD format", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}}, {"name": "DR", "displayName": "DR", "description": "date register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 8449, "fields": {"field": [{"name": "YT", "description": "Year tens in BCD format", "bitOffset": 20, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "YU", "description": "Year units in BCD format", "bitOffset": 16, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "WDU", "description": "Week day units", "bitOffset": 13, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 1, "maximum": 7}}}, {"name": "MT", "description": "Month tens in BCD format", "bitOffset": 12, "bitWidth": 1, "writeConstraint": {"range": {"minimum": 0, "maximum": 1}}}, {"name": "MU", "description": "Month units in BCD format", "bitOffset": 8, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "DT", "description": "Date tens in BCD format", "bitOffset": 4, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "DU", "description": "Date units in BCD format", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}}, {"name": "CR", "displayName": "CR", "description": "control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "COE", "description": "Calibration output enable", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"name": "COE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Calibration output disabled", "value": 0}, {"name": "Enabled", "description": "Calibration output enabled", "value": 1}]}}, {"name": "OSEL", "description": "Output selection", "bitOffset": 21, "bitWidth": 2, "enumeratedValues": {"name": "OSEL", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Output disabled", "value": 0}, {"name": "AlarmA", "description": "Alarm A output enabled", "value": 1}, {"name": "AlarmB", "description": "Alarm B output enabled", "value": 2}, {"name": "Wakeup", "description": "Wakeup output enabled", "value": 3}]}}, {"name": "POL", "description": "Output polarity", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"name": "POL", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])", "value": 0}, {"name": "Low", "description": "The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0])", "value": 1}]}}, {"name": "COSEL", "description": "Calibration Outputselection", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"name": "COSEL", "usage": "read-write", "enumeratedValue": [{"name": "CalFreq_512Hz", "description": "Calibration output is 512 Hz (with default prescaler setting)", "value": 0}, {"name": "CalFreq_1Hz", "description": "Calibration output is 1 Hz (with default prescaler setting)", "value": 1}]}}, {"name": "BKP", "description": "Backup", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"name": "BKP", "usage": "read-write", "enumeratedValue": [{"name": "DST_Not_Changed", "description": "Daylight Saving Time change has not been performed", "value": 0}, {"name": "DST_Changed", "description": "Daylight Saving Time change has been performed", "value": 1}]}}, {"name": "SUB1H", "description": "Subtract 1 hour (winter timechange)", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"name": "SUB1HW", "usage": "write", "enumeratedValue": {"name": "Sub1", "description": "Subtracts 1 hour to the current time. This can be used for winter time change outside initialization mode", "value": 1}}}, {"name": "ADD1H", "description": "Add 1 hour (summer timechange)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"name": "ADD1HW", "usage": "write", "enumeratedValue": {"name": "Add1", "description": "Adds 1 hour to the current time. This can be used for summer time change outside initialization mode", "value": 1}}}, {"name": "TSIE", "description": "Time-stamp interruptenable", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "TSIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Time-stamp Interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Time-stamp Interrupt enabled", "value": 1}]}}, {"name": "WUTIE", "description": "Wakeup timer interruptenable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "WUTIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Wakeup timer interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Wakeup timer interrupt enabled", "value": 1}]}}, {"name": "ALRBIE", "description": "Alarm B interrupt enable", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "ALRBIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Alarm B Interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Alarm B Interrupt enabled", "value": 1}]}}, {"name": "ALRAIE", "description": "Alarm A interrupt enable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "ALRAIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Alarm A interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Alarm A interrupt enabled", "value": 1}]}}, {"name": "TSE", "description": "Time stamp enable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "TSE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Timestamp disabled", "value": 0}, {"name": "Enabled", "description": "Timestamp enabled", "value": 1}]}}, {"name": "WUTE", "description": "Wakeup timer enable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "WUTE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Wakeup timer disabled", "value": 0}, {"name": "Enabled", "description": "Wakeup timer enabled", "value": 1}]}}, {"name": "ALRBE", "description": "Alarm B enable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "ALRBE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Alarm B disabled", "value": 0}, {"name": "Enabled", "description": "Alarm B enabled", "value": 1}]}}, {"name": "ALRAE", "description": "Alarm A enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "ALRAE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Alarm A disabled", "value": 0}, {"name": "Enabled", "description": "Alarm A enabled", "value": 1}]}}, {"name": "DCE", "description": "Coarse digital calibrationenable", "bitOffset": 7, "bitWidth": 1}, {"name": "FMT", "description": "Hour format", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "FMT", "usage": "read-write", "enumeratedValue": [{"name": "Twenty_Four_Hour", "description": "24 hour/day format", "value": 0}, {"name": "AM_PM", "description": "AM/PM hour format", "value": 1}]}}, {"name": "BYPSHAD", "description": "Bypass the shadowregisters", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "BYPSHAD", "usage": "read-write", "enumeratedValue": [{"name": "ShadowReg", "description": "Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles", "value": 0}, {"name": "BypassShadowReg", "description": "Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters", "value": 1}]}}, {"name": "REFCKON", "description": "Reference clock detection enable (50 or60 Hz)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "REFCKON", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "RTC_REFIN detection disabled", "value": 0}, {"name": "Enabled", "description": "RTC_REFIN detection enabled", "value": 1}]}}, {"name": "TSEDGE", "description": "Time-stamp event activeedge", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "TSEDGE", "usage": "read-write", "enumeratedValue": [{"name": "RisingEdge", "description": "RTC_TS input rising edge generates a time-stamp event", "value": 0}, {"name": "FallingEdge", "description": "RTC_TS input falling edge generates a time-stamp event", "value": 1}]}}, {"name": "WUCKSEL", "description": "Wakeup clock selection", "bitOffset": 0, "bitWidth": 3, "enumeratedValues": {"name": "WUCKSEL", "usage": "read-write", "enumeratedValue": [{"name": "Div16", "description": "RTC/16 clock is selected", "value": 0}, {"name": "Div8", "description": "RTC/8 clock is selected", "value": 1}, {"name": "Div4", "description": "RTC/4 clock is selected", "value": 2}, {"name": "Div2", "description": "RTC/2 clock is selected", "value": 3}, {"name": "ClockSpare", "description": "ck_spre (usually 1 Hz) clock is selected", "value": 4}, {"name": "ClockSpareWithOffset", "description": "ck_spre (usually 1 Hz) clock is selected and 2^16 is added to the WUT counter value", "value": 6}]}}]}}, {"name": "ISR", "displayName": "ISR", "description": "initialization and statusregister", "addressOffset": 12, "size": 32, "resetValue": 7, "fields": {"field": [{"name": "ALRAWF", "description": "Alarm A write flag", "bitOffset": 0, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "ALRAWFR", "usage": "read", "enumeratedValue": [{"name": "UpdateNotAllowed", "description": "Alarm update not allowed", "value": 0}, {"name": "UpdateAllowed", "description": "Alarm update allowed", "value": 1}]}}, {"name": "ALRBWF", "description": "Alarm B write flag", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"@derivedFrom": "ALRAWFR"}}, {"name": "WUTWF", "description": "Wakeup timer write flag", "bitOffset": 2, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "WUTWFR", "usage": "read", "enumeratedValue": [{"name": "UpdateNotAllowed", "description": "Wakeup timer configuration update not allowed", "value": 0}, {"name": "UpdateAllowed", "description": "Wakeup timer configuration update allowed", "value": 1}]}}, {"name": "SHPF", "description": "Shift operation pending", "bitOffset": 3, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "SHPFR", "usage": "read", "enumeratedValue": [{"name": "NoShiftPending", "description": "No shift operation is pending", "value": 0}, {"name": "ShiftPending", "description": "A shift operation is pending", "value": 1}]}}, {"name": "INITS", "description": "Initialization status flag", "bitOffset": 4, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "INITSR", "usage": "read", "enumeratedValue": [{"name": "NotInitalized", "description": "Calendar has not been initialized", "value": 0}, {"name": "Initalized", "description": "Calendar has been initialized", "value": 1}]}}, {"name": "RSF", "description": "Registers synchronizationflag", "bitOffset": 5, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "RSFR", "usage": "read", "enumeratedValue": [{"name": "NotSynced", "description": "Calendar shadow registers not yet synchronized", "value": 0}, {"name": "Synced", "description": "Calendar shadow registers synchronized", "value": 1}]}, {"name": "RSFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "This flag is cleared by software by writing 0", "value": 0}}]}, {"name": "INITF", "description": "Initialization flag", "bitOffset": 6, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "INITFR", "usage": "read", "enumeratedValue": [{"name": "NotAllowed", "description": "Calendar registers update is not allowed", "value": 0}, {"name": "Allowed", "description": "Calendar registers update is allowed", "value": 1}]}}, {"name": "INIT", "description": "Initialization mode", "bitOffset": 7, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "INIT", "usage": "read-write", "enumeratedValue": [{"name": "FreeRunningMode", "description": "Free running mode", "value": 0}, {"name": "InitMode", "description": "Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset.", "value": 1}]}}, {"name": "ALRAF", "description": "Alarm A flag", "bitOffset": 8, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "ALRAFR", "usage": "read", "enumeratedValue": {"name": "Match", "description": "This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR)", "value": 1}}, {"name": "ALRAFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "This flag is cleared by software by writing 0", "value": 0}}]}, {"name": "ALRBF", "description": "Alarm B flag", "bitOffset": 9, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "ALRBFR", "usage": "read", "enumeratedValue": {"name": "Match", "description": "This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm B register (RTC_ALRMBR)", "value": 1}}, {"name": "ALRBFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "This flag is cleared by software by writing 0", "value": 0}}]}, {"name": "WUTF", "description": "Wakeup timer flag", "bitOffset": 10, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "WUTFR", "usage": "read", "enumeratedValue": {"name": "Zero", "description": "This flag is set by hardware when the wakeup auto-reload counter reaches 0", "value": 1}}, {"name": "WUTFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "This flag is cleared by software by writing 0", "value": 0}}]}, {"name": "TSF", "description": "Time-stamp flag", "bitOffset": 11, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "TSFR", "usage": "read", "enumeratedValue": {"name": "TimestampEvent", "description": "This flag is set by hardware when a time-stamp event occurs", "value": 1}}, {"name": "TSFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "This flag is cleared by software by writing 0", "value": 0}}]}, {"name": "TSOVF", "description": "Time-stamp overflow flag", "bitOffset": 12, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "TSOVFR", "usage": "read", "enumeratedValue": {"name": "Overflow", "description": "This flag is set by hardware when a time-stamp event occurs while TSF is already set", "value": 1}}, {"name": "TSOVFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "This flag is cleared by software by writing 0", "value": 0}}]}, {"name": "TAMP1F", "description": "Tamper detection flag", "bitOffset": 13, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "TAMP1FR", "usage": "read", "enumeratedValue": {"name": "Tampered", "description": "This flag is set by hardware when a tamper detection event is detected on the RTC_TAMPx input", "value": 1}}, {"name": "TAMP1FW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Flag cleared by software writing 0", "value": 0}}]}, {"name": "TAMP2F", "description": "TAMPER2 detection flag", "bitOffset": 14, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"@derivedFrom": "TAMP1FR"}, {"@derivedFrom": "TAMP1FW"}]}, {"name": "RECALPF", "description": "Recalibration pending Flag", "bitOffset": 16, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "RECALPFR", "usage": "read", "enumeratedValue": {"name": "Pending", "description": "The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0", "value": 1}}}]}}, {"name": "PRER", "displayName": "PRER", "description": "prescaler register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 8323327, "fields": {"field": [{"name": "PREDIV_A", "description": "Asynchronous prescalerfactor", "bitOffset": 16, "bitWidth": 7, "writeConstraint": {"range": {"minimum": 0, "maximum": 127}}}, {"name": "PREDIV_S", "description": "Synchronous prescalerfactor", "bitOffset": 0, "bitWidth": 15, "writeConstraint": {"range": {"minimum": 0, "maximum": 32767}}}]}}, {"name": "WUTR", "displayName": "WUTR", "description": "wakeup timer register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 65535, "fields": {"field": {"name": "WUT", "description": "Wakeup auto-reload valuebits", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "CALIBR", "displayName": "CALIBR", "description": "calibration register", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DCS", "description": "Digital calibration sign", "bitOffset": 7, "bitWidth": 1}, {"name": "DC", "description": "Digital calibration", "bitOffset": 0, "bitWidth": 5}]}}, {"name": "ALRMAR", "displayName": "ALRMAR", "description": "alarm A register", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MSK4", "description": "Alarm A date mask", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "MSK4", "usage": "read-write", "enumeratedValue": [{"name": "Mask", "description": "Alarm set if the date/day match", "value": 0}, {"name": "NotMask", "description": "Date/day don\u00e2\u20ac\u2122t care in Alarm comparison", "value": 1}]}}, {"name": "WDSEL", "description": "Week day selection", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"name": "WDSEL", "usage": "read-write", "enumeratedValue": [{"name": "DateUnits", "description": "DU[3:0] represents the date units", "value": 0}, {"name": "WeekDay", "description": "DU[3:0] represents the week day. DT[1:0] is don\u00e2\u20ac\u2122t care.", "value": 1}]}}, {"name": "DT", "description": "Date tens in BCD format", "bitOffset": 28, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "DU", "description": "Date units or day in BCDformat", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MSK3", "description": "Alarm A hours mask", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MSK4"}}, {"name": "PM", "description": "AM/PM notation", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "PM", "usage": "read-write", "enumeratedValue": [{"name": "AM", "description": "AM or 24-hour format", "value": 0}, {"name": "PM", "description": "PM", "value": 1}]}}, {"name": "HT", "description": "Hour tens in BCD format", "bitOffset": 20, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "HU", "description": "Hour units in BCD format", "bitOffset": 16, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MSK2", "description": "Alarm A minutes mask", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MSK4"}}, {"name": "MNT", "description": "Minute tens in BCD format", "bitOffset": 12, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "MNU", "description": "Minute units in BCD format", "bitOffset": 8, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MSK1", "description": "Alarm A seconds mask", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MSK4"}}, {"name": "ST", "description": "Second tens in BCD format", "bitOffset": 4, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "SU", "description": "Second units in BCD format", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}}, {"name": "ALRMBR", "displayName": "ALRMBR", "description": "alarm B register", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MSK4", "description": "Alarm B date mask", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "MSK4", "usage": "read-write", "enumeratedValue": [{"name": "Mask", "description": "Alarm set if the date/day match", "value": 0}, {"name": "NotMask", "description": "Date/day don\u00e2\u20ac\u2122t care in Alarm comparison", "value": 1}]}}, {"name": "WDSEL", "description": "Week day selection", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"name": "WDSEL", "usage": "read-write", "enumeratedValue": [{"name": "DateUnits", "description": "DU[3:0] represents the date units", "value": 0}, {"name": "WeekDay", "description": "DU[3:0] represents the week day. DT[1:0] is don\u00e2\u20ac\u2122t care.", "value": 1}]}}, {"name": "DT", "description": "Date tens in BCD format", "bitOffset": 28, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "DU", "description": "Date units or day in BCDformat", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MSK3", "description": "Alarm B hours mask", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MSK4"}}, {"name": "PM", "description": "AM/PM notation", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "PM", "usage": "read-write", "enumeratedValue": [{"name": "AM", "description": "AM or 24-hour format", "value": 0}, {"name": "PM", "description": "PM", "value": 1}]}}, {"name": "HT", "description": "Hour tens in BCD format", "bitOffset": 20, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "HU", "description": "Hour units in BCD format", "bitOffset": 16, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MSK2", "description": "Alarm B minutes mask", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MSK4"}}, {"name": "MNT", "description": "Minute tens in BCD format", "bitOffset": 12, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "MNU", "description": "Minute units in BCD format", "bitOffset": 8, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "MSK1", "description": "Alarm B seconds mask", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MSK4"}}, {"name": "ST", "description": "Second tens in BCD format", "bitOffset": 4, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "SU", "description": "Second units in BCD format", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}}, {"name": "WPR", "displayName": "WPR", "description": "write protection register", "addressOffset": 36, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": {"name": "KEY", "description": "Write protection key", "bitOffset": 0, "bitWidth": 8, "writeConstraint": {"range": {"minimum": 0, "maximum": 255}}}}}, {"name": "SSR", "displayName": "SSR", "description": "sub second register", "addressOffset": 40, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "SS", "description": "Sub second value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "SHIFTR", "displayName": "SHIFTR", "description": "shift control register", "addressOffset": 44, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "ADD1S", "description": "Add one second", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "ADD1SW", "usage": "write", "enumeratedValue": {"name": "Add1", "description": "Add one second to the clock/calendar", "value": 1}}}, {"name": "SUBFS", "description": "Subtract a fraction of asecond", "bitOffset": 0, "bitWidth": 15, "writeConstraint": {"range": {"minimum": 0, "maximum": 32767}}}]}}, {"name": "TSTR", "displayName": "TSTR", "description": "time stamp time register", "addressOffset": 48, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "PM", "description": "AM/PM notation", "bitOffset": 22, "bitWidth": 1}, {"name": "HT", "description": "Hour tens in BCD format", "bitOffset": 20, "bitWidth": 2}, {"name": "HU", "description": "Hour units in BCD format", "bitOffset": 16, "bitWidth": 4}, {"name": "MNT", "description": "Minute tens in BCD format", "bitOffset": 12, "bitWidth": 3}, {"name": "MNU", "description": "Minute units in BCD format", "bitOffset": 8, "bitWidth": 4}, {"name": "ST", "description": "Second tens in BCD format", "bitOffset": 4, "bitWidth": 3}, {"name": "SU", "description": "Second units in BCD format", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "TSDR", "displayName": "TSDR", "description": "time stamp date register", "addressOffset": 52, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "WDU", "description": "Week day units", "bitOffset": 13, "bitWidth": 3}, {"name": "MT", "description": "Month tens in BCD format", "bitOffset": 12, "bitWidth": 1}, {"name": "MU", "description": "Month units in BCD format", "bitOffset": 8, "bitWidth": 4}, {"name": "DT", "description": "Date tens in BCD format", "bitOffset": 4, "bitWidth": 2}, {"name": "DU", "description": "Date units in BCD format", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "TSSSR", "displayName": "TSSSR", "description": "timestamp sub second register", "addressOffset": 56, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "SS", "description": "Sub second value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CALR", "displayName": "CALR", "description": "calibration register", "addressOffset": 60, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CALP", "description": "Increase frequency of RTC by 488.5ppm", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "CALP", "usage": "read-write", "enumeratedValue": [{"name": "NoChange", "description": "No RTCCLK pulses are added", "value": 0}, {"name": "IncreaseFreq", "description": "One RTCCLK pulse is effectively inserted every 2^11 pulses (frequency increased by 488.5 ppm)", "value": 1}]}}, {"name": "CALW8", "description": "Use an 8-second calibration cycleperiod", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "CALW8", "usage": "read-write", "enumeratedValue": {"name": "Eight_Second", "description": "When CALW8 is set to \u00e2\u20ac\u02dc1\u00e2\u20ac\u2122, the 8-second calibration cycle period is selected", "value": 1}}}, {"name": "CALW16", "description": "Use a 16-second calibration cycleperiod", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "CALW16", "usage": "read-write", "enumeratedValue": {"name": "Sixteen_Second", "description": "When CALW16 is set to \u00e2\u20ac\u02dc1\u00e2\u20ac\u2122, the 16-second calibration cycle period is selected.This bit must not be set to \u00e2\u20ac\u02dc1\u00e2\u20ac\u2122 if CALW8=1", "value": 1}}}, {"name": "CALM", "description": "Calibration minus", "bitOffset": 0, "bitWidth": 9, "writeConstraint": {"range": {"minimum": 0, "maximum": 511}}}]}}, {"name": "TAFCR", "displayName": "TAFCR", "description": "tamper and alternate function configurationregister", "addressOffset": 64, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ALARMOUTTYPE", "description": "AFO_ALARM output type", "bitOffset": 18, "bitWidth": 1}, {"name": "TSINSEL", "description": "TIMESTAMP mapping", "bitOffset": 17, "bitWidth": 1}, {"name": "TAMP1INSEL", "description": "TAMPER1 mapping", "bitOffset": 16, "bitWidth": 1}, {"name": "TAMPPUDIS", "description": "TAMPER pull-up disable", "bitOffset": 15, "bitWidth": 1}, {"name": "TAMPPRCH", "description": "Tamper precharge duration", "bitOffset": 13, "bitWidth": 2}, {"name": "TAMPFLT", "description": "Tamper filter count", "bitOffset": 11, "bitWidth": 2}, {"name": "TAMPFREQ", "description": "Tamper sampling frequency", "bitOffset": 8, "bitWidth": 3}, {"name": "TAMPTS", "description": "Activate timestamp on tamper detectionevent", "bitOffset": 7, "bitWidth": 1}, {"name": "TAMP2TRG", "description": "Active level for tamper 2", "bitOffset": 4, "bitWidth": 1}, {"name": "TAMP2E", "description": "Tamper 2 detection enable", "bitOffset": 3, "bitWidth": 1}, {"name": "TAMPIE", "description": "Tamper interrupt enable", "bitOffset": 2, "bitWidth": 1}, {"name": "TAMP1TRG", "description": "Active level for tamper 1", "bitOffset": 1, "bitWidth": 1}, {"name": "TAMP1E", "description": "Tamper 1 detection enable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "ALRMASSR", "displayName": "ALRMASSR", "description": "alarm A sub second register", "addressOffset": 68, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MASKSS", "description": "Mask the most-significant bits startingat this bit", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "SS", "description": "Sub seconds value", "bitOffset": 0, "bitWidth": 15, "writeConstraint": {"range": {"minimum": 0, "maximum": 32767}}}]}}, {"name": "ALRMBSSR", "displayName": "ALRMBSSR", "description": "alarm B sub second register", "addressOffset": 72, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MASKSS", "description": "Mask the most-significant bits startingat this bit", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "SS", "description": "Sub seconds value", "bitOffset": 0, "bitWidth": 15, "writeConstraint": {"range": {"minimum": 0, "maximum": 32767}}}]}}, {"name": "BKP%sR", "displayName": "BKP0R", "description": "backup register", "addressOffset": 80, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "BKP", "description": "BKP", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}, "dim": 20, "dimIndex": "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19", "dimIncrement": 4}]}}, {"name": "SDIO", "description": "Secure digital input/outputinterface", "groupName": "SDIO", "baseAddress": 1073818624, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "SDIO", "description": "SDIO global interrupt", "value": 49}, "registers": {"register": [{"name": "POWER", "displayName": "POWER", "description": "power control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PWRCTRL", "description": "PWRCTRL", "bitOffset": 0, "bitWidth": 2}}}, {"name": "CLKCR", "displayName": "CLKCR", "description": "SDI clock control register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "HWFC_EN", "description": "HW Flow Control enable", "bitOffset": 14, "bitWidth": 1}, {"name": "NEGEDGE", "description": "SDIO_CK dephasing selectionbit", "bitOffset": 13, "bitWidth": 1}, {"name": "WIDBUS", "description": "Wide bus mode enable bit", "bitOffset": 11, "bitWidth": 2}, {"name": "BYPASS", "description": "Clock divider bypass enablebit", "bitOffset": 10, "bitWidth": 1}, {"name": "PWRSAV", "description": "Power saving configurationbit", "bitOffset": 9, "bitWidth": 1}, {"name": "CLKEN", "description": "Clock enable bit", "bitOffset": 8, "bitWidth": 1}, {"name": "CLKDIV", "description": "Clock divide factor", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "ARG", "displayName": "ARG", "description": "argument register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CMDARG", "description": "Command argument", "bitOffset": 0, "bitWidth": 32}}}, {"name": "CMD", "displayName": "CMD", "description": "command register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CE_ATACMD", "description": "CE-ATA command", "bitOffset": 14, "bitWidth": 1}, {"name": "nIEN", "description": "not Interrupt Enable", "bitOffset": 13, "bitWidth": 1}, {"name": "ENCMDcompl", "description": "Enable CMD completion", "bitOffset": 12, "bitWidth": 1}, {"name": "SDIOSuspend", "description": "SD I/O suspend command", "bitOffset": 11, "bitWidth": 1}, {"name": "CPSMEN", "description": "Command path state machine (CPSM) Enablebit", "bitOffset": 10, "bitWidth": 1}, {"name": "WAITPEND", "description": "CPSM Waits for ends of data transfer(CmdPend internal signal).", "bitOffset": 9, "bitWidth": 1}, {"name": "WAITINT", "description": "CPSM waits for interruptrequest", "bitOffset": 8, "bitWidth": 1}, {"name": "WAITRESP", "description": "Wait for response bits", "bitOffset": 6, "bitWidth": 2}, {"name": "CMDINDEX", "description": "Command index", "bitOffset": 0, "bitWidth": 6}]}}, {"name": "RESPCMD", "displayName": "RESPCMD", "description": "command response register", "addressOffset": 16, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "RESPCMD", "description": "Response command index", "bitOffset": 0, "bitWidth": 6}}}, {"name": "RESP1", "displayName": "RESP1", "description": "response 1..4 register", "addressOffset": 20, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "CARDSTATUS1", "description": "Card Status", "bitOffset": 0, "bitWidth": 32}}}, {"name": "RESP2", "displayName": "RESP2", "description": "response 1..4 register", "addressOffset": 24, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "CARDSTATUS2", "description": "Card Status", "bitOffset": 0, "bitWidth": 32}}}, {"name": "RESP3", "displayName": "RESP3", "description": "response 1..4 register", "addressOffset": 28, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "CARDSTATUS3", "description": "Card Status", "bitOffset": 0, "bitWidth": 32}}}, {"name": "RESP4", "displayName": "RESP4", "description": "response 1..4 register", "addressOffset": 32, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "CARDSTATUS4", "description": "Card Status", "bitOffset": 0, "bitWidth": 32}}}, {"name": "DTIMER", "displayName": "DTIMER", "description": "data timer register", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DATATIME", "description": "Data timeout period", "bitOffset": 0, "bitWidth": 32}}}, {"name": "DLEN", "displayName": "DLEN", "description": "data length register", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DATALENGTH", "description": "Data length value", "bitOffset": 0, "bitWidth": 25}}}, {"name": "DCTRL", "displayName": "DCTRL", "description": "data control register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SDIOEN", "description": "SD I/O enable functions", "bitOffset": 11, "bitWidth": 1}, {"name": "RWMOD", "description": "Read wait mode", "bitOffset": 10, "bitWidth": 1}, {"name": "RWSTOP", "description": "Read wait stop", "bitOffset": 9, "bitWidth": 1}, {"name": "RWSTART", "description": "Read wait start", "bitOffset": 8, "bitWidth": 1}, {"name": "DBLOCKSIZE", "description": "Data block size", "bitOffset": 4, "bitWidth": 4}, {"name": "DMAEN", "description": "DMA enable bit", "bitOffset": 3, "bitWidth": 1}, {"name": "DTMODE", "description": "Data transfer mode selection 1: Streamor SDIO multibyte data transfer.", "bitOffset": 2, "bitWidth": 1}, {"name": "DTDIR", "description": "Data transfer directionselection", "bitOffset": 1, "bitWidth": 1}, {"name": "DTEN", "description": "DTEN", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DCOUNT", "displayName": "DCOUNT", "description": "data counter register", "addressOffset": 48, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "DATACOUNT", "description": "Data count value", "bitOffset": 0, "bitWidth": 25}}}, {"name": "STA", "displayName": "STA", "description": "status register", "addressOffset": 52, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "CEATAEND", "description": "CE-ATA command completion signalreceived for CMD61", "bitOffset": 23, "bitWidth": 1}, {"name": "SDIOIT", "description": "SDIO interrupt received", "bitOffset": 22, "bitWidth": 1}, {"name": "RXDAVL", "description": "Data available in receiveFIFO", "bitOffset": 21, "bitWidth": 1}, {"name": "TXDAVL", "description": "Data available in transmitFIFO", "bitOffset": 20, "bitWidth": 1}, {"name": "RXFIFOE", "description": "Receive FIFO empty", "bitOffset": 19, "bitWidth": 1}, {"name": "TXFIFOE", "description": "Transmit FIFO empty", "bitOffset": 18, "bitWidth": 1}, {"name": "RXFIFOF", "description": "Receive FIFO full", "bitOffset": 17, "bitWidth": 1}, {"name": "TXFIFOF", "description": "Transmit FIFO full", "bitOffset": 16, "bitWidth": 1}, {"name": "RXFIFOHF", "description": "Receive FIFO half full: there are atleast 8 words in the FIFO", "bitOffset": 15, "bitWidth": 1}, {"name": "TXFIFOHE", "description": "Transmit FIFO half empty: at least 8words can be written into the FIFO", "bitOffset": 14, "bitWidth": 1}, {"name": "RXACT", "description": "Data receive in progress", "bitOffset": 13, "bitWidth": 1}, {"name": "TXACT", "description": "Data transmit in progress", "bitOffset": 12, "bitWidth": 1}, {"name": "CMDACT", "description": "Command transfer inprogress", "bitOffset": 11, "bitWidth": 1}, {"name": "DBCKEND", "description": "Data block sent/received (CRC checkpassed)", "bitOffset": 10, "bitWidth": 1}, {"name": "STBITERR", "description": "Start bit not detected on all datasignals in wide bus mode", "bitOffset": 9, "bitWidth": 1}, {"name": "DATAEND", "description": "Data end (data counter, SDIDCOUNT, iszero)", "bitOffset": 8, "bitWidth": 1}, {"name": "CMDSENT", "description": "Command sent (no responserequired)", "bitOffset": 7, "bitWidth": 1}, {"name": "CMDREND", "description": "Command response received (CRC checkpassed)", "bitOffset": 6, "bitWidth": 1}, {"name": "RXOVERR", "description": "Received FIFO overrunerror", "bitOffset": 5, "bitWidth": 1}, {"name": "TXUNDERR", "description": "Transmit FIFO underrunerror", "bitOffset": 4, "bitWidth": 1}, {"name": "DTIMEOUT", "description": "Data timeout", "bitOffset": 3, "bitWidth": 1}, {"name": "CTIMEOUT", "description": "Command response timeout", "bitOffset": 2, "bitWidth": 1}, {"name": "DCRCFAIL", "description": "Data block sent/received (CRC checkfailed)", "bitOffset": 1, "bitWidth": 1}, {"name": "CCRCFAIL", "description": "Command response received (CRC checkfailed)", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "ICR", "displayName": "ICR", "description": "interrupt clear register", "addressOffset": 56, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CEATAENDC", "description": "CEATAEND flag clear bit", "bitOffset": 23, "bitWidth": 1}, {"name": "SDIOITC", "description": "SDIOIT flag clear bit", "bitOffset": 22, "bitWidth": 1}, {"name": "DBCKENDC", "description": "DBCKEND flag clear bit", "bitOffset": 10, "bitWidth": 1}, {"name": "STBITERRC", "description": "STBITERR flag clear bit", "bitOffset": 9, "bitWidth": 1}, {"name": "DATAENDC", "description": "DATAEND flag clear bit", "bitOffset": 8, "bitWidth": 1}, {"name": "CMDSENTC", "description": "CMDSENT flag clear bit", "bitOffset": 7, "bitWidth": 1}, {"name": "CMDRENDC", "description": "CMDREND flag clear bit", "bitOffset": 6, "bitWidth": 1}, {"name": "RXOVERRC", "description": "RXOVERR flag clear bit", "bitOffset": 5, "bitWidth": 1}, {"name": "TXUNDERRC", "description": "TXUNDERR flag clear bit", "bitOffset": 4, "bitWidth": 1}, {"name": "DTIMEOUTC", "description": "DTIMEOUT flag clear bit", "bitOffset": 3, "bitWidth": 1}, {"name": "CTIMEOUTC", "description": "CTIMEOUT flag clear bit", "bitOffset": 2, "bitWidth": 1}, {"name": "DCRCFAILC", "description": "DCRCFAIL flag clear bit", "bitOffset": 1, "bitWidth": 1}, {"name": "CCRCFAILC", "description": "CCRCFAIL flag clear bit", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "MASK", "displayName": "MASK", "description": "mask register", "addressOffset": 60, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CEATAENDIE", "description": "CE-ATA command completion signalreceived interrupt enable", "bitOffset": 23, "bitWidth": 1}, {"name": "SDIOITIE", "description": "SDIO mode interrupt received interruptenable", "bitOffset": 22, "bitWidth": 1}, {"name": "RXDAVLIE", "description": "Data available in Rx FIFO interruptenable", "bitOffset": 21, "bitWidth": 1}, {"name": "TXDAVLIE", "description": "Data available in Tx FIFO interruptenable", "bitOffset": 20, "bitWidth": 1}, {"name": "RXFIFOEIE", "description": "Rx FIFO empty interruptenable", "bitOffset": 19, "bitWidth": 1}, {"name": "TXFIFOEIE", "description": "Tx FIFO empty interruptenable", "bitOffset": 18, "bitWidth": 1}, {"name": "RXFIFOFIE", "description": "Rx FIFO full interruptenable", "bitOffset": 17, "bitWidth": 1}, {"name": "TXFIFOFIE", "description": "Tx FIFO full interruptenable", "bitOffset": 16, "bitWidth": 1}, {"name": "RXFIFOHFIE", "description": "Rx FIFO half full interruptenable", "bitOffset": 15, "bitWidth": 1}, {"name": "TXFIFOHEIE", "description": "Tx FIFO half empty interruptenable", "bitOffset": 14, "bitWidth": 1}, {"name": "RXACTIE", "description": "Data receive acting interruptenable", "bitOffset": 13, "bitWidth": 1}, {"name": "TXACTIE", "description": "Data transmit acting interruptenable", "bitOffset": 12, "bitWidth": 1}, {"name": "CMDACTIE", "description": "Command acting interruptenable", "bitOffset": 11, "bitWidth": 1}, {"name": "DBCKENDIE", "description": "Data block end interruptenable", "bitOffset": 10, "bitWidth": 1}, {"name": "STBITERRIE", "description": "Start bit error interruptenable", "bitOffset": 9, "bitWidth": 1}, {"name": "DATAENDIE", "description": "Data end interrupt enable", "bitOffset": 8, "bitWidth": 1}, {"name": "CMDSENTIE", "description": "Command sent interruptenable", "bitOffset": 7, "bitWidth": 1}, {"name": "CMDRENDIE", "description": "Command response received interruptenable", "bitOffset": 6, "bitWidth": 1}, {"name": "RXOVERRIE", "description": "Rx FIFO overrun error interruptenable", "bitOffset": 5, "bitWidth": 1}, {"name": "TXUNDERRIE", "description": "Tx FIFO underrun error interruptenable", "bitOffset": 4, "bitWidth": 1}, {"name": "DTIMEOUTIE", "description": "Data timeout interruptenable", "bitOffset": 3, "bitWidth": 1}, {"name": "CTIMEOUTIE", "description": "Command timeout interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "DCRCFAILIE", "description": "Data CRC fail interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "CCRCFAILIE", "description": "Command CRC fail interruptenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "FIFOCNT", "displayName": "FIFOCNT", "description": "FIFO counter register", "addressOffset": 72, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "FIFOCOUNT", "description": "Remaining number of words to be writtento or read from the FIFO.", "bitOffset": 0, "bitWidth": 24}}}, {"name": "FIFO", "displayName": "FIFO", "description": "data FIFO register", "addressOffset": 128, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "FIFOData", "description": "Receive and transmit FIFOdata", "bitOffset": 0, "bitWidth": 32}}}]}}, {"name": "SYSCFG", "description": "System configuration controller", "groupName": "SYSCFG", "baseAddress": 1073821696, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "MEMRM", "displayName": "MEMRM", "description": "memory remap register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "MEM_MODE", "description": "MEM_MODE", "bitOffset": 0, "bitWidth": 2}}}, {"name": "PMC", "displayName": "PMC", "description": "peripheral mode configurationregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ADC1DC2", "description": "ADC1DC2", "bitOffset": 16, "bitWidth": 1}}}, {"name": "EXTICR1", "displayName": "EXTICR1", "description": "external interrupt configuration register1", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "EXTI3", "description": "EXTI x configuration (x = 0 to3)", "bitOffset": 12, "bitWidth": 4}, {"name": "EXTI2", "description": "EXTI x configuration (x = 0 to3)", "bitOffset": 8, "bitWidth": 4}, {"name": "EXTI1", "description": "EXTI x configuration (x = 0 to3)", "bitOffset": 4, "bitWidth": 4}, {"name": "EXTI0", "description": "EXTI x configuration (x = 0 to3)", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "EXTICR2", "displayName": "EXTICR2", "description": "external interrupt configuration register2", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "EXTI7", "description": "EXTI x configuration (x = 4 to7)", "bitOffset": 12, "bitWidth": 4}, {"name": "EXTI6", "description": "EXTI x configuration (x = 4 to7)", "bitOffset": 8, "bitWidth": 4}, {"name": "EXTI5", "description": "EXTI x configuration (x = 4 to7)", "bitOffset": 4, "bitWidth": 4}, {"name": "EXTI4", "description": "EXTI x configuration (x = 4 to7)", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "EXTICR3", "displayName": "EXTICR3", "description": "external interrupt configuration register3", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "EXTI11", "description": "EXTI x configuration (x = 8 to11)", "bitOffset": 12, "bitWidth": 4}, {"name": "EXTI10", "description": "EXTI10", "bitOffset": 8, "bitWidth": 4}, {"name": "EXTI9", "description": "EXTI x configuration (x = 8 to11)", "bitOffset": 4, "bitWidth": 4}, {"name": "EXTI8", "description": "EXTI x configuration (x = 8 to11)", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "EXTICR4", "displayName": "EXTICR4", "description": "external interrupt configuration register4", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "EXTI15", "description": "EXTI x configuration (x = 12 to15)", "bitOffset": 12, "bitWidth": 4}, {"name": "EXTI14", "description": "EXTI x configuration (x = 12 to15)", "bitOffset": 8, "bitWidth": 4}, {"name": "EXTI13", "description": "EXTI x configuration (x = 12 to15)", "bitOffset": 4, "bitWidth": 4}, {"name": "EXTI12", "description": "EXTI x configuration (x = 12 to15)", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "CMPCR", "displayName": "CMPCR", "description": "Compensation cell controlregister", "addressOffset": 32, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "READY", "description": "READY", "bitOffset": 8, "bitWidth": 1}, {"name": "CMP_PD", "description": "Compensation cellpower-down", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "I2C_BUFOUT", "displayName": "I2C_BUFOUT", "description": "I2C_BUFOUT", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "I2C4SCL", "description": "I2C4SCL", "bitOffset": 0, "bitWidth": 1}, {"name": "I2C4SDA", "description": "I2C4SDA", "bitOffset": 1, "bitWidth": 1}]}}]}}, {"name": "TIM1", "description": "Advanced-timers", "groupName": "TIM", "baseAddress": 1073807360, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM1_CC", "description": "TIM1 Capture Compare interrupt", "value": 27}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "CMS", "description": "Center-aligned modeselection", "bitOffset": 5, "bitWidth": 2, "enumeratedValues": {"name": "CMS", "usage": "read-write", "enumeratedValue": [{"name": "EdgeAligned", "description": "The counter counts up or down depending on the direction bit", "value": 0}, {"name": "CenterAligned1", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.", "value": 1}, {"name": "CenterAligned2", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.", "value": 2}, {"name": "CenterAligned3", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.", "value": 3}]}}, {"name": "DIR", "description": "Direction", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "DIR", "usage": "read-write", "enumeratedValue": [{"name": "Up", "description": "Counter used as upcounter", "value": 0}, {"name": "Down", "description": "Counter used as downcounter", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OIS4", "description": "Output Idle state 4", "bitOffset": 14, "bitWidth": 1}, {"name": "OIS3N", "description": "Output Idle state 3", "bitOffset": 13, "bitWidth": 1}, {"name": "OIS3", "description": "Output Idle state 3", "bitOffset": 12, "bitWidth": 1}, {"name": "OIS2N", "description": "Output Idle state 2", "bitOffset": 11, "bitWidth": 1}, {"name": "OIS2", "description": "Output Idle state 2", "bitOffset": 10, "bitWidth": 1}, {"name": "OIS1N", "description": "Output Idle state 1", "bitOffset": 9, "bitWidth": 1}, {"name": "OIS1", "description": "Output Idle state 1", "bitOffset": 8, "bitWidth": 1}, {"name": "TI1S", "description": "TI1 selection", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "TI1S", "usage": "read-write", "enumeratedValue": [{"name": "Normal", "description": "The TIMx_CH1 pin is connected to TI1 input", "value": 0}, {"name": "XOR", "description": "The TIMx_CH1, CH2, CH3 pins are connected to TI1 input", "value": 1}]}}, {"name": "MMS", "description": "Master mode selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "MMS", "usage": "read-write", "enumeratedValue": [{"name": "Reset", "description": "The UG bit from the TIMx_EGR register is used as trigger output", "value": 0}, {"name": "Enable", "description": "The counter enable signal, CNT_EN, is used as trigger output", "value": 1}, {"name": "Update", "description": "The update event is selected as trigger output", "value": 2}, {"name": "ComparePulse", "description": "The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred", "value": 3}, {"name": "CompareOC1", "description": "OC1REF signal is used as trigger output", "value": 4}, {"name": "CompareOC2", "description": "OC2REF signal is used as trigger output", "value": 5}, {"name": "CompareOC3", "description": "OC3REF signal is used as trigger output", "value": 6}, {"name": "CompareOC4", "description": "OC4REF signal is used as trigger output", "value": 7}]}}, {"name": "CCDS", "description": "Capture/compare DMAselection", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "CCDS", "usage": "read-write", "enumeratedValue": [{"name": "OnCompare", "description": "CCx DMA request sent when CCx event occurs", "value": 0}, {"name": "OnUpdate", "description": "CCx DMA request sent when update event occurs", "value": 1}]}}, {"name": "CCUS", "description": "Capture/compare control updateselection", "bitOffset": 2, "bitWidth": 1}, {"name": "CCPC", "description": "Capture/compare preloadedcontrol", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "SMCR", "displayName": "SMCR", "description": "slave mode control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ETP", "description": "External trigger polarity", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ETP", "usage": "read-write", "enumeratedValue": [{"name": "NotInverted", "description": "ETR is noninverted, active at high level or rising edge", "value": 0}, {"name": "Inverted", "description": "ETR is inverted, active at low level or falling edge", "value": 1}]}}, {"name": "ECE", "description": "External clock enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "ECE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "External clock mode 2 disabled", "value": 0}, {"name": "Enabled", "description": "External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.", "value": 1}]}}, {"name": "ETPS", "description": "External trigger prescaler", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"name": "ETPS", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "Prescaler OFF", "value": 0}, {"name": "Div2", "description": "ETRP frequency divided by 2", "value": 1}, {"name": "Div4", "description": "ETRP frequency divided by 4", "value": 2}, {"name": "Div8", "description": "ETRP frequency divided by 8", "value": 3}]}}, {"name": "ETF", "description": "External trigger filter", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"name": "ETF", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "MSM", "description": "Master/Slave mode", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "MSM", "usage": "read-write", "enumeratedValue": [{"name": "NoSync", "description": "No action", "value": 0}, {"name": "Sync", "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.", "value": 1}]}}, {"name": "TS", "description": "Trigger selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "TS", "usage": "read-write", "enumeratedValue": [{"name": "ITR0", "description": "Internal Trigger 0 (ITR0)", "value": 0}, {"name": "ITR1", "description": "Internal Trigger 1 (ITR1)", "value": 1}, {"name": "ITR2", "description": "Internal Trigger 2 (ITR2)", "value": 2}, {"name": "TI1F_ED", "description": "TI1 Edge Detector (TI1F_ED)", "value": 4}, {"name": "TI1FP1", "description": "Filtered Timer Input 1 (TI1FP1)", "value": 5}, {"name": "TI2FP2", "description": "Filtered Timer Input 2 (TI2FP2)", "value": 6}, {"name": "ETRF", "description": "External Trigger input (ETRF)", "value": 7}]}}, {"name": "SMS", "description": "Slave mode selection", "bitOffset": 0, "bitWidth": 3, "enumeratedValues": {"name": "SMS", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Slave mode disabled - if CEN = \u00e2\u20ac\u02dc1 then the prescaler is clocked directly by the internal clock.", "value": 0}, {"name": "Encoder_Mode_1", "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.", "value": 1}, {"name": "Encoder_Mode_2", "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.", "value": 2}, {"name": "Encoder_Mode_3", "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.", "value": 3}, {"name": "Reset_Mode", "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.", "value": 4}, {"name": "Gated_Mode", "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.", "value": 5}, {"name": "Trigger_Mode", "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.", "value": 6}, {"name": "Ext_Clock_Mode", "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.", "value": 7}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TDE", "description": "Trigger DMA request enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "TDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Trigger DMA request enabled", "value": 1}]}}, {"name": "COMDE", "description": "COM DMA request enable", "bitOffset": 13, "bitWidth": 1}, {"name": "CC4DE", "description": "Capture/Compare 4 DMA requestenable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "CC4DE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx DMA request disabled", "value": 0}, {"name": "Enabled", "description": "CCx DMA request enabled", "value": 1}]}}, {"name": "CC3DE", "description": "Capture/Compare 3 DMA requestenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC2DE", "description": "Capture/Compare 2 DMA requestenable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC1DE", "description": "Capture/Compare 1 DMA requestenable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "UDE", "description": "Update DMA request enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "UDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Update DMA request enabled", "value": 1}]}}, {"name": "BIE", "description": "Break interrupt enable", "bitOffset": 7, "bitWidth": 1}, {"name": "TIE", "description": "Trigger interrupt enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Trigger interrupt enabled", "value": 1}]}}, {"name": "COMIE", "description": "COM interrupt enable", "bitOffset": 5, "bitWidth": 1}, {"name": "CC4IE", "description": "Capture/Compare 4 interruptenable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4IE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx interrupt disabled", "value": 0}, {"name": "Enabled", "description": "CCx interrupt enabled", "value": 1}]}}, {"name": "CC3IE", "description": "Capture/Compare 3 interruptenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC2IE", "description": "Capture/Compare 2 interruptenable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4OF", "description": "Capture/Compare 4 overcaptureflag", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": [{"name": "CC4OFR", "usage": "read", "enumeratedValue": {"name": "Overcapture", "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set", "value": 1}}, {"name": "CC4OFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3OF", "description": "Capture/Compare 3 overcaptureflag", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC2OF", "description": "Capture/compare 2 overcaptureflag", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "BIF", "description": "Break interrupt flag", "bitOffset": 7, "bitWidth": 1}, {"name": "TIF", "description": "Trigger interrupt flag", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": [{"name": "TIFR", "usage": "read", "enumeratedValue": [{"name": "NoTrigger", "description": "No trigger event occurred", "value": 0}, {"name": "Trigger", "description": "Trigger interrupt pending", "value": 1}]}, {"name": "TIFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "COMIF", "description": "COM interrupt flag", "bitOffset": 5, "bitWidth": 1}, {"name": "CC4IF", "description": "Capture/Compare 4 interruptflag", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": [{"name": "CC4IFR", "usage": "read", "enumeratedValue": {"name": "Match", "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.", "value": 1}}, {"name": "CC4IFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3IF", "description": "Capture/Compare 3 interruptflag", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC2IF", "description": "Capture/Compare 2 interruptflag", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "BG", "description": "Break generation", "bitOffset": 7, "bitWidth": 1}, {"name": "TG", "description": "Trigger generation", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TGW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.", "value": 1}}}, {"name": "COMG", "description": "Capture/Compare control updategeneration", "bitOffset": 5, "bitWidth": 1}, {"name": "CC4G", "description": "Capture/compare 4generation", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4GW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.", "value": 1}}}, {"name": "CC3G", "description": "Capture/compare 3generation", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC2G", "description": "Capture/compare 2generation", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC2CE", "description": "Output Compare 2 clearenable", "bitOffset": 15, "bitWidth": 1}, {"name": "OC2M", "description": "Output Compare 2 mode", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC2M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC2PE", "description": "Output Compare 2 preloadenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC2PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR2 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC2FE", "description": "Output Compare 2 fastenable", "bitOffset": 10, "bitWidth": 1}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC2 channel is configured as output", "value": 0}}}, {"name": "OC1CE", "description": "Output Compare 1 clearenable", "bitOffset": 7, "bitWidth": 1}, {"name": "OC1M", "description": "Output Compare 1 mode", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC2M"}}, {"name": "OC1PE", "description": "Output Compare 1 preloadenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC1PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC1FE", "description": "Output Compare 1 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC1 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC2F", "description": "Input capture 2 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC2PSC", "description": "Input capture 2 prescaler", "bitOffset": 10, "bitWidth": 2}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": [{"name": "TI2", "description": "CC2 channel is configured as input, IC2 is mapped on TI2", "value": 1}, {"name": "TI1", "description": "CC2 channel is configured as input, IC2 is mapped on TI1", "value": 2}, {"name": "TRC", "description": "CC2 channel is configured as input, IC2 is mapped on TRC", "value": 3}]}}, {"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"name": "IC1F", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": [{"name": "TI1", "description": "CC1 channel is configured as input, IC1 is mapped on TI1", "value": 1}, {"name": "TI2", "description": "CC1 channel is configured as input, IC1 is mapped on TI2", "value": 2}, {"name": "TRC", "description": "CC1 channel is configured as input, IC1 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCMR2_Output", "displayName": "CCMR2_Output", "description": "capture/compare mode register 2 (outputmode)", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC4CE", "description": "Output compare 4 clearenable", "bitOffset": 15, "bitWidth": 1}, {"name": "OC4M", "description": "Output compare 4 mode", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC4M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC4PE", "description": "Output compare 4 preloadenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC4PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR4 disabled. New values written to CCR4 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR4 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC4FE", "description": "Output compare 4 fastenable", "bitOffset": 10, "bitWidth": 1}, {"name": "CC4S", "description": "Capture/Compare 4selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC4 channel is configured as output", "value": 0}}}, {"name": "OC3CE", "description": "Output compare 3 clearenable", "bitOffset": 7, "bitWidth": 1}, {"name": "OC3M", "description": "Output compare 3 mode", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC4M"}}, {"name": "OC3PE", "description": "Output compare 3 preloadenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC3PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR3 disabled. New values written to CCR3 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR3 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC3FE", "description": "Output compare 3 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC3S", "description": "Capture/Compare 3selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC3 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR2_Input", "displayName": "CCMR2_Input", "description": "capture/compare mode register 2 (inputmode)", "alternateRegister": "CCMR2_Output", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC4F", "description": "Input capture 4 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC4PSC", "description": "Input capture 4 prescaler", "bitOffset": 10, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC4S", "description": "Capture/Compare 4selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": [{"name": "TI4", "description": "CC4 channel is configured as input, IC4 is mapped on TI4", "value": 1}, {"name": "TI3", "description": "CC4 channel is configured as input, IC4 is mapped on TI3", "value": 2}, {"name": "TRC", "description": "CC4 channel is configured as input, IC4 is mapped on TRC", "value": 3}]}}, {"name": "IC3F", "description": "Input capture 3 filter", "bitOffset": 4, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC3PSC", "description": "Input capture 3 prescaler", "bitOffset": 2, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC3S", "description": "Capture/compare 3selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": [{"name": "TI3", "description": "CC3 channel is configured as input, IC3 is mapped on TI3", "value": 1}, {"name": "TI4", "description": "CC3 channel is configured as input, IC3 is mapped on TI4", "value": 2}, {"name": "TRC", "description": "CC3 channel is configured as input, IC3 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 13, "bitWidth": 1}, {"name": "CC4E", "description": "Capture/Compare 4 outputenable", "bitOffset": 12, "bitWidth": 1}, {"name": "CC3NP", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 11, "bitWidth": 1}, {"name": "CC3NE", "description": "Capture/Compare 3 complementary outputenable", "bitOffset": 10, "bitWidth": 1}, {"name": "CC3P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 9, "bitWidth": 1}, {"name": "CC3E", "description": "Capture/Compare 3 outputenable", "bitOffset": 8, "bitWidth": 1}, {"name": "CC2NP", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 7, "bitWidth": 1}, {"name": "CC2NE", "description": "Capture/Compare 2 complementary outputenable", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2P", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 5, "bitWidth": 1}, {"name": "CC2E", "description": "Capture/Compare 2 outputenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1NE", "description": "Capture/Compare 1 complementary outputenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "counter value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16}}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 4}, {"name": "DCR", "displayName": "DCR", "description": "DMA control register", "addressOffset": 72, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBL", "description": "DMA burst length", "bitOffset": 8, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "DBA", "description": "DMA base address", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 31}}}]}}, {"name": "DMAR", "displayName": "DMAR", "description": "DMA address for full transfer", "addressOffset": 76, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DMAB", "description": "DMA register for burstaccesses", "bitOffset": 0, "bitWidth": 16}}}, {"name": "RCR", "displayName": "RCR", "description": "repetition counter register", "addressOffset": 48, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "REP", "description": "Repetition counter value", "bitOffset": 0, "bitWidth": 8}}}, {"name": "BDTR", "displayName": "BDTR", "description": "break and dead-time register", "addressOffset": 68, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MOE", "description": "Main output enable", "bitOffset": 15, "bitWidth": 1}, {"name": "AOE", "description": "Automatic output enable", "bitOffset": 14, "bitWidth": 1}, {"name": "BKP", "description": "Break polarity", "bitOffset": 13, "bitWidth": 1}, {"name": "BKE", "description": "Break enable", "bitOffset": 12, "bitWidth": 1}, {"name": "OSSR", "description": "Off-state selection for Runmode", "bitOffset": 11, "bitWidth": 1}, {"name": "OSSI", "description": "Off-state selection for Idlemode", "bitOffset": 10, "bitWidth": 1}, {"name": "LOCK", "description": "Lock configuration", "bitOffset": 8, "bitWidth": 2}, {"name": "DTG", "description": "Dead-time generator setup", "bitOffset": 0, "bitWidth": 8}]}}]}}, {"@derivedFrom": "TIM1", "name": "TIM8", "baseAddress": 1073808384}, {"name": "TIM10", "description": "General-purpose-timers", "groupName": "TIM", "baseAddress": 1073824768, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM1_UP_TIM10", "description": "TIM1 Update interrupt and TIM10 globalinterrupt", "value": 25}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC1M", "description": "Output Compare 1 mode", "bitOffset": 4, "bitWidth": 3}, {"name": "OC1PE", "description": "Output Compare 1 preloadenable", "bitOffset": 3, "bitWidth": 1}, {"name": "OC1FE", "description": "Output Compare 1 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "counter value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16}}, "dim": 1, "dimIndex": "1-1", "dimIncrement": 0}]}}, {"name": "TIM11", "description": "General-purpose-timers", "groupName": "TIM", "baseAddress": 1073825792, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM1_TRG_COM_TIM11", "description": "TIM1 Trigger and Commutation interrupts andTIM11 global interrupt", "value": 26}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC1M", "description": "Output Compare 1 mode", "bitOffset": 4, "bitWidth": 3}, {"name": "OC1PE", "description": "Output Compare 1 preloadenable", "bitOffset": 3, "bitWidth": 1}, {"name": "OC1FE", "description": "Output Compare 1 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "counter value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16}}, "dim": 1, "dimIndex": "1-1", "dimIncrement": 0}, {"name": "OR", "displayName": "OR", "description": "option register", "addressOffset": 80, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "RMP", "description": "Input 1 remappingcapability", "bitOffset": 0, "bitWidth": 2}}}]}}, {"name": "TIM2", "description": "General purpose timers", "groupName": "TIM", "baseAddress": 1073741824, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM2", "description": "TIM2 global interrupt", "value": 28}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "CMS", "description": "Center-aligned modeselection", "bitOffset": 5, "bitWidth": 2, "enumeratedValues": {"name": "CMS", "usage": "read-write", "enumeratedValue": [{"name": "EdgeAligned", "description": "The counter counts up or down depending on the direction bit", "value": 0}, {"name": "CenterAligned1", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.", "value": 1}, {"name": "CenterAligned2", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.", "value": 2}, {"name": "CenterAligned3", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.", "value": 3}]}}, {"name": "DIR", "description": "Direction", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "DIR", "usage": "read-write", "enumeratedValue": [{"name": "Up", "description": "Counter used as upcounter", "value": 0}, {"name": "Down", "description": "Counter used as downcounter", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TI1S", "description": "TI1 selection", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "TI1S", "usage": "read-write", "enumeratedValue": [{"name": "Normal", "description": "The TIMx_CH1 pin is connected to TI1 input", "value": 0}, {"name": "XOR", "description": "The TIMx_CH1, CH2, CH3 pins are connected to TI1 input", "value": 1}]}}, {"name": "MMS", "description": "Master mode selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "MMS", "usage": "read-write", "enumeratedValue": [{"name": "Reset", "description": "The UG bit from the TIMx_EGR register is used as trigger output", "value": 0}, {"name": "Enable", "description": "The counter enable signal, CNT_EN, is used as trigger output", "value": 1}, {"name": "Update", "description": "The update event is selected as trigger output", "value": 2}, {"name": "ComparePulse", "description": "The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred", "value": 3}, {"name": "CompareOC1", "description": "OC1REF signal is used as trigger output", "value": 4}, {"name": "CompareOC2", "description": "OC2REF signal is used as trigger output", "value": 5}, {"name": "CompareOC3", "description": "OC3REF signal is used as trigger output", "value": 6}, {"name": "CompareOC4", "description": "OC4REF signal is used as trigger output", "value": 7}]}}, {"name": "CCDS", "description": "Capture/compare DMAselection", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "CCDS", "usage": "read-write", "enumeratedValue": [{"name": "OnCompare", "description": "CCx DMA request sent when CCx event occurs", "value": 0}, {"name": "OnUpdate", "description": "CCx DMA request sent when update event occurs", "value": 1}]}}]}}, {"name": "SMCR", "displayName": "SMCR", "description": "slave mode control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ETP", "description": "External trigger polarity", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ETP", "usage": "read-write", "enumeratedValue": [{"name": "NotInverted", "description": "ETR is noninverted, active at high level or rising edge", "value": 0}, {"name": "Inverted", "description": "ETR is inverted, active at low level or falling edge", "value": 1}]}}, {"name": "ECE", "description": "External clock enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "ECE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "External clock mode 2 disabled", "value": 0}, {"name": "Enabled", "description": "External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.", "value": 1}]}}, {"name": "ETPS", "description": "External trigger prescaler", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"name": "ETPS", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "Prescaler OFF", "value": 0}, {"name": "Div2", "description": "ETRP frequency divided by 2", "value": 1}, {"name": "Div4", "description": "ETRP frequency divided by 4", "value": 2}, {"name": "Div8", "description": "ETRP frequency divided by 8", "value": 3}]}}, {"name": "ETF", "description": "External trigger filter", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"name": "ETF", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "MSM", "description": "Master/Slave mode", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "MSM", "usage": "read-write", "enumeratedValue": [{"name": "NoSync", "description": "No action", "value": 0}, {"name": "Sync", "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.", "value": 1}]}}, {"name": "TS", "description": "Trigger selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "TS", "usage": "read-write", "enumeratedValue": [{"name": "ITR0", "description": "Internal Trigger 0 (ITR0)", "value": 0}, {"name": "ITR1", "description": "Internal Trigger 1 (ITR1)", "value": 1}, {"name": "ITR2", "description": "Internal Trigger 2 (ITR2)", "value": 2}, {"name": "TI1F_ED", "description": "TI1 Edge Detector (TI1F_ED)", "value": 4}, {"name": "TI1FP1", "description": "Filtered Timer Input 1 (TI1FP1)", "value": 5}, {"name": "TI2FP2", "description": "Filtered Timer Input 2 (TI2FP2)", "value": 6}, {"name": "ETRF", "description": "External Trigger input (ETRF)", "value": 7}]}}, {"name": "SMS", "description": "Slave mode selection", "bitOffset": 0, "bitWidth": 3, "enumeratedValues": {"name": "SMS", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Slave mode disabled - if CEN = \u00e2\u20ac\u02dc1 then the prescaler is clocked directly by the internal clock.", "value": 0}, {"name": "Encoder_Mode_1", "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.", "value": 1}, {"name": "Encoder_Mode_2", "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.", "value": 2}, {"name": "Encoder_Mode_3", "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.", "value": 3}, {"name": "Reset_Mode", "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.", "value": 4}, {"name": "Gated_Mode", "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.", "value": 5}, {"name": "Trigger_Mode", "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.", "value": 6}, {"name": "Ext_Clock_Mode", "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.", "value": 7}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TDE", "description": "Trigger DMA request enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "TDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Trigger DMA request enabled", "value": 1}]}}, {"name": "CC4DE", "description": "Capture/Compare 4 DMA requestenable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "CC4DE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx DMA request disabled", "value": 0}, {"name": "Enabled", "description": "CCx DMA request enabled", "value": 1}]}}, {"name": "CC3DE", "description": "Capture/Compare 3 DMA requestenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC2DE", "description": "Capture/Compare 2 DMA requestenable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC1DE", "description": "Capture/Compare 1 DMA requestenable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "UDE", "description": "Update DMA request enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "UDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Update DMA request enabled", "value": 1}]}}, {"name": "TIE", "description": "Trigger interrupt enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Trigger interrupt enabled", "value": 1}]}}, {"name": "CC4IE", "description": "Capture/Compare 4 interruptenable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4IE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx interrupt disabled", "value": 0}, {"name": "Enabled", "description": "CCx interrupt enabled", "value": 1}]}}, {"name": "CC3IE", "description": "Capture/Compare 3 interruptenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC2IE", "description": "Capture/Compare 2 interruptenable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4OF", "description": "Capture/Compare 4 overcaptureflag", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": [{"name": "CC4OFR", "usage": "read", "enumeratedValue": {"name": "Overcapture", "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set", "value": 1}}, {"name": "CC4OFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3OF", "description": "Capture/Compare 3 overcaptureflag", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC2OF", "description": "Capture/compare 2 overcaptureflag", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "TIF", "description": "Trigger interrupt flag", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": [{"name": "TIFR", "usage": "read", "enumeratedValue": [{"name": "NoTrigger", "description": "No trigger event occurred", "value": 0}, {"name": "Trigger", "description": "Trigger interrupt pending", "value": 1}]}, {"name": "TIFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC4IF", "description": "Capture/Compare 4 interruptflag", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": [{"name": "CC4IFR", "usage": "read", "enumeratedValue": {"name": "Match", "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.", "value": 1}}, {"name": "CC4IFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3IF", "description": "Capture/Compare 3 interruptflag", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC2IF", "description": "Capture/Compare 2 interruptflag", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "TG", "description": "Trigger generation", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TGW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.", "value": 1}}}, {"name": "CC4G", "description": "Capture/compare 4generation", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4GW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.", "value": 1}}}, {"name": "CC3G", "description": "Capture/compare 3generation", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC2G", "description": "Capture/compare 2generation", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC2CE", "description": "OC2CE", "bitOffset": 15, "bitWidth": 1}, {"name": "OC2M", "description": "OC2M", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC2M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC2PE", "description": "OC2PE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC2PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR2 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC2FE", "description": "OC2FE", "bitOffset": 10, "bitWidth": 1}, {"name": "CC2S", "description": "CC2S", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC2 channel is configured as output", "value": 0}}}, {"name": "OC1CE", "description": "OC1CE", "bitOffset": 7, "bitWidth": 1}, {"name": "OC1M", "description": "OC1M", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC2M"}}, {"name": "OC1PE", "description": "OC1PE", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC1PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC1FE", "description": "OC1FE", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "CC1S", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC1 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC2F", "description": "Input capture 2 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC2PSC", "description": "Input capture 2 prescaler", "bitOffset": 10, "bitWidth": 2}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": [{"name": "TI2", "description": "CC2 channel is configured as input, IC2 is mapped on TI2", "value": 1}, {"name": "TI1", "description": "CC2 channel is configured as input, IC2 is mapped on TI1", "value": 2}, {"name": "TRC", "description": "CC2 channel is configured as input, IC2 is mapped on TRC", "value": 3}]}}, {"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"name": "IC1F", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": [{"name": "TI1", "description": "CC1 channel is configured as input, IC1 is mapped on TI1", "value": 1}, {"name": "TI2", "description": "CC1 channel is configured as input, IC1 is mapped on TI2", "value": 2}, {"name": "TRC", "description": "CC1 channel is configured as input, IC1 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCMR2_Output", "displayName": "CCMR2_Output", "description": "capture/compare mode register 2 (outputmode)", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC4CE", "description": "O24CE", "bitOffset": 15, "bitWidth": 1}, {"name": "OC4M", "description": "OC4M", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC4M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC4PE", "description": "OC4PE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC4PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR4 disabled. New values written to CCR4 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR4 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC4FE", "description": "OC4FE", "bitOffset": 10, "bitWidth": 1}, {"name": "CC4S", "description": "CC4S", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC4 channel is configured as output", "value": 0}}}, {"name": "OC3CE", "description": "OC3CE", "bitOffset": 7, "bitWidth": 1}, {"name": "OC3M", "description": "OC3M", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC4M"}}, {"name": "OC3PE", "description": "OC3PE", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC3PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR3 disabled. New values written to CCR3 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR3 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC3FE", "description": "OC3FE", "bitOffset": 2, "bitWidth": 1}, {"name": "CC3S", "description": "CC3S", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC3 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR2_Input", "displayName": "CCMR2_Input", "description": "capture/compare mode register 2 (inputmode)", "alternateRegister": "CCMR2_Output", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC4F", "description": "Input capture 4 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC4PSC", "description": "Input capture 4 prescaler", "bitOffset": 10, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC4S", "description": "Capture/Compare 4selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": [{"name": "TI4", "description": "CC4 channel is configured as input, IC4 is mapped on TI4", "value": 1}, {"name": "TI3", "description": "CC4 channel is configured as input, IC4 is mapped on TI3", "value": 2}, {"name": "TRC", "description": "CC4 channel is configured as input, IC4 is mapped on TRC", "value": 3}]}}, {"name": "IC3F", "description": "Input capture 3 filter", "bitOffset": 4, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC3PSC", "description": "Input capture 3 prescaler", "bitOffset": 2, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC3S", "description": "Capture/compare 3selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": [{"name": "TI3", "description": "CC3 channel is configured as input, IC3 is mapped on TI3", "value": 1}, {"name": "TI4", "description": "CC3 channel is configured as input, IC3 is mapped on TI4", "value": 2}, {"name": "TRC", "description": "CC3 channel is configured as input, IC3 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4NP", "description": "Capture/Compare 4 outputPolarity", "bitOffset": 15, "bitWidth": 1}, {"name": "CC4P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 13, "bitWidth": 1}, {"name": "CC4E", "description": "Capture/Compare 4 outputenable", "bitOffset": 12, "bitWidth": 1}, {"name": "CC3NP", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 11, "bitWidth": 1}, {"name": "CC3P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 9, "bitWidth": 1}, {"name": "CC3E", "description": "Capture/Compare 3 outputenable", "bitOffset": 8, "bitWidth": 1}, {"name": "CC2NP", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 7, "bitWidth": 1}, {"name": "CC2P", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 5, "bitWidth": 1}, {"name": "CC2E", "description": "Capture/Compare 2 outputenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "Counter value", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 4}, {"name": "DCR", "displayName": "DCR", "description": "DMA control register", "addressOffset": 72, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBL", "description": "DMA burst length", "bitOffset": 8, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "DBA", "description": "DMA base address", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 31}}}]}}, {"name": "DMAR", "displayName": "DMAR", "description": "DMA address for full transfer", "addressOffset": 76, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DMAB", "description": "DMA register for burstaccesses", "bitOffset": 0, "bitWidth": 16}}}, {"name": "OR", "displayName": "OR", "description": "TIM5 option register", "addressOffset": 80, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ITR1_RMP", "description": "Timer Input 4 remap", "bitOffset": 10, "bitWidth": 2}}}]}}, {"name": "TIM3", "description": "General purpose timers", "groupName": "TIM", "baseAddress": 1073742848, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM3", "description": "TIM3 global interrupt", "value": 29}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "CMS", "description": "Center-aligned modeselection", "bitOffset": 5, "bitWidth": 2, "enumeratedValues": {"name": "CMS", "usage": "read-write", "enumeratedValue": [{"name": "EdgeAligned", "description": "The counter counts up or down depending on the direction bit", "value": 0}, {"name": "CenterAligned1", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.", "value": 1}, {"name": "CenterAligned2", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.", "value": 2}, {"name": "CenterAligned3", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.", "value": 3}]}}, {"name": "DIR", "description": "Direction", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "DIR", "usage": "read-write", "enumeratedValue": [{"name": "Up", "description": "Counter used as upcounter", "value": 0}, {"name": "Down", "description": "Counter used as downcounter", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TI1S", "description": "TI1 selection", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "TI1S", "usage": "read-write", "enumeratedValue": [{"name": "Normal", "description": "The TIMx_CH1 pin is connected to TI1 input", "value": 0}, {"name": "XOR", "description": "The TIMx_CH1, CH2, CH3 pins are connected to TI1 input", "value": 1}]}}, {"name": "MMS", "description": "Master mode selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "MMS", "usage": "read-write", "enumeratedValue": [{"name": "Reset", "description": "The UG bit from the TIMx_EGR register is used as trigger output", "value": 0}, {"name": "Enable", "description": "The counter enable signal, CNT_EN, is used as trigger output", "value": 1}, {"name": "Update", "description": "The update event is selected as trigger output", "value": 2}, {"name": "ComparePulse", "description": "The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred", "value": 3}, {"name": "CompareOC1", "description": "OC1REF signal is used as trigger output", "value": 4}, {"name": "CompareOC2", "description": "OC2REF signal is used as trigger output", "value": 5}, {"name": "CompareOC3", "description": "OC3REF signal is used as trigger output", "value": 6}, {"name": "CompareOC4", "description": "OC4REF signal is used as trigger output", "value": 7}]}}, {"name": "CCDS", "description": "Capture/compare DMAselection", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "CCDS", "usage": "read-write", "enumeratedValue": [{"name": "OnCompare", "description": "CCx DMA request sent when CCx event occurs", "value": 0}, {"name": "OnUpdate", "description": "CCx DMA request sent when update event occurs", "value": 1}]}}]}}, {"name": "SMCR", "displayName": "SMCR", "description": "slave mode control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ETP", "description": "External trigger polarity", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ETP", "usage": "read-write", "enumeratedValue": [{"name": "NotInverted", "description": "ETR is noninverted, active at high level or rising edge", "value": 0}, {"name": "Inverted", "description": "ETR is inverted, active at low level or falling edge", "value": 1}]}}, {"name": "ECE", "description": "External clock enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "ECE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "External clock mode 2 disabled", "value": 0}, {"name": "Enabled", "description": "External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.", "value": 1}]}}, {"name": "ETPS", "description": "External trigger prescaler", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"name": "ETPS", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "Prescaler OFF", "value": 0}, {"name": "Div2", "description": "ETRP frequency divided by 2", "value": 1}, {"name": "Div4", "description": "ETRP frequency divided by 4", "value": 2}, {"name": "Div8", "description": "ETRP frequency divided by 8", "value": 3}]}}, {"name": "ETF", "description": "External trigger filter", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"name": "ETF", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "MSM", "description": "Master/Slave mode", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "MSM", "usage": "read-write", "enumeratedValue": [{"name": "NoSync", "description": "No action", "value": 0}, {"name": "Sync", "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.", "value": 1}]}}, {"name": "TS", "description": "Trigger selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "TS", "usage": "read-write", "enumeratedValue": [{"name": "ITR0", "description": "Internal Trigger 0 (ITR0)", "value": 0}, {"name": "ITR1", "description": "Internal Trigger 1 (ITR1)", "value": 1}, {"name": "ITR2", "description": "Internal Trigger 2 (ITR2)", "value": 2}, {"name": "TI1F_ED", "description": "TI1 Edge Detector (TI1F_ED)", "value": 4}, {"name": "TI1FP1", "description": "Filtered Timer Input 1 (TI1FP1)", "value": 5}, {"name": "TI2FP2", "description": "Filtered Timer Input 2 (TI2FP2)", "value": 6}, {"name": "ETRF", "description": "External Trigger input (ETRF)", "value": 7}]}}, {"name": "SMS", "description": "Slave mode selection", "bitOffset": 0, "bitWidth": 3, "enumeratedValues": {"name": "SMS", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Slave mode disabled - if CEN = \u00e2\u20ac\u02dc1 then the prescaler is clocked directly by the internal clock.", "value": 0}, {"name": "Encoder_Mode_1", "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.", "value": 1}, {"name": "Encoder_Mode_2", "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.", "value": 2}, {"name": "Encoder_Mode_3", "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.", "value": 3}, {"name": "Reset_Mode", "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.", "value": 4}, {"name": "Gated_Mode", "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.", "value": 5}, {"name": "Trigger_Mode", "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.", "value": 6}, {"name": "Ext_Clock_Mode", "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.", "value": 7}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TDE", "description": "Trigger DMA request enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "TDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Trigger DMA request enabled", "value": 1}]}}, {"name": "CC4DE", "description": "Capture/Compare 4 DMA requestenable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "CC4DE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx DMA request disabled", "value": 0}, {"name": "Enabled", "description": "CCx DMA request enabled", "value": 1}]}}, {"name": "CC3DE", "description": "Capture/Compare 3 DMA requestenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC2DE", "description": "Capture/Compare 2 DMA requestenable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC1DE", "description": "Capture/Compare 1 DMA requestenable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "UDE", "description": "Update DMA request enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "UDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Update DMA request enabled", "value": 1}]}}, {"name": "TIE", "description": "Trigger interrupt enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Trigger interrupt enabled", "value": 1}]}}, {"name": "CC4IE", "description": "Capture/Compare 4 interruptenable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4IE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx interrupt disabled", "value": 0}, {"name": "Enabled", "description": "CCx interrupt enabled", "value": 1}]}}, {"name": "CC3IE", "description": "Capture/Compare 3 interruptenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC2IE", "description": "Capture/Compare 2 interruptenable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4OF", "description": "Capture/Compare 4 overcaptureflag", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": [{"name": "CC4OFR", "usage": "read", "enumeratedValue": {"name": "Overcapture", "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set", "value": 1}}, {"name": "CC4OFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3OF", "description": "Capture/Compare 3 overcaptureflag", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC2OF", "description": "Capture/compare 2 overcaptureflag", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "TIF", "description": "Trigger interrupt flag", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": [{"name": "TIFR", "usage": "read", "enumeratedValue": [{"name": "NoTrigger", "description": "No trigger event occurred", "value": 0}, {"name": "Trigger", "description": "Trigger interrupt pending", "value": 1}]}, {"name": "TIFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC4IF", "description": "Capture/Compare 4 interruptflag", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": [{"name": "CC4IFR", "usage": "read", "enumeratedValue": {"name": "Match", "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.", "value": 1}}, {"name": "CC4IFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3IF", "description": "Capture/Compare 3 interruptflag", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC2IF", "description": "Capture/Compare 2 interruptflag", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "TG", "description": "Trigger generation", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TGW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.", "value": 1}}}, {"name": "CC4G", "description": "Capture/compare 4generation", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4GW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.", "value": 1}}}, {"name": "CC3G", "description": "Capture/compare 3generation", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC2G", "description": "Capture/compare 2generation", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC2CE", "description": "OC2CE", "bitOffset": 15, "bitWidth": 1}, {"name": "OC2M", "description": "OC2M", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC2M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC2PE", "description": "OC2PE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC2PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR2 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC2FE", "description": "OC2FE", "bitOffset": 10, "bitWidth": 1}, {"name": "CC2S", "description": "CC2S", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC2 channel is configured as output", "value": 0}}}, {"name": "OC1CE", "description": "OC1CE", "bitOffset": 7, "bitWidth": 1}, {"name": "OC1M", "description": "OC1M", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC2M"}}, {"name": "OC1PE", "description": "OC1PE", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC1PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC1FE", "description": "OC1FE", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "CC1S", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC1 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC2F", "description": "Input capture 2 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC2PSC", "description": "Input capture 2 prescaler", "bitOffset": 10, "bitWidth": 2}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": [{"name": "TI2", "description": "CC2 channel is configured as input, IC2 is mapped on TI2", "value": 1}, {"name": "TI1", "description": "CC2 channel is configured as input, IC2 is mapped on TI1", "value": 2}, {"name": "TRC", "description": "CC2 channel is configured as input, IC2 is mapped on TRC", "value": 3}]}}, {"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"name": "IC1F", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": [{"name": "TI1", "description": "CC1 channel is configured as input, IC1 is mapped on TI1", "value": 1}, {"name": "TI2", "description": "CC1 channel is configured as input, IC1 is mapped on TI2", "value": 2}, {"name": "TRC", "description": "CC1 channel is configured as input, IC1 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCMR2_Output", "displayName": "CCMR2_Output", "description": "capture/compare mode register 2 (outputmode)", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC4CE", "description": "O24CE", "bitOffset": 15, "bitWidth": 1}, {"name": "OC4M", "description": "OC4M", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC4M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC4PE", "description": "OC4PE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC4PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR4 disabled. New values written to CCR4 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR4 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC4FE", "description": "OC4FE", "bitOffset": 10, "bitWidth": 1}, {"name": "CC4S", "description": "CC4S", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC4 channel is configured as output", "value": 0}}}, {"name": "OC3CE", "description": "OC3CE", "bitOffset": 7, "bitWidth": 1}, {"name": "OC3M", "description": "OC3M", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC4M"}}, {"name": "OC3PE", "description": "OC3PE", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC3PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR3 disabled. New values written to CCR3 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR3 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC3FE", "description": "OC3FE", "bitOffset": 2, "bitWidth": 1}, {"name": "CC3S", "description": "CC3S", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC3 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR2_Input", "displayName": "CCMR2_Input", "description": "capture/compare mode register 2 (inputmode)", "alternateRegister": "CCMR2_Output", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC4F", "description": "Input capture 4 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC4PSC", "description": "Input capture 4 prescaler", "bitOffset": 10, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC4S", "description": "Capture/Compare 4selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": [{"name": "TI4", "description": "CC4 channel is configured as input, IC4 is mapped on TI4", "value": 1}, {"name": "TI3", "description": "CC4 channel is configured as input, IC4 is mapped on TI3", "value": 2}, {"name": "TRC", "description": "CC4 channel is configured as input, IC4 is mapped on TRC", "value": 3}]}}, {"name": "IC3F", "description": "Input capture 3 filter", "bitOffset": 4, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC3PSC", "description": "Input capture 3 prescaler", "bitOffset": 2, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC3S", "description": "Capture/compare 3selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": [{"name": "TI3", "description": "CC3 channel is configured as input, IC3 is mapped on TI3", "value": 1}, {"name": "TI4", "description": "CC3 channel is configured as input, IC3 is mapped on TI4", "value": 2}, {"name": "TRC", "description": "CC3 channel is configured as input, IC3 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4NP", "description": "Capture/Compare 4 outputPolarity", "bitOffset": 15, "bitWidth": 1}, {"name": "CC4P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 13, "bitWidth": 1}, {"name": "CC4E", "description": "Capture/Compare 4 outputenable", "bitOffset": 12, "bitWidth": 1}, {"name": "CC3NP", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 11, "bitWidth": 1}, {"name": "CC3P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 9, "bitWidth": 1}, {"name": "CC3E", "description": "Capture/Compare 3 outputenable", "bitOffset": 8, "bitWidth": 1}, {"name": "CC2NP", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 7, "bitWidth": 1}, {"name": "CC2P", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 5, "bitWidth": 1}, {"name": "CC2E", "description": "Capture/Compare 2 outputenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CNT_H", "description": "High counter value", "bitOffset": 16, "bitWidth": 16}, {"name": "CNT", "description": "Counter value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}]}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ARR_H", "description": "High Auto-reload value", "bitOffset": 16, "bitWidth": 16}, {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}]}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CCR1_H", "description": "High Capture/Compare 1value", "bitOffset": 16, "bitWidth": 16}, {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}]}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 4}, {"name": "DCR", "displayName": "DCR", "description": "DMA control register", "addressOffset": 72, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBL", "description": "DMA burst length", "bitOffset": 8, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "DBA", "description": "DMA base address", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 31}}}]}}, {"name": "DMAR", "displayName": "DMAR", "description": "DMA address for full transfer", "addressOffset": 76, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DMAB", "description": "DMA register for burstaccesses", "bitOffset": 0, "bitWidth": 16}}}]}}, {"@derivedFrom": "TIM3", "name": "TIM4", "baseAddress": 1073743872}, {"name": "TIM5", "description": "General-purpose-timers", "groupName": "TIM", "baseAddress": 1073744896, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "CMS", "description": "Center-aligned modeselection", "bitOffset": 5, "bitWidth": 2, "enumeratedValues": {"name": "CMS", "usage": "read-write", "enumeratedValue": [{"name": "EdgeAligned", "description": "The counter counts up or down depending on the direction bit", "value": 0}, {"name": "CenterAligned1", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.", "value": 1}, {"name": "CenterAligned2", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.", "value": 2}, {"name": "CenterAligned3", "description": "The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.", "value": 3}]}}, {"name": "DIR", "description": "Direction", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "DIR", "usage": "read-write", "enumeratedValue": [{"name": "Up", "description": "Counter used as upcounter", "value": 0}, {"name": "Down", "description": "Counter used as downcounter", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TI1S", "description": "TI1 selection", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "TI1S", "usage": "read-write", "enumeratedValue": [{"name": "Normal", "description": "The TIMx_CH1 pin is connected to TI1 input", "value": 0}, {"name": "XOR", "description": "The TIMx_CH1, CH2, CH3 pins are connected to TI1 input", "value": 1}]}}, {"name": "MMS", "description": "Master mode selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "MMS", "usage": "read-write", "enumeratedValue": [{"name": "Reset", "description": "The UG bit from the TIMx_EGR register is used as trigger output", "value": 0}, {"name": "Enable", "description": "The counter enable signal, CNT_EN, is used as trigger output", "value": 1}, {"name": "Update", "description": "The update event is selected as trigger output", "value": 2}, {"name": "ComparePulse", "description": "The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred", "value": 3}, {"name": "CompareOC1", "description": "OC1REF signal is used as trigger output", "value": 4}, {"name": "CompareOC2", "description": "OC2REF signal is used as trigger output", "value": 5}, {"name": "CompareOC3", "description": "OC3REF signal is used as trigger output", "value": 6}, {"name": "CompareOC4", "description": "OC4REF signal is used as trigger output", "value": 7}]}}, {"name": "CCDS", "description": "Capture/compare DMAselection", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "CCDS", "usage": "read-write", "enumeratedValue": [{"name": "OnCompare", "description": "CCx DMA request sent when CCx event occurs", "value": 0}, {"name": "OnUpdate", "description": "CCx DMA request sent when update event occurs", "value": 1}]}}]}}, {"name": "SMCR", "displayName": "SMCR", "description": "slave mode control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ETP", "description": "External trigger polarity", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ETP", "usage": "read-write", "enumeratedValue": [{"name": "NotInverted", "description": "ETR is noninverted, active at high level or rising edge", "value": 0}, {"name": "Inverted", "description": "ETR is inverted, active at low level or falling edge", "value": 1}]}}, {"name": "ECE", "description": "External clock enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "ECE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "External clock mode 2 disabled", "value": 0}, {"name": "Enabled", "description": "External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.", "value": 1}]}}, {"name": "ETPS", "description": "External trigger prescaler", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"name": "ETPS", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "Prescaler OFF", "value": 0}, {"name": "Div2", "description": "ETRP frequency divided by 2", "value": 1}, {"name": "Div4", "description": "ETRP frequency divided by 4", "value": 2}, {"name": "Div8", "description": "ETRP frequency divided by 8", "value": 3}]}}, {"name": "ETF", "description": "External trigger filter", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"name": "ETF", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "MSM", "description": "Master/Slave mode", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "MSM", "usage": "read-write", "enumeratedValue": [{"name": "NoSync", "description": "No action", "value": 0}, {"name": "Sync", "description": "The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.", "value": 1}]}}, {"name": "TS", "description": "Trigger selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "TS", "usage": "read-write", "enumeratedValue": [{"name": "ITR0", "description": "Internal Trigger 0 (ITR0)", "value": 0}, {"name": "ITR1", "description": "Internal Trigger 1 (ITR1)", "value": 1}, {"name": "ITR2", "description": "Internal Trigger 2 (ITR2)", "value": 2}, {"name": "TI1F_ED", "description": "TI1 Edge Detector (TI1F_ED)", "value": 4}, {"name": "TI1FP1", "description": "Filtered Timer Input 1 (TI1FP1)", "value": 5}, {"name": "TI2FP2", "description": "Filtered Timer Input 2 (TI2FP2)", "value": 6}, {"name": "ETRF", "description": "External Trigger input (ETRF)", "value": 7}]}}, {"name": "SMS", "description": "Slave mode selection", "bitOffset": 0, "bitWidth": 3, "enumeratedValues": {"name": "SMS", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Slave mode disabled - if CEN = \u00e2\u20ac\u02dc1 then the prescaler is clocked directly by the internal clock.", "value": 0}, {"name": "Encoder_Mode_1", "description": "Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.", "value": 1}, {"name": "Encoder_Mode_2", "description": "Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.", "value": 2}, {"name": "Encoder_Mode_3", "description": "Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.", "value": 3}, {"name": "Reset_Mode", "description": "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.", "value": 4}, {"name": "Gated_Mode", "description": "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.", "value": 5}, {"name": "Trigger_Mode", "description": "Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.", "value": 6}, {"name": "Ext_Clock_Mode", "description": "External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.", "value": 7}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TDE", "description": "Trigger DMA request enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "TDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Trigger DMA request enabled", "value": 1}]}}, {"name": "CC4DE", "description": "Capture/Compare 4 DMA requestenable", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "CC4DE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx DMA request disabled", "value": 0}, {"name": "Enabled", "description": "CCx DMA request enabled", "value": 1}]}}, {"name": "CC3DE", "description": "Capture/Compare 3 DMA requestenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC2DE", "description": "Capture/Compare 2 DMA requestenable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "CC1DE", "description": "Capture/Compare 1 DMA requestenable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4DE"}}, {"name": "UDE", "description": "Update DMA request enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "UDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Update DMA request enabled", "value": 1}]}}, {"name": "TIE", "description": "Trigger interrupt enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Trigger interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Trigger interrupt enabled", "value": 1}]}}, {"name": "CC4IE", "description": "Capture/Compare 4 interruptenable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4IE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CCx interrupt disabled", "value": 0}, {"name": "Enabled", "description": "CCx interrupt enabled", "value": 1}]}}, {"name": "CC3IE", "description": "Capture/Compare 3 interruptenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC2IE", "description": "Capture/Compare 2 interruptenable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4IE"}}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4OF", "description": "Capture/Compare 4 overcaptureflag", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": [{"name": "CC4OFR", "usage": "read", "enumeratedValue": {"name": "Overcapture", "description": "The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set", "value": 1}}, {"name": "CC4OFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3OF", "description": "Capture/Compare 3 overcaptureflag", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC2OF", "description": "Capture/compare 2 overcaptureflag", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4OFR"}, {"@derivedFrom": "CC4OFW"}]}, {"name": "TIF", "description": "Trigger interrupt flag", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": [{"name": "TIFR", "usage": "read", "enumeratedValue": [{"name": "NoTrigger", "description": "No trigger event occurred", "value": 0}, {"name": "Trigger", "description": "Trigger interrupt pending", "value": 1}]}, {"name": "TIFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC4IF", "description": "Capture/Compare 4 interruptflag", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": [{"name": "CC4IFR", "usage": "read", "enumeratedValue": {"name": "Match", "description": "If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.", "value": 1}}, {"name": "CC4IFW", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 0}}]}, {"name": "CC3IF", "description": "Capture/Compare 3 interruptflag", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC2IF", "description": "Capture/Compare 2 interruptflag", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": [{"@derivedFrom": "CC4IFR"}, {"@derivedFrom": "CC4IFW"}]}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "TG", "description": "Trigger generation", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TGW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.", "value": 1}}}, {"name": "CC4G", "description": "Capture/compare 4generation", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "CC4GW", "usage": "write", "enumeratedValue": {"name": "Trigger", "description": "If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.", "value": 1}}}, {"name": "CC3G", "description": "Capture/compare 3generation", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC2G", "description": "Capture/compare 2generation", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CC4GW"}}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC2CE", "description": "OC2CE", "bitOffset": 15, "bitWidth": 1}, {"name": "OC2M", "description": "OC2M", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC2M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC2PE", "description": "OC2PE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC2PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR2 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC2FE", "description": "OC2FE", "bitOffset": 10, "bitWidth": 1}, {"name": "CC2S", "description": "CC2S", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC2 channel is configured as output", "value": 0}}}, {"name": "OC1CE", "description": "OC1CE", "bitOffset": 7, "bitWidth": 1}, {"name": "OC1M", "description": "OC1M", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC2M"}}, {"name": "OC1PE", "description": "OC1PE", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC1PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC1FE", "description": "OC1FE", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "CC1S", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC1 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC2F", "description": "Input capture 2 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC2PSC", "description": "Input capture 2 prescaler", "bitOffset": 10, "bitWidth": 2}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC2S", "usage": "read-write", "enumeratedValue": [{"name": "TI2", "description": "CC2 channel is configured as input, IC2 is mapped on TI2", "value": 1}, {"name": "TI1", "description": "CC2 channel is configured as input, IC2 is mapped on TI1", "value": 2}, {"name": "TRC", "description": "CC2 channel is configured as input, IC2 is mapped on TRC", "value": 3}]}}, {"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"name": "IC1F", "usage": "read-write", "enumeratedValue": [{"name": "NoFilter", "description": "No filter, sampling is done at fDTS", "value": 0}, {"name": "FCK_INT_N2", "description": "fSAMPLING=fCK_INT, N=2", "value": 1}, {"name": "FCK_INT_N4", "description": "fSAMPLING=fCK_INT, N=4", "value": 2}, {"name": "FCK_INT_N8", "description": "fSAMPLING=fCK_INT, N=8", "value": 3}, {"name": "FDTS_Div2_N6", "description": "fSAMPLING=fDTS/2, N=6", "value": 4}, {"name": "FDTS_Div2_N8", "description": "fSAMPLING=fDTS/2, N=8", "value": 5}, {"name": "FDTS_Div4_N6", "description": "fSAMPLING=fDTS/4, N=6", "value": 6}, {"name": "FDTS_Div4_N8", "description": "fSAMPLING=fDTS/4, N=8", "value": 7}, {"name": "FDTS_Div8_N6", "description": "fSAMPLING=fDTS/8, N=6", "value": 8}, {"name": "FDTS_Div8_N8", "description": "fSAMPLING=fDTS/8, N=8", "value": 9}, {"name": "FDTS_Div16_N5", "description": "fSAMPLING=fDTS/16, N=5", "value": 10}, {"name": "FDTS_Div16_N6", "description": "fSAMPLING=fDTS/16, N=6", "value": 11}, {"name": "FDTS_Div16_N8", "description": "fSAMPLING=fDTS/16, N=8", "value": 12}, {"name": "FDTS_Div32_N5", "description": "fSAMPLING=fDTS/32, N=5", "value": 13}, {"name": "FDTS_Div32_N6", "description": "fSAMPLING=fDTS/32, N=6", "value": 14}, {"name": "FDTS_Div32_N8", "description": "fSAMPLING=fDTS/32, N=8", "value": 15}]}}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC1S", "usage": "read-write", "enumeratedValue": [{"name": "TI1", "description": "CC1 channel is configured as input, IC1 is mapped on TI1", "value": 1}, {"name": "TI2", "description": "CC1 channel is configured as input, IC1 is mapped on TI2", "value": 2}, {"name": "TRC", "description": "CC1 channel is configured as input, IC1 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCMR2_Output", "displayName": "CCMR2_Output", "description": "capture/compare mode register 2 (outputmode)", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC4CE", "description": "O24CE", "bitOffset": 15, "bitWidth": 1}, {"name": "OC4M", "description": "OC4M", "bitOffset": 12, "bitWidth": 3, "enumeratedValues": {"name": "OC4M", "usage": "read-write", "enumeratedValue": [{"name": "Frozen", "description": "The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs", "value": 0}, {"name": "ActiveOnMatch", "description": "Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register", "value": 1}, {"name": "InactiveOnMatch", "description": "Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register", "value": 2}, {"name": "Toggle", "description": "OCyREF toggles when TIMx_CNT=TIMx_CCRy", "value": 3}, {"name": "ForceInactive", "description": "OCyREF is forced low", "value": 4}, {"name": "ForceActive", "description": "OCyREF is forced high", "value": 5}, {"name": "PwmMode1", "description": "In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active", "value": 6}, {"name": "PwmMode2", "description": "Inversely to PwmMode1", "value": 7}]}}, {"name": "OC4PE", "description": "OC4PE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "OC4PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR4 disabled. New values written to CCR4 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR4 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC4FE", "description": "OC4FE", "bitOffset": 10, "bitWidth": 1}, {"name": "CC4S", "description": "CC4S", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC4 channel is configured as output", "value": 0}}}, {"name": "OC3CE", "description": "OC3CE", "bitOffset": 7, "bitWidth": 1}, {"name": "OC3M", "description": "OC3M", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"@derivedFrom": "OC4M"}}, {"name": "OC3PE", "description": "OC3PE", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OC3PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Preload register on CCR3 disabled. New values written to CCR3 are taken into account immediately", "value": 0}, {"name": "Enabled", "description": "Preload register on CCR3 enabled. Preload value is loaded into active register on each update event", "value": 1}]}}, {"name": "OC3FE", "description": "OC3FE", "bitOffset": 2, "bitWidth": 1}, {"name": "CC3S", "description": "CC3S", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": {"name": "Output", "description": "CC3 channel is configured as output", "value": 0}}}]}}, {"name": "CCMR2_Input", "displayName": "CCMR2_Input", "description": "capture/compare mode register 2 (inputmode)", "alternateRegister": "CCMR2_Output", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC4F", "description": "Input capture 4 filter", "bitOffset": 12, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC4PSC", "description": "Input capture 4 prescaler", "bitOffset": 10, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC4S", "description": "Capture/Compare 4selection", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CC4S", "usage": "read-write", "enumeratedValue": [{"name": "TI4", "description": "CC4 channel is configured as input, IC4 is mapped on TI4", "value": 1}, {"name": "TI3", "description": "CC4 channel is configured as input, IC4 is mapped on TI3", "value": 2}, {"name": "TRC", "description": "CC4 channel is configured as input, IC4 is mapped on TRC", "value": 3}]}}, {"name": "IC3F", "description": "Input capture 3 filter", "bitOffset": 4, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "IC3PSC", "description": "Input capture 3 prescaler", "bitOffset": 2, "bitWidth": 2, "writeConstraint": {"range": {"minimum": 0, "maximum": 3}}}, {"name": "CC3S", "description": "Capture/compare 3selection", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"name": "CC3S", "usage": "read-write", "enumeratedValue": [{"name": "TI3", "description": "CC3 channel is configured as input, IC3 is mapped on TI3", "value": 1}, {"name": "TI4", "description": "CC3 channel is configured as input, IC3 is mapped on TI4", "value": 2}, {"name": "TRC", "description": "CC3 channel is configured as input, IC3 is mapped on TRC", "value": 3}]}}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC4NP", "description": "Capture/Compare 4 outputPolarity", "bitOffset": 15, "bitWidth": 1}, {"name": "CC4P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 13, "bitWidth": 1}, {"name": "CC4E", "description": "Capture/Compare 4 outputenable", "bitOffset": 12, "bitWidth": 1}, {"name": "CC3NP", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 11, "bitWidth": 1}, {"name": "CC3P", "description": "Capture/Compare 3 outputPolarity", "bitOffset": 9, "bitWidth": 1}, {"name": "CC3E", "description": "Capture/Compare 3 outputenable", "bitOffset": 8, "bitWidth": 1}, {"name": "CC2NP", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 7, "bitWidth": 1}, {"name": "CC2P", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 5, "bitWidth": 1}, {"name": "CC2E", "description": "Capture/Compare 2 outputenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "Counter value", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 4}, {"name": "DCR", "displayName": "DCR", "description": "DMA control register", "addressOffset": 72, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DBL", "description": "DMA burst length", "bitOffset": 8, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 18}}}, {"name": "DBA", "description": "DMA base address", "bitOffset": 0, "bitWidth": 5, "writeConstraint": {"range": {"minimum": 0, "maximum": 31}}}]}}, {"name": "DMAR", "displayName": "DMAR", "description": "DMA address for full transfer", "addressOffset": 76, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DMAB", "description": "DMA register for burstaccesses", "bitOffset": 0, "bitWidth": 16}}}, {"name": "OR", "displayName": "OR", "description": "TIM5 option register", "addressOffset": 80, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "IT4_RMP", "description": "Timer Input 4 remap", "bitOffset": 6, "bitWidth": 2}}}]}}, {"name": "TIM9", "description": "General purpose timers", "groupName": "TIM", "baseAddress": 1073823744, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM1_BRK_TIM9", "description": "TIM1 Break interrupt and TIM9 globalinterrupt", "value": 24}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "MMS", "description": "Master mode selection", "bitOffset": 4, "bitWidth": 3}}}, {"name": "SMCR", "displayName": "SMCR", "description": "slave mode control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MSM", "description": "Master/Slave mode", "bitOffset": 7, "bitWidth": 1}, {"name": "TS", "description": "Trigger selection", "bitOffset": 4, "bitWidth": 3}, {"name": "SMS", "description": "Slave mode selection", "bitOffset": 0, "bitWidth": 3}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIE", "description": "Trigger interrupt enable", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2IE", "description": "Capture/Compare 2 interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC2OF", "description": "Capture/compare 2 overcaptureflag", "bitOffset": 10, "bitWidth": 1}, {"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1}, {"name": "TIF", "description": "Trigger interrupt flag", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2IF", "description": "Capture/Compare 2 interruptflag", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "TG", "description": "Trigger generation", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2G", "description": "Capture/compare 2generation", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register 1 (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC2M", "description": "Output Compare 2 mode", "bitOffset": 12, "bitWidth": 3}, {"name": "OC2PE", "description": "Output Compare 2 preloadenable", "bitOffset": 11, "bitWidth": 1}, {"name": "OC2FE", "description": "Output Compare 2 fastenable", "bitOffset": 10, "bitWidth": 1}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2}, {"name": "OC1M", "description": "Output Compare 1 mode", "bitOffset": 4, "bitWidth": 3}, {"name": "OC1PE", "description": "Output Compare 1 preloadenable", "bitOffset": 3, "bitWidth": 1}, {"name": "OC1FE", "description": "Output Compare 1 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC2F", "description": "Input capture 2 filter", "bitOffset": 12, "bitWidth": 3}, {"name": "IC2PSC", "description": "Input capture 2 prescaler", "bitOffset": 10, "bitWidth": 2}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2}, {"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 3}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC2NP", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 7, "bitWidth": 1}, {"name": "CC2P", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 5, "bitWidth": 1}, {"name": "CC2E", "description": "Capture/Compare 2 outputenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "counter value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16}}, "dim": 2, "dimIndex": "1,2", "dimIncrement": 4}]}}, {"name": "USART1", "description": "Universal synchronous asynchronous receivertransmitter", "groupName": "USART", "baseAddress": 1073811456, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "SR", "displayName": "SR", "description": "Status register", "addressOffset": 0, "size": 32, "resetValue": 12582912, "fields": {"field": [{"name": "CTS", "description": "CTS flag", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "LBD", "description": "LIN break detection flag", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "TXE", "description": "Transmit data registerempty", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "TC", "description": "Transmission complete", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "RXNE", "description": "Read data register notempty", "bitOffset": 5, "bitWidth": 1, "access": "read-write"}, {"name": "IDLE", "description": "IDLE line detected", "bitOffset": 4, "bitWidth": 1, "access": "read-only"}, {"name": "ORE", "description": "Overrun error", "bitOffset": 3, "bitWidth": 1, "access": "read-only"}, {"name": "NF", "description": "Noise detected flag", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "FE", "description": "Framing error", "bitOffset": 1, "bitWidth": 1, "access": "read-only"}, {"name": "PE", "description": "Parity error", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}]}}, {"name": "DR", "displayName": "DR", "description": "Data register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DR", "description": "Data value", "bitOffset": 0, "bitWidth": 9, "writeConstraint": {"range": {"minimum": 0, "maximum": 511}}}}}, {"name": "BRR", "displayName": "BRR", "description": "Baud rate register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DIV_Mantissa", "description": "mantissa of USARTDIV", "bitOffset": 4, "bitWidth": 12, "writeConstraint": {"range": {"minimum": 0, "maximum": 4095}}}, {"name": "DIV_Fraction", "description": "fraction of USARTDIV", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}}, {"name": "CR1", "displayName": "CR1", "description": "Control register 1", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OVER8", "description": "Oversampling mode", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "OVER8", "usage": "read-write", "enumeratedValue": [{"name": "Oversample16", "description": "Oversampling by 16", "value": 0}, {"name": "Oversample8", "description": "Oversampling by 8", "value": 1}]}}, {"name": "UE", "description": "USART enable", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "UE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "USART prescaler and outputs disabled", "value": 0}, {"name": "Enabled", "description": "USART enabled", "value": 1}]}}, {"name": "M", "description": "Word length", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "M", "usage": "read-write", "enumeratedValue": [{"name": "M8", "description": "8 data bits", "value": 0}, {"name": "M9", "description": "9 data bits", "value": 1}]}}, {"name": "WAKE", "description": "Wakeup method", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "WAKE", "usage": "read-write", "enumeratedValue": [{"name": "IdleLine", "description": "USART wakeup on idle line", "value": 0}, {"name": "AddressMark", "description": "USART wakeup on address mark", "value": 1}]}}, {"name": "PCE", "description": "Parity control enable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "PCE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Parity control disabled", "value": 0}, {"name": "Enabled", "description": "Parity control enabled", "value": 1}]}}, {"name": "PS", "description": "Parity selection", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "PS", "usage": "read-write", "enumeratedValue": [{"name": "Even", "description": "Even parity", "value": 0}, {"name": "Odd", "description": "Odd parity", "value": 1}]}}, {"name": "PEIE", "description": "PE interrupt enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "PEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "PE interrupt disabled", "value": 0}, {"name": "Enabled", "description": "PE interrupt enabled", "value": 1}]}}, {"name": "TXEIE", "description": "TXE interrupt enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "TXEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TXE interrupt disabled", "value": 0}, {"name": "Enabled", "description": "TXE interrupt enabled", "value": 1}]}}, {"name": "TCIE", "description": "Transmission complete interruptenable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "TCIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TC interrupt disabled", "value": 0}, {"name": "Enabled", "description": "TC interrupt enabled", "value": 1}]}}, {"name": "RXNEIE", "description": "RXNE interrupt enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "RXNEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "RXNE interrupt disabled", "value": 0}, {"name": "Enabled", "description": "RXNE interrupt enabled", "value": 1}]}}, {"name": "IDLEIE", "description": "IDLE interrupt enable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "IDLEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "IDLE interrupt disabled", "value": 0}, {"name": "Enabled", "description": "IDLE interrupt enabled", "value": 1}]}}, {"name": "TE", "description": "Transmitter enable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "TE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Transmitter disabled", "value": 0}, {"name": "Enabled", "description": "Transmitter enabled", "value": 1}]}}, {"name": "RE", "description": "Receiver enable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "RE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Receiver disabled", "value": 0}, {"name": "Enabled", "description": "Receiver enabled", "value": 1}]}}, {"name": "RWU", "description": "Receiver wakeup", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "RWU", "usage": "read-write", "enumeratedValue": [{"name": "Active", "description": "Receiver in active mode", "value": 0}, {"name": "Mute", "description": "Receiver in mute mode", "value": 1}]}}, {"name": "SBK", "description": "Send break", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "SBK", "usage": "read-write", "enumeratedValue": [{"name": "NoBreak", "description": "No break character is transmitted", "value": 0}, {"name": "Break", "description": "Break character transmitted", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "Control register 2", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "LINEN", "description": "LIN mode enable", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "LINEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "LIN mode disabled", "value": 0}, {"name": "Enabled", "description": "LIN mode enabled", "value": 1}]}}, {"name": "STOP", "description": "STOP bits", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"name": "STOP", "usage": "read-write", "enumeratedValue": [{"name": "Stop1", "description": "1 stop bit", "value": 0}, {"name": "Stop0p5", "description": "0.5 stop bits", "value": 1}, {"name": "Stop2", "description": "2 stop bits", "value": 2}, {"name": "Stop1p5", "description": "1.5 stop bits", "value": 3}]}}, {"name": "CLKEN", "description": "Clock enable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "CLKEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CK pin disabled", "value": 0}, {"name": "Enabled", "description": "CK pin enabled", "value": 1}]}}, {"name": "CPOL", "description": "Clock polarity", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "CPOL", "usage": "read-write", "enumeratedValue": [{"name": "Low", "description": "Steady low value on CK pin outside transmission window", "value": 0}, {"name": "High", "description": "Steady high value on CK pin outside transmission window", "value": 1}]}}, {"name": "CPHA", "description": "Clock phase", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "CPHA", "usage": "read-write", "enumeratedValue": [{"name": "First", "description": "The first clock transition is the first data capture edge", "value": 0}, {"name": "Second", "description": "The second clock transition is the first data capture edge", "value": 1}]}}, {"name": "LBCL", "description": "Last bit clock pulse", "bitOffset": 8, "bitWidth": 1}, {"name": "LBDIE", "description": "LIN break detection interruptenable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "LBDIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "LIN break detection interrupt disabled", "value": 0}, {"name": "Enabled", "description": "LIN break detection interrupt enabled", "value": 1}]}}, {"name": "LBDL", "description": "lin break detection length", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "LBDL", "usage": "read-write", "enumeratedValue": [{"name": "LBDL10", "description": "10-bit break detection", "value": 0}, {"name": "LBDL11", "description": "11-bit break detection", "value": 1}]}}, {"name": "ADD", "description": "Address of the USART node", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}}, {"name": "CR3", "displayName": "CR3", "description": "Control register 3", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ONEBIT", "description": "One sample bit methodenable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "ONEBIT", "usage": "read-write", "enumeratedValue": [{"name": "Sample3", "description": "Three sample bit method", "value": 0}, {"name": "Sample1", "description": "One sample bit method", "value": 1}]}}, {"name": "CTSIE", "description": "CTS interrupt enable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "CTSIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CTS interrupt disabled", "value": 0}, {"name": "Enabled", "description": "CTS interrupt enabled", "value": 1}]}}, {"name": "CTSE", "description": "CTS enable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "CTSE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CTS hardware flow control disabled", "value": 0}, {"name": "Enabled", "description": "CTS hardware flow control enabled", "value": 1}]}}, {"name": "RTSE", "description": "RTS enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "RTSE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "RTS hardware flow control disabled", "value": 0}, {"name": "Enabled", "description": "RTS hardware flow control enabled", "value": 1}]}}, {"name": "DMAT", "description": "DMA enable transmitter", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "DMAT", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "DMA mode is disabled for transmission", "value": 0}, {"name": "Enabled", "description": "DMA mode is enabled for transmission", "value": 1}]}}, {"name": "DMAR", "description": "DMA enable receiver", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "DMAR", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "DMA mode is disabled for reception", "value": 0}, {"name": "Enabled", "description": "DMA mode is enabled for reception", "value": 1}]}}, {"name": "SCEN", "description": "Smartcard mode enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "SCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Smartcard mode disabled", "value": 0}, {"name": "Enabled", "description": "Smartcard mode enabled", "value": 1}]}}, {"name": "NACK", "description": "Smartcard NACK enable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "NACK", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "NACK transmission in case of parity error is disabled", "value": 0}, {"name": "Enabled", "description": "NACK transmission during parity error is enabled", "value": 1}]}}, {"name": "HDSEL", "description": "Half-duplex selection", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "HDSEL", "usage": "read-write", "enumeratedValue": [{"name": "FullDuplex", "description": "Half duplex mode is not selected", "value": 0}, {"name": "HalfDuplex", "description": "Half duplex mode is selected", "value": 1}]}}, {"name": "IRLP", "description": "IrDA low-power", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "IRLP", "usage": "read-write", "enumeratedValue": [{"name": "Normal", "description": "Normal mode", "value": 0}, {"name": "LowPower", "description": "Low-power mode", "value": 1}]}}, {"name": "IREN", "description": "IrDA mode enable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "IREN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "IrDA disabled", "value": 0}, {"name": "Enabled", "description": "IrDA enabled", "value": 1}]}}, {"name": "EIE", "description": "Error interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "EIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Error interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Error interrupt enabled", "value": 1}]}}]}}, {"name": "GTPR", "displayName": "GTPR", "description": "Guard time and prescalerregister", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "GT", "description": "Guard time value", "bitOffset": 8, "bitWidth": 8}, {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 8}]}}]}}, {"@derivedFrom": "USART1", "name": "USART2", "baseAddress": 1073759232}, {"@derivedFrom": "USART1", "name": "USART6", "baseAddress": 1073812480}, {"@derivedFrom": "USART1", "name": "USART3", "baseAddress": 1073760256}, {"name": "WWDG", "description": "Window watchdog", "groupName": "WWDG", "baseAddress": 1073753088, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "CR", "displayName": "CR", "description": "Control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 127, "fields": {"field": [{"name": "WDGA", "description": "Activation bit", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "WDGA", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Watchdog disabled", "value": 0}, {"name": "Enabled", "description": "Watchdog enabled", "value": 1}]}}, {"name": "T", "description": "7-bit counter (MSB to LSB)", "bitOffset": 0, "bitWidth": 7, "writeConstraint": {"range": {"minimum": 0, "maximum": 127}}}]}}, {"name": "CFR", "displayName": "CFR", "description": "Configuration register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 127, "fields": {"field": [{"name": "EWI", "description": "Early wakeup interrupt", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "EWIW", "usage": "write", "enumeratedValue": {"name": "Enable", "description": "interrupt occurs whenever the counter reaches the value 0x40", "value": 1}}}, {"name": "W", "description": "7-bit window value", "bitOffset": 0, "bitWidth": 7, "writeConstraint": {"range": {"minimum": 0, "maximum": 127}}}, {"name": "WDGTB", "description": "Timer base", "bitOffset": 7, "bitWidth": 2, "enumeratedValues": {"name": "WDGTB", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "Counter clock (PCLK1 div 4096) div 1", "value": 0}, {"name": "Div2", "description": "Counter clock (PCLK1 div 4096) div 2", "value": 1}, {"name": "Div4", "description": "Counter clock (PCLK1 div 4096) div 4", "value": 2}, {"name": "Div8", "description": "Counter clock (PCLK1 div 4096) div 8", "value": 3}]}}]}}, {"name": "SR", "displayName": "SR", "description": "Status register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "EWIF", "description": "Early wakeup interruptflag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": [{"name": "EWIFR", "usage": "read", "enumeratedValue": [{"name": "Pending", "description": "The EWI Interrupt Service Routine has been triggered", "value": 1}, {"name": "Finished", "description": "The EWI Interrupt Service Routine has been serviced", "value": 0}]}, {"name": "EWIFW", "usage": "write", "enumeratedValue": {"name": "Finished", "description": "The EWI Interrupt Service Routine has been serviced", "value": 0}}]}}}]}}, {"name": "DMA2", "description": "DMA controller", "groupName": "DMA", "baseAddress": 1073898496, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "LISR", "displayName": "LISR", "description": "low interrupt status register", "addressOffset": 0, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "TCIF3", "description": "Stream x transfer complete interruptflag (x = 3..0)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"name": "TCIF3", "usage": "read-write", "enumeratedValue": [{"name": "NotComplete", "description": "No transfer complete event on stream x", "value": 0}, {"name": "Complete", "description": "A transfer complete event occurred on stream x", "value": 1}]}}, {"name": "HTIF3", "description": "Stream x half transfer interrupt flag(x=3..0)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"name": "HTIF3", "usage": "read-write", "enumeratedValue": [{"name": "NotHalf", "description": "No half transfer event on stream x", "value": 0}, {"name": "Half", "description": "A half transfer event occurred on stream x", "value": 1}]}}, {"name": "TEIF3", "description": "Stream x transfer error interrupt flag(x=3..0)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"name": "TEIF3", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No transfer error on stream x", "value": 0}, {"name": "Error", "description": "A transfer error occurred on stream x", "value": 1}]}}, {"name": "DMEIF3", "description": "Stream x direct mode error interruptflag (x=3..0)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"name": "DMEIF3", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No Direct Mode error on stream x", "value": 0}, {"name": "Error", "description": "A Direct Mode error occurred on stream x", "value": 1}]}}, {"name": "FEIF3", "description": "Stream x FIFO error interrupt flag(x=3..0)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "FEIF3", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No FIFO error event on stream x", "value": 0}, {"name": "Error", "description": "A FIFO error event occurred on stream x", "value": 1}]}}, {"name": "TCIF2", "description": "Stream x transfer complete interruptflag (x = 3..0)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TCIF3"}}, {"name": "HTIF2", "description": "Stream x half transfer interrupt flag(x=3..0)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "HTIF3"}}, {"name": "TEIF2", "description": "Stream x transfer error interrupt flag(x=3..0)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TEIF3"}}, {"name": "DMEIF2", "description": "Stream x direct mode error interruptflag (x=3..0)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "DMEIF3"}}, {"name": "FEIF2", "description": "Stream x FIFO error interrupt flag(x=3..0)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FEIF3"}}, {"name": "TCIF1", "description": "Stream x transfer complete interruptflag (x = 3..0)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TCIF3"}}, {"name": "HTIF1", "description": "Stream x half transfer interrupt flag(x=3..0)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "HTIF3"}}, {"name": "TEIF1", "description": "Stream x transfer error interrupt flag(x=3..0)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TEIF3"}}, {"name": "DMEIF1", "description": "Stream x direct mode error interruptflag (x=3..0)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "DMEIF3"}}, {"name": "FEIF1", "description": "Stream x FIFO error interrupt flag(x=3..0)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FEIF3"}}, {"name": "TCIF0", "description": "Stream x transfer complete interruptflag (x = 3..0)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TCIF3"}}, {"name": "HTIF0", "description": "Stream x half transfer interrupt flag(x=3..0)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "HTIF3"}}, {"name": "TEIF0", "description": "Stream x transfer error interrupt flag(x=3..0)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TEIF3"}}, {"name": "DMEIF0", "description": "Stream x direct mode error interruptflag (x=3..0)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "DMEIF3"}}, {"name": "FEIF0", "description": "Stream x FIFO error interrupt flag(x=3..0)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FEIF3"}}]}}, {"name": "HISR", "displayName": "HISR", "description": "high interrupt status register", "addressOffset": 4, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "TCIF7", "description": "Stream x transfer complete interruptflag (x=7..4)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"name": "TCIF7", "usage": "read-write", "enumeratedValue": [{"name": "NotComplete", "description": "No transfer complete event on stream x", "value": 0}, {"name": "Complete", "description": "A transfer complete event occurred on stream x", "value": 1}]}}, {"name": "HTIF7", "description": "Stream x half transfer interrupt flag(x=7..4)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"name": "HTIF7", "usage": "read-write", "enumeratedValue": [{"name": "NotHalf", "description": "No half transfer event on stream x", "value": 0}, {"name": "Half", "description": "A half transfer event occurred on stream x", "value": 1}]}}, {"name": "TEIF7", "description": "Stream x transfer error interrupt flag(x=7..4)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"name": "TEIF7", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No transfer error on stream x", "value": 0}, {"name": "Error", "description": "A transfer error occurred on stream x", "value": 1}]}}, {"name": "DMEIF7", "description": "Stream x direct mode error interruptflag (x=7..4)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"name": "DMEIF7", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No Direct Mode error on stream x", "value": 0}, {"name": "Error", "description": "A Direct Mode error occurred on stream x", "value": 1}]}}, {"name": "FEIF7", "description": "Stream x FIFO error interrupt flag(x=7..4)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "FEIF7", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No FIFO error event on stream x", "value": 0}, {"name": "Error", "description": "A FIFO error event occurred on stream x", "value": 1}]}}, {"name": "TCIF6", "description": "Stream x transfer complete interruptflag (x=7..4)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TCIF7"}}, {"name": "HTIF6", "description": "Stream x half transfer interrupt flag(x=7..4)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "HTIF7"}}, {"name": "TEIF6", "description": "Stream x transfer error interrupt flag(x=7..4)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TEIF7"}}, {"name": "DMEIF6", "description": "Stream x direct mode error interruptflag (x=7..4)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "DMEIF7"}}, {"name": "FEIF6", "description": "Stream x FIFO error interrupt flag(x=7..4)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FEIF7"}}, {"name": "TCIF5", "description": "Stream x transfer complete interruptflag (x=7..4)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TCIF7"}}, {"name": "HTIF5", "description": "Stream x half transfer interrupt flag(x=7..4)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "HTIF7"}}, {"name": "TEIF5", "description": "Stream x transfer error interrupt flag(x=7..4)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TEIF7"}}, {"name": "DMEIF5", "description": "Stream x direct mode error interruptflag (x=7..4)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "DMEIF7"}}, {"name": "FEIF5", "description": "Stream x FIFO error interrupt flag(x=7..4)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FEIF7"}}, {"name": "TCIF4", "description": "Stream x transfer complete interruptflag (x=7..4)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TCIF7"}}, {"name": "HTIF4", "description": "Stream x half transfer interrupt flag(x=7..4)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "HTIF7"}}, {"name": "TEIF4", "description": "Stream x transfer error interrupt flag(x=7..4)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "TEIF7"}}, {"name": "DMEIF4", "description": "Stream x direct mode error interruptflag (x=7..4)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "DMEIF7"}}, {"name": "FEIF4", "description": "Stream x FIFO error interrupt flag(x=7..4)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "FEIF7"}}]}}, {"name": "LIFCR", "displayName": "LIFCR", "description": "low interrupt flag clearregister", "addressOffset": 8, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "CTCIF3", "description": "Stream x clear transfer completeinterrupt flag (x = 3..0)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"name": "CTCIF3", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding TCIFx flag", "value": 1}}}, {"name": "CHTIF3", "description": "Stream x clear half transfer interruptflag (x = 3..0)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"name": "CHTIF3", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding HTIFx flag", "value": 1}}}, {"name": "CTEIF3", "description": "Stream x clear transfer error interruptflag (x = 3..0)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"name": "CTEIF3", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding TEIFx flag", "value": 1}}}, {"name": "CDMEIF3", "description": "Stream x clear direct mode errorinterrupt flag (x = 3..0)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"name": "CDMEIF3", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding DMEIFx flag", "value": 1}}}, {"name": "CFEIF3", "description": "Stream x clear FIFO error interrupt flag(x = 3..0)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "CFEIF3", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding CFEIFx flag", "value": 1}}}, {"name": "CTCIF2", "description": "Stream x clear transfer completeinterrupt flag (x = 3..0)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTCIF3"}}, {"name": "CHTIF2", "description": "Stream x clear half transfer interruptflag (x = 3..0)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CHTIF3"}}, {"name": "CTEIF2", "description": "Stream x clear transfer error interruptflag (x = 3..0)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTEIF3"}}, {"name": "CDMEIF2", "description": "Stream x clear direct mode errorinterrupt flag (x = 3..0)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CDMEIF3"}}, {"name": "CFEIF2", "description": "Stream x clear FIFO error interrupt flag(x = 3..0)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CFEIF3"}}, {"name": "CTCIF1", "description": "Stream x clear transfer completeinterrupt flag (x = 3..0)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTCIF3"}}, {"name": "CHTIF1", "description": "Stream x clear half transfer interruptflag (x = 3..0)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CHTIF3"}}, {"name": "CTEIF1", "description": "Stream x clear transfer error interruptflag (x = 3..0)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTEIF3"}}, {"name": "CDMEIF1", "description": "Stream x clear direct mode errorinterrupt flag (x = 3..0)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CDMEIF3"}}, {"name": "CFEIF1", "description": "Stream x clear FIFO error interrupt flag(x = 3..0)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CFEIF3"}}, {"name": "CTCIF0", "description": "Stream x clear transfer completeinterrupt flag (x = 3..0)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTCIF3"}}, {"name": "CHTIF0", "description": "Stream x clear half transfer interruptflag (x = 3..0)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CHTIF3"}}, {"name": "CTEIF0", "description": "Stream x clear transfer error interruptflag (x = 3..0)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTEIF3"}}, {"name": "CDMEIF0", "description": "Stream x clear direct mode errorinterrupt flag (x = 3..0)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CDMEIF3"}}, {"name": "CFEIF0", "description": "Stream x clear FIFO error interrupt flag(x = 3..0)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CFEIF3"}}]}}, {"name": "HIFCR", "displayName": "HIFCR", "description": "high interrupt flag clearregister", "addressOffset": 12, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "CTCIF7", "description": "Stream x clear transfer completeinterrupt flag (x = 7..4)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"name": "CTCIF7", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding TCIFx flag", "value": 1}}}, {"name": "CHTIF7", "description": "Stream x clear half transfer interruptflag (x = 7..4)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"name": "CHTIF7", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding HTIFx flag", "value": 1}}}, {"name": "CTEIF7", "description": "Stream x clear transfer error interruptflag (x = 7..4)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"name": "CTEIF7", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding TEIFx flag", "value": 1}}}, {"name": "CDMEIF7", "description": "Stream x clear direct mode errorinterrupt flag (x = 7..4)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"name": "CDMEIF7", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding DMEIFx flag", "value": 1}}}, {"name": "CFEIF7", "description": "Stream x clear FIFO error interrupt flag(x = 7..4)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"name": "CFEIF7", "usage": "read-write", "enumeratedValue": {"name": "Clear", "description": "Clear the corresponding CFEIFx flag", "value": 1}}}, {"name": "CTCIF6", "description": "Stream x clear transfer completeinterrupt flag (x = 7..4)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTCIF7"}}, {"name": "CHTIF6", "description": "Stream x clear half transfer interruptflag (x = 7..4)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CHTIF7"}}, {"name": "CTEIF6", "description": "Stream x clear transfer error interruptflag (x = 7..4)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTEIF7"}}, {"name": "CDMEIF6", "description": "Stream x clear direct mode errorinterrupt flag (x = 7..4)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CDMEIF7"}}, {"name": "CFEIF6", "description": "Stream x clear FIFO error interrupt flag(x = 7..4)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CFEIF7"}}, {"name": "CTCIF5", "description": "Stream x clear transfer completeinterrupt flag (x = 7..4)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTCIF7"}}, {"name": "CHTIF5", "description": "Stream x clear half transfer interruptflag (x = 7..4)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CHTIF7"}}, {"name": "CTEIF5", "description": "Stream x clear transfer error interruptflag (x = 7..4)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTEIF7"}}, {"name": "CDMEIF5", "description": "Stream x clear direct mode errorinterrupt flag (x = 7..4)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CDMEIF7"}}, {"name": "CFEIF5", "description": "Stream x clear FIFO error interrupt flag(x = 7..4)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CFEIF7"}}, {"name": "CTCIF4", "description": "Stream x clear transfer completeinterrupt flag (x = 7..4)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTCIF7"}}, {"name": "CHTIF4", "description": "Stream x clear half transfer interruptflag (x = 7..4)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CHTIF7"}}, {"name": "CTEIF4", "description": "Stream x clear transfer error interruptflag (x = 7..4)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CTEIF7"}}, {"name": "CDMEIF4", "description": "Stream x clear direct mode errorinterrupt flag (x = 7..4)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CDMEIF7"}}, {"name": "CFEIF4", "description": "Stream x clear FIFO error interrupt flag(x = 7..4)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "CFEIF7"}}]}}], "cluster": {"name": "ST%s", "description": "Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers", "addressOffset": 16, "register": [{"name": "CR", "displayName": "S0CR", "description": "stream x configurationregister", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CHSEL", "description": "Channel selection", "bitOffset": 25, "bitWidth": 3, "writeConstraint": {"range": {"minimum": 0, "maximum": 7}}}, {"name": "MBURST", "description": "Memory burst transferconfiguration", "bitOffset": 23, "bitWidth": 2, "enumeratedValues": {"name": "MBURST", "usage": "read-write", "enumeratedValue": [{"name": "Single", "description": "Single transfer", "value": 0}, {"name": "INCR4", "description": "Incremental burst of 4 beats", "value": 1}, {"name": "INCR8", "description": "Incremental burst of 8 beats", "value": 2}, {"name": "INCR16", "description": "Incremental burst of 16 beats", "value": 3}]}}, {"name": "PBURST", "description": "Peripheral burst transferconfiguration", "bitOffset": 21, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MBURST"}}, {"name": "CT", "description": "Current target (only in double buffermode)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"name": "CT", "usage": "read-write", "enumeratedValue": [{"name": "Memory0", "description": "The current target memory is Memory 0", "value": 0}, {"name": "Memory1", "description": "The current target memory is Memory 1", "value": 1}]}}, {"name": "DBM", "description": "Double buffer mode", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"name": "DBM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No buffer switching at the end of transfer", "value": 0}, {"name": "Enabled", "description": "Memory target switched at the end of the DMA transfer", "value": 1}]}}, {"name": "PL", "description": "Priority level", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"name": "PL", "usage": "read-write", "enumeratedValue": [{"name": "Low", "description": "Low", "value": 0}, {"name": "Medium", "description": "Medium", "value": 1}, {"name": "High", "description": "High", "value": 2}, {"name": "VeryHigh", "description": "Very high", "value": 3}]}}, {"name": "PINCOS", "description": "Peripheral increment offsetsize", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "PINCOS", "usage": "read-write", "enumeratedValue": [{"name": "PSIZE", "description": "The offset size for the peripheral address calculation is linked to the PSIZE", "value": 0}, {"name": "Fixed4", "description": "The offset size for the peripheral address calculation is fixed to 4 (32-bit alignment)", "value": 1}]}}, {"name": "MSIZE", "description": "Memory data size", "bitOffset": 13, "bitWidth": 2, "enumeratedValues": {"name": "MSIZE", "usage": "read-write", "enumeratedValue": [{"name": "Bits8", "description": "Byte (8-bit)", "value": 0}, {"name": "Bits16", "description": "Half-word (16-bit)", "value": 1}, {"name": "Bits32", "description": "Word (32-bit)", "value": 2}]}}, {"name": "PSIZE", "description": "Peripheral data size", "bitOffset": 11, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MSIZE"}}, {"name": "MINC", "description": "Memory increment mode", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "MINC", "usage": "read-write", "enumeratedValue": [{"name": "Fixed", "description": "Address pointer is fixed", "value": 0}, {"name": "Incremented", "description": "Address pointer is incremented after each data transfer", "value": 1}]}}, {"name": "PINC", "description": "Peripheral increment mode", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "MINC"}}, {"name": "CIRC", "description": "Circular mode", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "CIRC", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Circular mode disabled", "value": 0}, {"name": "Enabled", "description": "Circular mode enabled", "value": 1}]}}, {"name": "DIR", "description": "Data transfer direction", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"name": "DIR", "usage": "read-write", "enumeratedValue": [{"name": "PeripheralToMemory", "description": "Peripheral-to-memory", "value": 0}, {"name": "MemoryToPeripheral", "description": "Memory-to-peripheral", "value": 1}, {"name": "MemoryToMemory", "description": "Memory-to-memory", "value": 2}]}}, {"name": "PFCTRL", "description": "Peripheral flow controller", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "PFCTRL", "usage": "read-write", "enumeratedValue": [{"name": "DMA", "description": "The DMA is the flow controller", "value": 0}, {"name": "Peripheral", "description": "The peripheral is the flow controller", "value": 1}]}}, {"name": "TCIE", "description": "Transfer complete interruptenable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "TCIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TC interrupt disabled", "value": 0}, {"name": "Enabled", "description": "TC interrupt enabled", "value": 1}]}}, {"name": "HTIE", "description": "Half transfer interruptenable", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "HTIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "HT interrupt disabled", "value": 0}, {"name": "Enabled", "description": "HT interrupt enabled", "value": 1}]}}, {"name": "TEIE", "description": "Transfer error interruptenable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "TEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TE interrupt disabled", "value": 0}, {"name": "Enabled", "description": "TE interrupt enabled", "value": 1}]}}, {"name": "DMEIE", "description": "Direct mode error interruptenable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "DMEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "DME interrupt disabled", "value": 0}, {"name": "Enabled", "description": "DME interrupt enabled", "value": 1}]}}, {"name": "EN", "description": "Stream enable / flag stream ready whenread low", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "EN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Stream disabled", "value": 0}, {"name": "Enabled", "description": "Stream enabled", "value": 1}]}}]}}, {"name": "NDTR", "displayName": "S0NDTR", "description": "stream x number of dataregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "NDT", "description": "Number of data items totransfer", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "PAR", "displayName": "S0PAR", "description": "stream x peripheral addressregister", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PA", "description": "Peripheral address", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "M0AR", "displayName": "S0M0AR", "description": "stream x memory 0 addressregister", "addressOffset": "0xc", "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "M0A", "description": "Memory 0 address", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "M1AR", "displayName": "S0M1AR", "description": "stream x memory 1 addressregister", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "M1A", "description": "Memory 1 address (used in case of Doublebuffer mode)", "bitOffset": 0, "bitWidth": 32, "writeConstraint": {"range": {"minimum": 0, "maximum": 4294967295}}}}}, {"name": "FCR", "displayName": "S0FCR", "description": "stream x FIFO control register", "addressOffset": 20, "size": 32, "resetValue": 33, "fields": {"field": [{"name": "FEIE", "description": "FIFO error interruptenable", "bitOffset": 7, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "FEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "FE interrupt disabled", "value": 0}, {"name": "Enabled", "description": "FE interrupt enabled", "value": 1}]}}, {"name": "FS", "description": "FIFO status", "bitOffset": 3, "bitWidth": 3, "access": "read-only", "enumeratedValues": {"name": "FS", "usage": "read-write", "enumeratedValue": [{"name": "Quarter1", "description": "0 < fifo_level < 1/4", "value": 0}, {"name": "Quarter2", "description": "1/4 <= fifo_level < 1/2", "value": 1}, {"name": "Quarter3", "description": "1/2 <= fifo_level < 3/4", "value": 2}, {"name": "Quarter4", "description": "3/4 <= fifo_level < full", "value": 3}, {"name": "Empty", "description": "FIFO is empty", "value": 4}, {"name": "Full", "description": "FIFO is full", "value": 5}]}}, {"name": "DMDIS", "description": "Direct mode disable", "bitOffset": 2, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "DMDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Direct mode is enabled", "value": 0}, {"name": "Disabled", "description": "Direct mode is disabled", "value": 1}]}}, {"name": "FTH", "description": "FIFO threshold selection", "bitOffset": 0, "bitWidth": 2, "access": "read-write", "enumeratedValues": {"name": "FTH", "usage": "read-write", "enumeratedValue": [{"name": "Quarter", "description": "1/4 full FIFO", "value": 0}, {"name": "Half", "description": "1/2 full FIFO", "value": 1}, {"name": "ThreeQuarters", "description": "3/4 full FIFO", "value": 2}, {"name": "Full", "description": "Full FIFO", "value": 3}]}}]}}], "dim": 8, "dimIndex": "0,1,2,3,4,5,6,7", "dimIncrement": 24}}}, {"@derivedFrom": "DMA2", "name": "DMA1", "baseAddress": 1073897472}, {"name": "GPIOH", "description": "General-purpose I/Os", "groupName": "GPIO", "baseAddress": 1073880064, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "MODER", "displayName": "MODER", "description": "GPIO port mode register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MODER15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "MODER15", "usage": "read-write", "enumeratedValue": [{"name": "Input", "description": "Input mode (reset state)", "value": 0}, {"name": "Output", "description": "General purpose output mode", "value": 1}, {"name": "Alternate", "description": "Alternate function mode", "value": 2}, {"name": "Analog", "description": "Analog mode", "value": 3}]}}, {"name": "MODER14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}]}}, {"name": "OTYPER", "displayName": "OTYPER", "description": "GPIO port output type register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OT15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "OT15", "usage": "read-write", "enumeratedValue": [{"name": "PushPull", "description": "Output push-pull (reset state)", "value": 0}, {"name": "OpenDrain", "description": "Output open-drain", "value": 1}]}}, {"name": "OT14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}]}}, {"name": "OSPEEDR", "displayName": "OSPEEDR", "description": "GPIO port output speedregister", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OSPEEDR15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "OSPEEDR15", "usage": "read-write", "enumeratedValue": [{"name": "LowSpeed", "description": "Low speed", "value": 0}, {"name": "MediumSpeed", "description": "Medium speed", "value": 1}, {"name": "HighSpeed", "description": "High speed", "value": 2}, {"name": "VeryHighSpeed", "description": "Very high speed", "value": 3}]}}, {"name": "OSPEEDR14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}]}}, {"name": "PUPDR", "displayName": "PUPDR", "description": "GPIO port pull-up/pull-downregister", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PUPDR15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "PUPDR15", "usage": "read-write", "enumeratedValue": [{"name": "Floating", "description": "No pull-up, pull-down", "value": 0}, {"name": "PullUp", "description": "Pull-up", "value": 1}, {"name": "PullDown", "description": "Pull-down", "value": 2}]}}, {"name": "PUPDR14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}]}}, {"name": "IDR", "displayName": "IDR", "description": "GPIO port input data register", "addressOffset": 16, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "IDR15", "description": "Port input data (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "IDR15", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "Input is logic high", "value": 1}, {"name": "Low", "description": "Input is logic low", "value": 0}]}}, {"name": "IDR14", "description": "Port input data (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR13", "description": "Port input data (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR12", "description": "Port input data (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR11", "description": "Port input data (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR10", "description": "Port input data (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR9", "description": "Port input data (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR8", "description": "Port input data (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR7", "description": "Port input data (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR6", "description": "Port input data (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR5", "description": "Port input data (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR4", "description": "Port input data (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR3", "description": "Port input data (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR2", "description": "Port input data (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR1", "description": "Port input data (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR0", "description": "Port input data (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}]}}, {"name": "ODR", "displayName": "ODR", "description": "GPIO port output data register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ODR15", "description": "Port output data (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ODR15", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "Set output to logic high", "value": 1}, {"name": "Low", "description": "Set output to logic low", "value": 0}]}}, {"name": "ODR14", "description": "Port output data (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR13", "description": "Port output data (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR12", "description": "Port output data (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR11", "description": "Port output data (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR10", "description": "Port output data (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR9", "description": "Port output data (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR8", "description": "Port output data (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR7", "description": "Port output data (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR6", "description": "Port output data (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR5", "description": "Port output data (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR4", "description": "Port output data (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR3", "description": "Port output data (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR2", "description": "Port output data (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR1", "description": "Port output data (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR0", "description": "Port output data (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}]}}, {"name": "BSRR", "displayName": "BSRR", "description": "GPIO port bit set/resetregister", "addressOffset": 24, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "BR15", "description": "Port x reset bit y (y =0..15)", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "BR15W", "usage": "write", "enumeratedValue": {"name": "Reset", "description": "Resets the corresponding ODRx bit", "value": 1}}}, {"name": "BR14", "description": "Port x reset bit y (y =0..15)", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR13", "description": "Port x reset bit y (y =0..15)", "bitOffset": 29, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR12", "description": "Port x reset bit y (y =0..15)", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR11", "description": "Port x reset bit y (y =0..15)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR10", "description": "Port x reset bit y (y =0..15)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR9", "description": "Port x reset bit y (y =0..15)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR8", "description": "Port x reset bit y (y =0..15)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR7", "description": "Port x reset bit y (y =0..15)", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR6", "description": "Port x reset bit y (y =0..15)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR5", "description": "Port x reset bit y (y =0..15)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR4", "description": "Port x reset bit y (y =0..15)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR3", "description": "Port x reset bit y (y =0..15)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR2", "description": "Port x reset bit y (y =0..15)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR1", "description": "Port x reset bit y (y =0..15)", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR0", "description": "Port x set bit y (y=0..15)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BS15", "description": "Port x set bit y (y=0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "BS15W", "usage": "write", "enumeratedValue": {"name": "Set", "description": "Sets the corresponding ODRx bit", "value": 1}}}, {"name": "BS14", "description": "Port x set bit y (y=0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS13", "description": "Port x set bit y (y=0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS12", "description": "Port x set bit y (y=0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS11", "description": "Port x set bit y (y=0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS10", "description": "Port x set bit y (y=0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS9", "description": "Port x set bit y (y=0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS8", "description": "Port x set bit y (y=0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS7", "description": "Port x set bit y (y=0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS6", "description": "Port x set bit y (y=0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS5", "description": "Port x set bit y (y=0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS4", "description": "Port x set bit y (y=0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS3", "description": "Port x set bit y (y=0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS2", "description": "Port x set bit y (y=0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS1", "description": "Port x set bit y (y=0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS0", "description": "Port x set bit y (y=0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}]}}, {"name": "LCKR", "displayName": "LCKR", "description": "GPIO port configuration lockregister", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "LCKK", "description": "Port x lock bit y (y=0..15)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"name": "LCKK", "usage": "read-write", "enumeratedValue": [{"name": "NotActive", "description": "Port configuration lock key not active", "value": 0}, {"name": "Active", "description": "Port configuration lock key active", "value": 1}]}}, {"name": "LCK15", "description": "Port x lock bit y (y=0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "LCK15", "usage": "read-write", "enumeratedValue": [{"name": "Unlocked", "description": "Port configuration not locked", "value": 0}, {"name": "Locked", "description": "Port configuration locked", "value": 1}]}}, {"name": "LCK14", "description": "Port x lock bit y (y=0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK13", "description": "Port x lock bit y (y=0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK12", "description": "Port x lock bit y (y=0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK11", "description": "Port x lock bit y (y=0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK10", "description": "Port x lock bit y (y=0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK9", "description": "Port x lock bit y (y=0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "LCK9", "usage": "read-write", "enumeratedValue": [{"name": "Unlocked", "description": "Port configuration not locked", "value": 0}, {"name": "Locked", "description": "Port configuration locked", "value": 1}]}}, {"name": "LCK8", "description": "Port x lock bit y (y=0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK7", "description": "Port x lock bit y (y=0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK6", "description": "Port x lock bit y (y=0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK5", "description": "Port x lock bit y (y=0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK4", "description": "Port x lock bit y (y=0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK3", "description": "Port x lock bit y (y=0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK2", "description": "Port x lock bit y (y=0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK1", "description": "Port x lock bit y (y=0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK0", "description": "Port x lock bit y (y=0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}]}}, {"name": "AFRL", "displayName": "AFRL", "description": "GPIO alternate function lowregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AFRL7", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 28, "bitWidth": 4, "enumeratedValues": {"name": "AFRL7", "usage": "read-write", "enumeratedValue": [{"name": "AF0", "description": "AF0", "value": 0}, {"name": "AF1", "description": "AF1", "value": 1}, {"name": "AF2", "description": "AF2", "value": 2}, {"name": "AF3", "description": "AF3", "value": 3}, {"name": "AF4", "description": "AF4", "value": 4}, {"name": "AF5", "description": "AF5", "value": 5}, {"name": "AF6", "description": "AF6", "value": 6}, {"name": "AF7", "description": "AF7", "value": 7}, {"name": "AF8", "description": "AF8", "value": 8}, {"name": "AF9", "description": "AF9", "value": 9}, {"name": "AF10", "description": "AF10", "value": 10}, {"name": "AF11", "description": "AF11", "value": 11}, {"name": "AF12", "description": "AF12", "value": 12}, {"name": "AF13", "description": "AF13", "value": 13}, {"name": "AF14", "description": "AF14", "value": 14}, {"name": "AF15", "description": "AF15", "value": 15}]}}, {"name": "AFRL6", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL5", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 20, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL4", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL3", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 12, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL2", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL1", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL0", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 0, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}]}}, {"name": "AFRH", "displayName": "AFRH", "description": "GPIO alternate function highregister", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AFRH15", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 28, "bitWidth": 4, "enumeratedValues": {"name": "AFRH15", "usage": "read-write", "enumeratedValue": [{"name": "AF0", "description": "AF0", "value": 0}, {"name": "AF1", "description": "AF1", "value": 1}, {"name": "AF2", "description": "AF2", "value": 2}, {"name": "AF3", "description": "AF3", "value": 3}, {"name": "AF4", "description": "AF4", "value": 4}, {"name": "AF5", "description": "AF5", "value": 5}, {"name": "AF6", "description": "AF6", "value": 6}, {"name": "AF7", "description": "AF7", "value": 7}, {"name": "AF8", "description": "AF8", "value": 8}, {"name": "AF9", "description": "AF9", "value": 9}, {"name": "AF10", "description": "AF10", "value": 10}, {"name": "AF11", "description": "AF11", "value": 11}, {"name": "AF12", "description": "AF12", "value": 12}, {"name": "AF13", "description": "AF13", "value": 13}, {"name": "AF14", "description": "AF14", "value": 14}, {"name": "AF15", "description": "AF15", "value": 15}]}}, {"name": "AFRH14", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH13", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 20, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH12", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH11", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 12, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH10", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH9", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH8", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 0, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}]}}]}}, {"@derivedFrom": "GPIOH", "name": "GPIOE", "baseAddress": 1073876992}, {"@derivedFrom": "GPIOH", "name": "GPIOD", "baseAddress": "0X40020C00"}, {"@derivedFrom": "GPIOH", "name": "GPIOC", "baseAddress": 1073874944}, {"@derivedFrom": "GPIOH", "name": "GPIOF", "baseAddress": 1073878016}, {"@derivedFrom": "GPIOH", "name": "GPIOG", "baseAddress": 1073879040}, {"name": "GPIOB", "description": "General-purpose I/Os", "groupName": "GPIO", "baseAddress": 1073873920, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "MODER", "displayName": "MODER", "description": "GPIO port mode register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 640, "fields": {"field": [{"name": "MODER15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "MODER15", "usage": "read-write", "enumeratedValue": [{"name": "Input", "description": "Input mode (reset state)", "value": 0}, {"name": "Output", "description": "General purpose output mode", "value": 1}, {"name": "Alternate", "description": "Alternate function mode", "value": 2}, {"name": "Analog", "description": "Analog mode", "value": 3}]}}, {"name": "MODER14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}]}}, {"name": "OTYPER", "displayName": "OTYPER", "description": "GPIO port output type register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OT15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "OT15", "usage": "read-write", "enumeratedValue": [{"name": "PushPull", "description": "Output push-pull (reset state)", "value": 0}, {"name": "OpenDrain", "description": "Output open-drain", "value": 1}]}}, {"name": "OT14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}]}}, {"name": "OSPEEDR", "displayName": "OSPEEDR", "description": "GPIO port output speedregister", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 192, "fields": {"field": [{"name": "OSPEEDR15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "OSPEEDR15", "usage": "read-write", "enumeratedValue": [{"name": "LowSpeed", "description": "Low speed", "value": 0}, {"name": "MediumSpeed", "description": "Medium speed", "value": 1}, {"name": "HighSpeed", "description": "High speed", "value": 2}, {"name": "VeryHighSpeed", "description": "Very high speed", "value": 3}]}}, {"name": "OSPEEDR14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}]}}, {"name": "PUPDR", "displayName": "PUPDR", "description": "GPIO port pull-up/pull-downregister", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 256, "fields": {"field": [{"name": "PUPDR15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "PUPDR15", "usage": "read-write", "enumeratedValue": [{"name": "Floating", "description": "No pull-up, pull-down", "value": 0}, {"name": "PullUp", "description": "Pull-up", "value": 1}, {"name": "PullDown", "description": "Pull-down", "value": 2}]}}, {"name": "PUPDR14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}]}}, {"name": "IDR", "displayName": "IDR", "description": "GPIO port input data register", "addressOffset": 16, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "IDR15", "description": "Port input data (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "IDR15", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "Input is logic high", "value": 1}, {"name": "Low", "description": "Input is logic low", "value": 0}]}}, {"name": "IDR14", "description": "Port input data (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR13", "description": "Port input data (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR12", "description": "Port input data (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR11", "description": "Port input data (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR10", "description": "Port input data (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR9", "description": "Port input data (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR8", "description": "Port input data (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR7", "description": "Port input data (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR6", "description": "Port input data (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR5", "description": "Port input data (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR4", "description": "Port input data (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR3", "description": "Port input data (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR2", "description": "Port input data (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR1", "description": "Port input data (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR0", "description": "Port input data (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}]}}, {"name": "ODR", "displayName": "ODR", "description": "GPIO port output data register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ODR15", "description": "Port output data (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ODR15", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "Set output to logic high", "value": 1}, {"name": "Low", "description": "Set output to logic low", "value": 0}]}}, {"name": "ODR14", "description": "Port output data (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR13", "description": "Port output data (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR12", "description": "Port output data (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR11", "description": "Port output data (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR10", "description": "Port output data (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR9", "description": "Port output data (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR8", "description": "Port output data (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR7", "description": "Port output data (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR6", "description": "Port output data (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR5", "description": "Port output data (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR4", "description": "Port output data (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR3", "description": "Port output data (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR2", "description": "Port output data (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR1", "description": "Port output data (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR0", "description": "Port output data (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}]}}, {"name": "BSRR", "displayName": "BSRR", "description": "GPIO port bit set/resetregister", "addressOffset": 24, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "BR15", "description": "Port x reset bit y (y =0..15)", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "BR15W", "usage": "write", "enumeratedValue": {"name": "Reset", "description": "Resets the corresponding ODRx bit", "value": 1}}}, {"name": "BR14", "description": "Port x reset bit y (y =0..15)", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR13", "description": "Port x reset bit y (y =0..15)", "bitOffset": 29, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR12", "description": "Port x reset bit y (y =0..15)", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR11", "description": "Port x reset bit y (y =0..15)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR10", "description": "Port x reset bit y (y =0..15)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR9", "description": "Port x reset bit y (y =0..15)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR8", "description": "Port x reset bit y (y =0..15)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR7", "description": "Port x reset bit y (y =0..15)", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR6", "description": "Port x reset bit y (y =0..15)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR5", "description": "Port x reset bit y (y =0..15)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR4", "description": "Port x reset bit y (y =0..15)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR3", "description": "Port x reset bit y (y =0..15)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR2", "description": "Port x reset bit y (y =0..15)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR1", "description": "Port x reset bit y (y =0..15)", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR0", "description": "Port x set bit y (y=0..15)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BS15", "description": "Port x set bit y (y=0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "BS15W", "usage": "write", "enumeratedValue": {"name": "Set", "description": "Sets the corresponding ODRx bit", "value": 1}}}, {"name": "BS14", "description": "Port x set bit y (y=0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS13", "description": "Port x set bit y (y=0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS12", "description": "Port x set bit y (y=0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS11", "description": "Port x set bit y (y=0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS10", "description": "Port x set bit y (y=0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS9", "description": "Port x set bit y (y=0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS8", "description": "Port x set bit y (y=0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS7", "description": "Port x set bit y (y=0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS6", "description": "Port x set bit y (y=0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS5", "description": "Port x set bit y (y=0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS4", "description": "Port x set bit y (y=0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS3", "description": "Port x set bit y (y=0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS2", "description": "Port x set bit y (y=0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS1", "description": "Port x set bit y (y=0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS0", "description": "Port x set bit y (y=0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}]}}, {"name": "LCKR", "displayName": "LCKR", "description": "GPIO port configuration lockregister", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "LCKK", "description": "Port x lock bit y (y=0..15)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"name": "LCKK", "usage": "read-write", "enumeratedValue": [{"name": "NotActive", "description": "Port configuration lock key not active", "value": 0}, {"name": "Active", "description": "Port configuration lock key active", "value": 1}]}}, {"name": "LCK15", "description": "Port x lock bit y (y=0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "LCK15", "usage": "read-write", "enumeratedValue": [{"name": "Unlocked", "description": "Port configuration not locked", "value": 0}, {"name": "Locked", "description": "Port configuration locked", "value": 1}]}}, {"name": "LCK14", "description": "Port x lock bit y (y=0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK13", "description": "Port x lock bit y (y=0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK12", "description": "Port x lock bit y (y=0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK11", "description": "Port x lock bit y (y=0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK10", "description": "Port x lock bit y (y=0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK9", "description": "Port x lock bit y (y=0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "LCK9", "usage": "read-write", "enumeratedValue": [{"name": "Unlocked", "description": "Port configuration not locked", "value": 0}, {"name": "Locked", "description": "Port configuration locked", "value": 1}]}}, {"name": "LCK8", "description": "Port x lock bit y (y=0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK7", "description": "Port x lock bit y (y=0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK6", "description": "Port x lock bit y (y=0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK5", "description": "Port x lock bit y (y=0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK4", "description": "Port x lock bit y (y=0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK3", "description": "Port x lock bit y (y=0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK2", "description": "Port x lock bit y (y=0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK1", "description": "Port x lock bit y (y=0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK0", "description": "Port x lock bit y (y=0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}]}}, {"name": "AFRL", "displayName": "AFRL", "description": "GPIO alternate function lowregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AFRL7", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 28, "bitWidth": 4, "enumeratedValues": {"name": "AFRL7", "usage": "read-write", "enumeratedValue": [{"name": "AF0", "description": "AF0", "value": 0}, {"name": "AF1", "description": "AF1", "value": 1}, {"name": "AF2", "description": "AF2", "value": 2}, {"name": "AF3", "description": "AF3", "value": 3}, {"name": "AF4", "description": "AF4", "value": 4}, {"name": "AF5", "description": "AF5", "value": 5}, {"name": "AF6", "description": "AF6", "value": 6}, {"name": "AF7", "description": "AF7", "value": 7}, {"name": "AF8", "description": "AF8", "value": 8}, {"name": "AF9", "description": "AF9", "value": 9}, {"name": "AF10", "description": "AF10", "value": 10}, {"name": "AF11", "description": "AF11", "value": 11}, {"name": "AF12", "description": "AF12", "value": 12}, {"name": "AF13", "description": "AF13", "value": 13}, {"name": "AF14", "description": "AF14", "value": 14}, {"name": "AF15", "description": "AF15", "value": 15}]}}, {"name": "AFRL6", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL5", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 20, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL4", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL3", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 12, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL2", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL1", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL0", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 0, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}]}}, {"name": "AFRH", "displayName": "AFRH", "description": "GPIO alternate function highregister", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AFRH15", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 28, "bitWidth": 4, "enumeratedValues": {"name": "AFRH15", "usage": "read-write", "enumeratedValue": [{"name": "AF0", "description": "AF0", "value": 0}, {"name": "AF1", "description": "AF1", "value": 1}, {"name": "AF2", "description": "AF2", "value": 2}, {"name": "AF3", "description": "AF3", "value": 3}, {"name": "AF4", "description": "AF4", "value": 4}, {"name": "AF5", "description": "AF5", "value": 5}, {"name": "AF6", "description": "AF6", "value": 6}, {"name": "AF7", "description": "AF7", "value": 7}, {"name": "AF8", "description": "AF8", "value": 8}, {"name": "AF9", "description": "AF9", "value": 9}, {"name": "AF10", "description": "AF10", "value": 10}, {"name": "AF11", "description": "AF11", "value": 11}, {"name": "AF12", "description": "AF12", "value": 12}, {"name": "AF13", "description": "AF13", "value": 13}, {"name": "AF14", "description": "AF14", "value": 14}, {"name": "AF15", "description": "AF15", "value": 15}]}}, {"name": "AFRH14", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH13", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 20, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH12", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH11", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 12, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH10", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH9", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH8", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 0, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}]}}]}}, {"name": "GPIOA", "description": "General-purpose I/Os", "groupName": "GPIO", "baseAddress": 1073872896, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "MODER", "displayName": "MODER", "description": "GPIO port mode register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 2818572288, "fields": {"field": [{"name": "MODER15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "MODER15", "usage": "read-write", "enumeratedValue": [{"name": "Input", "description": "Input mode (reset state)", "value": 0}, {"name": "Output", "description": "General purpose output mode", "value": 1}, {"name": "Alternate", "description": "Alternate function mode", "value": 2}, {"name": "Analog", "description": "Analog mode", "value": 3}]}}, {"name": "MODER14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}, {"name": "MODER0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "MODER15"}}]}}, {"name": "OTYPER", "displayName": "OTYPER", "description": "GPIO port output type register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OT15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "OT15", "usage": "read-write", "enumeratedValue": [{"name": "PushPull", "description": "Output push-pull (reset state)", "value": 0}, {"name": "OpenDrain", "description": "Output open-drain", "value": 1}]}}, {"name": "OT14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}, {"name": "OT0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "OT15"}}]}}, {"name": "OSPEEDR", "displayName": "OSPEEDR", "description": "GPIO port output speedregister", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OSPEEDR15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "OSPEEDR15", "usage": "read-write", "enumeratedValue": [{"name": "LowSpeed", "description": "Low speed", "value": 0}, {"name": "MediumSpeed", "description": "Medium speed", "value": 1}, {"name": "HighSpeed", "description": "High speed", "value": 2}, {"name": "VeryHighSpeed", "description": "Very high speed", "value": 3}]}}, {"name": "OSPEEDR14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}, {"name": "OSPEEDR0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "OSPEEDR15"}}]}}, {"name": "PUPDR", "displayName": "PUPDR", "description": "GPIO port pull-up/pull-downregister", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 1677721600, "fields": {"field": [{"name": "PUPDR15", "description": "Port x configuration bits (y =0..15)", "bitOffset": 30, "bitWidth": 2, "enumeratedValues": {"name": "PUPDR15", "usage": "read-write", "enumeratedValue": [{"name": "Floating", "description": "No pull-up, pull-down", "value": 0}, {"name": "PullUp", "description": "Pull-up", "value": 1}, {"name": "PullDown", "description": "Pull-down", "value": 2}]}}, {"name": "PUPDR14", "description": "Port x configuration bits (y =0..15)", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR13", "description": "Port x configuration bits (y =0..15)", "bitOffset": 26, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR12", "description": "Port x configuration bits (y =0..15)", "bitOffset": 24, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR11", "description": "Port x configuration bits (y =0..15)", "bitOffset": 22, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR10", "description": "Port x configuration bits (y =0..15)", "bitOffset": 20, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR9", "description": "Port x configuration bits (y =0..15)", "bitOffset": 18, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR8", "description": "Port x configuration bits (y =0..15)", "bitOffset": 16, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR7", "description": "Port x configuration bits (y =0..15)", "bitOffset": 14, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR6", "description": "Port x configuration bits (y =0..15)", "bitOffset": 12, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR5", "description": "Port x configuration bits (y =0..15)", "bitOffset": 10, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR4", "description": "Port x configuration bits (y =0..15)", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR3", "description": "Port x configuration bits (y =0..15)", "bitOffset": 6, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR2", "description": "Port x configuration bits (y =0..15)", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR1", "description": "Port x configuration bits (y =0..15)", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}, {"name": "PUPDR0", "description": "Port x configuration bits (y =0..15)", "bitOffset": 0, "bitWidth": 2, "enumeratedValues": {"@derivedFrom": "PUPDR15"}}]}}, {"name": "IDR", "displayName": "IDR", "description": "GPIO port input data register", "addressOffset": 16, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "IDR15", "description": "Port input data (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "IDR15", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "Input is logic high", "value": 1}, {"name": "Low", "description": "Input is logic low", "value": 0}]}}, {"name": "IDR14", "description": "Port input data (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR13", "description": "Port input data (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR12", "description": "Port input data (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR11", "description": "Port input data (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR10", "description": "Port input data (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR9", "description": "Port input data (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR8", "description": "Port input data (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR7", "description": "Port input data (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR6", "description": "Port input data (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR5", "description": "Port input data (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR4", "description": "Port input data (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR3", "description": "Port input data (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR2", "description": "Port input data (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR1", "description": "Port input data (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}, {"name": "IDR0", "description": "Port input data (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "IDR15"}}]}}, {"name": "ODR", "displayName": "ODR", "description": "GPIO port output data register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ODR15", "description": "Port output data (y =0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ODR15", "usage": "read-write", "enumeratedValue": [{"name": "High", "description": "Set output to logic high", "value": 1}, {"name": "Low", "description": "Set output to logic low", "value": 0}]}}, {"name": "ODR14", "description": "Port output data (y =0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR13", "description": "Port output data (y =0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR12", "description": "Port output data (y =0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR11", "description": "Port output data (y =0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR10", "description": "Port output data (y =0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR9", "description": "Port output data (y =0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR8", "description": "Port output data (y =0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR7", "description": "Port output data (y =0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR6", "description": "Port output data (y =0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR5", "description": "Port output data (y =0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR4", "description": "Port output data (y =0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR3", "description": "Port output data (y =0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR2", "description": "Port output data (y =0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR1", "description": "Port output data (y =0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}, {"name": "ODR0", "description": "Port output data (y =0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "ODR15"}}]}}, {"name": "BSRR", "displayName": "BSRR", "description": "GPIO port bit set/resetregister", "addressOffset": 24, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "BR15", "description": "Port x reset bit y (y =0..15)", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "BR15W", "usage": "write", "enumeratedValue": {"name": "Reset", "description": "Resets the corresponding ODRx bit", "value": 1}}}, {"name": "BR14", "description": "Port x reset bit y (y =0..15)", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR13", "description": "Port x reset bit y (y =0..15)", "bitOffset": 29, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR12", "description": "Port x reset bit y (y =0..15)", "bitOffset": 28, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR11", "description": "Port x reset bit y (y =0..15)", "bitOffset": 27, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR10", "description": "Port x reset bit y (y =0..15)", "bitOffset": 26, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR9", "description": "Port x reset bit y (y =0..15)", "bitOffset": 25, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR8", "description": "Port x reset bit y (y =0..15)", "bitOffset": 24, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR7", "description": "Port x reset bit y (y =0..15)", "bitOffset": 23, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR6", "description": "Port x reset bit y (y =0..15)", "bitOffset": 22, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR5", "description": "Port x reset bit y (y =0..15)", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR4", "description": "Port x reset bit y (y =0..15)", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR3", "description": "Port x reset bit y (y =0..15)", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR2", "description": "Port x reset bit y (y =0..15)", "bitOffset": 18, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR1", "description": "Port x reset bit y (y =0..15)", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BR0", "description": "Port x set bit y (y=0..15)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BR15W"}}, {"name": "BS15", "description": "Port x set bit y (y=0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "BS15W", "usage": "write", "enumeratedValue": {"name": "Set", "description": "Sets the corresponding ODRx bit", "value": 1}}}, {"name": "BS14", "description": "Port x set bit y (y=0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS13", "description": "Port x set bit y (y=0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS12", "description": "Port x set bit y (y=0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS11", "description": "Port x set bit y (y=0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS10", "description": "Port x set bit y (y=0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS9", "description": "Port x set bit y (y=0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS8", "description": "Port x set bit y (y=0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS7", "description": "Port x set bit y (y=0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS6", "description": "Port x set bit y (y=0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS5", "description": "Port x set bit y (y=0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS4", "description": "Port x set bit y (y=0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS3", "description": "Port x set bit y (y=0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS2", "description": "Port x set bit y (y=0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS1", "description": "Port x set bit y (y=0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}, {"name": "BS0", "description": "Port x set bit y (y=0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "BS15W"}}]}}, {"name": "LCKR", "displayName": "LCKR", "description": "GPIO port configuration lockregister", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "LCKK", "description": "Port x lock bit y (y=0..15)", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"name": "LCKK", "usage": "read-write", "enumeratedValue": [{"name": "NotActive", "description": "Port configuration lock key not active", "value": 0}, {"name": "Active", "description": "Port configuration lock key active", "value": 1}]}}, {"name": "LCK15", "description": "Port x lock bit y (y=0..15)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "LCK15", "usage": "read-write", "enumeratedValue": [{"name": "Unlocked", "description": "Port configuration not locked", "value": 0}, {"name": "Locked", "description": "Port configuration locked", "value": 1}]}}, {"name": "LCK14", "description": "Port x lock bit y (y=0..15)", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK13", "description": "Port x lock bit y (y=0..15)", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK12", "description": "Port x lock bit y (y=0..15)", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK11", "description": "Port x lock bit y (y=0..15)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK10", "description": "Port x lock bit y (y=0..15)", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK15"}}, {"name": "LCK9", "description": "Port x lock bit y (y=0..15)", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "LCK9", "usage": "read-write", "enumeratedValue": [{"name": "Unlocked", "description": "Port configuration not locked", "value": 0}, {"name": "Locked", "description": "Port configuration locked", "value": 1}]}}, {"name": "LCK8", "description": "Port x lock bit y (y=0..15)", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK7", "description": "Port x lock bit y (y=0..15)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK6", "description": "Port x lock bit y (y=0..15)", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK5", "description": "Port x lock bit y (y=0..15)", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK4", "description": "Port x lock bit y (y=0..15)", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK3", "description": "Port x lock bit y (y=0..15)", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK2", "description": "Port x lock bit y (y=0..15)", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK1", "description": "Port x lock bit y (y=0..15)", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}, {"name": "LCK0", "description": "Port x lock bit y (y=0..15)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"@derivedFrom": "LCK9"}}]}}, {"name": "AFRL", "displayName": "AFRL", "description": "GPIO alternate function lowregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AFRL7", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 28, "bitWidth": 4, "enumeratedValues": {"name": "AFRL7", "usage": "read-write", "enumeratedValue": [{"name": "AF0", "description": "AF0", "value": 0}, {"name": "AF1", "description": "AF1", "value": 1}, {"name": "AF2", "description": "AF2", "value": 2}, {"name": "AF3", "description": "AF3", "value": 3}, {"name": "AF4", "description": "AF4", "value": 4}, {"name": "AF5", "description": "AF5", "value": 5}, {"name": "AF6", "description": "AF6", "value": 6}, {"name": "AF7", "description": "AF7", "value": 7}, {"name": "AF8", "description": "AF8", "value": 8}, {"name": "AF9", "description": "AF9", "value": 9}, {"name": "AF10", "description": "AF10", "value": 10}, {"name": "AF11", "description": "AF11", "value": 11}, {"name": "AF12", "description": "AF12", "value": 12}, {"name": "AF13", "description": "AF13", "value": 13}, {"name": "AF14", "description": "AF14", "value": 14}, {"name": "AF15", "description": "AF15", "value": 15}]}}, {"name": "AFRL6", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL5", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 20, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL4", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL3", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 12, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL2", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL1", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}, {"name": "AFRL0", "description": "Alternate function selection for port xbit y (y = 0..7)", "bitOffset": 0, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRL7"}}]}}, {"name": "AFRH", "displayName": "AFRH", "description": "GPIO alternate function highregister", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AFRH15", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 28, "bitWidth": 4, "enumeratedValues": {"name": "AFRH15", "usage": "read-write", "enumeratedValue": [{"name": "AF0", "description": "AF0", "value": 0}, {"name": "AF1", "description": "AF1", "value": 1}, {"name": "AF2", "description": "AF2", "value": 2}, {"name": "AF3", "description": "AF3", "value": 3}, {"name": "AF4", "description": "AF4", "value": 4}, {"name": "AF5", "description": "AF5", "value": 5}, {"name": "AF6", "description": "AF6", "value": 6}, {"name": "AF7", "description": "AF7", "value": 7}, {"name": "AF8", "description": "AF8", "value": 8}, {"name": "AF9", "description": "AF9", "value": 9}, {"name": "AF10", "description": "AF10", "value": 10}, {"name": "AF11", "description": "AF11", "value": 11}, {"name": "AF12", "description": "AF12", "value": 12}, {"name": "AF13", "description": "AF13", "value": 13}, {"name": "AF14", "description": "AF14", "value": 14}, {"name": "AF15", "description": "AF15", "value": 15}]}}, {"name": "AFRH14", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 24, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH13", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 20, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH12", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 16, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH11", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 12, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH10", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 8, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH9", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 4, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}, {"name": "AFRH8", "description": "Alternate function selection for port xbit y (y = 8..15)", "bitOffset": 0, "bitWidth": 4, "enumeratedValues": {"@derivedFrom": "AFRH15"}}]}}]}}, {"@derivedFrom": "I2C1", "name": "I2C3", "baseAddress": 1073765376, "interrupt": [{"name": "I2C3_EV", "description": "I2C3 event interrupt", "value": 72}, {"name": "I2C3_ER", "description": "I2C3 error interrupt", "value": 73}]}, {"@derivedFrom": "I2C1", "name": "I2C2", "baseAddress": 1073764352, "interrupt": [{"name": "I2C2_EV", "description": "I2C2 event interrupt", "value": 33}, {"name": "I2C2_ER", "description": "I2C2 error interrupt", "value": 34}]}, {"name": "I2C1", "baseAddress": 1073763328, "interrupt": [{"name": "I2C1_EV", "description": "I2C1 event interrupt", "value": 31}, {"name": "I2C1_ER", "description": "I2C1 error interrupt", "value": 32}], "description": "Inter-integrated circuit", "groupName": "I2C", "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "Control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SWRST", "description": "Software reset", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "SWRST", "usage": "read-write", "enumeratedValue": [{"name": "NotReset", "description": "I2C peripheral not under reset", "value": 0}, {"name": "Reset", "description": "I2C peripheral under reset", "value": 1}]}}, {"name": "ALERT", "description": "SMBus alert", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "ALERT", "usage": "read-write", "enumeratedValue": [{"name": "Release", "description": "SMBA pin released high", "value": 0}, {"name": "Drive", "description": "SMBA pin driven low", "value": 1}]}}, {"name": "PEC", "description": "Packet error checking", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "PEC", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No PEC transfer", "value": 0}, {"name": "Enabled", "description": "PEC transfer", "value": 1}]}}, {"name": "POS", "description": "Acknowledge/PEC Position (for datareception)", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "POS", "usage": "read-write", "enumeratedValue": [{"name": "Current", "description": "ACK bit controls the (N)ACK of the current byte being received", "value": 0}, {"name": "Next", "description": "ACK bit controls the (N)ACK of the next byte to be received", "value": 1}]}}, {"name": "ACK", "description": "Acknowledge enable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "ACK", "usage": "read-write", "enumeratedValue": [{"name": "NAK", "description": "No acknowledge returned", "value": 0}, {"name": "ACK", "description": "Acknowledge returned after a byte is received", "value": 1}]}}, {"name": "STOP", "description": "Stop generation", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "STOP", "usage": "read-write", "enumeratedValue": [{"name": "NoStop", "description": "No Stop generation", "value": 0}, {"name": "Stop", "description": "In master mode: stop generation after current byte/start, in slave mode: release SCL and SDA after current byte", "value": 1}]}}, {"name": "START", "description": "Start generation", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "START", "usage": "read-write", "enumeratedValue": [{"name": "NoStart", "description": "No Start generation", "value": 0}, {"name": "Start", "description": "In master mode: repeated start generation, in slave mode: start generation when bus is free", "value": 1}]}}, {"name": "NOSTRETCH", "description": "Clock stretching disable (Slavemode)", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "NOSTRETCH", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Clock stretching enabled", "value": 0}, {"name": "Disabled", "description": "Clock stretching disabled", "value": 1}]}}, {"name": "ENGC", "description": "General call enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "ENGC", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "General call disabled", "value": 0}, {"name": "Enabled", "description": "General call enabled", "value": 1}]}}, {"name": "ENPEC", "description": "PEC enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "ENPEC", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "PEC calculation disabled", "value": 0}, {"name": "Enabled", "description": "PEC calculation enabled", "value": 1}]}}, {"name": "ENARP", "description": "ARP enable", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "ENARP", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "ARP disabled", "value": 0}, {"name": "Enabled", "description": "ARP enabled", "value": 1}]}}, {"name": "SMBTYPE", "description": "SMBus type", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "SMBTYPE", "usage": "read-write", "enumeratedValue": [{"name": "Device", "description": "SMBus Device", "value": 0}, {"name": "Host", "description": "SMBus Host", "value": 1}]}}, {"name": "SMBUS", "description": "SMBus mode", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "SMBUS", "usage": "read-write", "enumeratedValue": [{"name": "I2C", "description": "I2C Mode", "value": 0}, {"name": "SMBus", "description": "SMBus", "value": 1}]}}, {"name": "PE", "description": "Peripheral enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "PE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Peripheral disabled", "value": 0}, {"name": "Enabled", "description": "Peripheral enabled", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "Control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "LAST", "description": "DMA last transfer", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "LAST", "usage": "read-write", "enumeratedValue": [{"name": "NotLast", "description": "Next DMA EOT is not the last transfer", "value": 0}, {"name": "Last", "description": "Next DMA EOT is the last transfer", "value": 1}]}}, {"name": "DMAEN", "description": "DMA requests enable", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "DMAEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "DMA requests disabled", "value": 0}, {"name": "Enabled", "description": "DMA request enabled when TxE=1 or RxNE=1", "value": 1}]}}, {"name": "ITBUFEN", "description": "Buffer interrupt enable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "ITBUFEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TxE=1 or RxNE=1 does not generate any interrupt", "value": 0}, {"name": "Enabled", "description": "TxE=1 or RxNE=1 generates Event interrupt", "value": 1}]}}, {"name": "ITEVTEN", "description": "Event interrupt enable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "ITEVTEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Event interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Event interrupt enabled", "value": 1}]}}, {"name": "ITERREN", "description": "Error interrupt enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "ITERREN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Error interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Error interrupt enabled", "value": 1}]}}, {"name": "FREQ", "description": "Peripheral clock frequency", "bitOffset": 0, "bitWidth": 6, "writeConstraint": {"range": {"minimum": 2, "maximum": 50}}}]}}, {"name": "OAR1", "displayName": "OAR1", "description": "Own address register 1", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ADDMODE", "description": "Addressing mode (slavemode)", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ADDMODE", "usage": "read-write", "enumeratedValue": [{"name": "ADD7", "description": "7-bit slave address", "value": 0}, {"name": "ADD10", "description": "10-bit slave address", "value": 1}]}}, {"name": "ADD", "description": "Interface address", "bitOffset": 0, "bitWidth": 10, "writeConstraint": {"range": {"minimum": 0, "maximum": 1023}}}]}}, {"name": "OAR2", "displayName": "OAR2", "description": "Own address register 2", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "ADD2", "description": "Interface address", "bitOffset": 1, "bitWidth": 7, "writeConstraint": {"range": {"minimum": 0, "maximum": 127}}}, {"name": "ENDUAL", "description": "Dual addressing modeenable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "ENDUAL", "usage": "read-write", "enumeratedValue": [{"name": "Single", "description": "Single addressing mode", "value": 0}, {"name": "Dual", "description": "Dual addressing mode", "value": 1}]}}]}}, {"name": "DR", "displayName": "DR", "description": "Data register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DR", "description": "8-bit data register", "bitOffset": 0, "bitWidth": 8, "writeConstraint": {"range": {"minimum": 0, "maximum": 255}}}}}, {"name": "SR1", "displayName": "SR1", "description": "Status register 1", "addressOffset": 20, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "SMBALERT", "description": "SMBus alert", "bitOffset": 15, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "SMBALERT", "usage": "read-write", "enumeratedValue": [{"name": "NoAlert", "description": "No SMBALERT occured", "value": 0}, {"name": "Alert", "description": "SMBALERT occurred", "value": 1}]}}, {"name": "TIMEOUT", "description": "Timeout or Tlow error", "bitOffset": 14, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "TIMEOUT", "usage": "read-write", "enumeratedValue": [{"name": "NoTimeout", "description": "No Timeout error", "value": 0}, {"name": "Timeout", "description": "SCL remained LOW for 25 ms", "value": 1}]}}, {"name": "PECERR", "description": "PEC Error in reception", "bitOffset": 12, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "PECERR", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "no PEC error: receiver returns ACK after PEC reception (if ACK=1)", "value": 0}, {"name": "Error", "description": "PEC error: receiver returns NACK after PEC reception (whatever ACK)", "value": 1}]}}, {"name": "OVR", "description": "Overrun/Underrun", "bitOffset": 11, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "OVR", "usage": "read-write", "enumeratedValue": [{"name": "NoOverrun", "description": "No overrun/underrun occured", "value": 0}, {"name": "Overrun", "description": "Overrun/underrun occured", "value": 1}]}}, {"name": "AF", "description": "Acknowledge failure", "bitOffset": 10, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "AF", "usage": "read-write", "enumeratedValue": [{"name": "NoFailure", "description": "No acknowledge failure", "value": 0}, {"name": "Failure", "description": "Acknowledge failure", "value": 1}]}}, {"name": "ARLO", "description": "Arbitration lost (mastermode)", "bitOffset": 9, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "ARLO", "usage": "read-write", "enumeratedValue": [{"name": "NoLost", "description": "No Arbitration Lost detected", "value": 0}, {"name": "Lost", "description": "Arbitration Lost detected", "value": 1}]}}, {"name": "BERR", "description": "Bus error", "bitOffset": 8, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "BERR", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No misplaced Start or Stop condition", "value": 0}, {"name": "Error", "description": "Misplaced Start or Stop condition", "value": 1}]}}, {"name": "TxE", "description": "Data register empty(transmitters)", "bitOffset": 7, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "TxE", "usage": "read-write", "enumeratedValue": [{"name": "NotEmpty", "description": "Data register not empty", "value": 0}, {"name": "Empty", "description": "Data register empty", "value": 1}]}}, {"name": "RxNE", "description": "Data register not empty(receivers)", "bitOffset": 6, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "RxNE", "usage": "read-write", "enumeratedValue": [{"name": "Empty", "description": "Data register empty", "value": 0}, {"name": "NotEmpty", "description": "Data register not empty", "value": 1}]}}, {"name": "STOPF", "description": "Stop detection (slavemode)", "bitOffset": 4, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "STOPF", "usage": "read-write", "enumeratedValue": [{"name": "NoStop", "description": "No Stop condition detected", "value": 0}, {"name": "Stop", "description": "Stop condition detected", "value": 1}]}}, {"name": "ADD10", "description": "10-bit header sent (Mastermode)", "bitOffset": 3, "bitWidth": 1, "access": "read-only"}, {"name": "BTF", "description": "Byte transfer finished", "bitOffset": 2, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "BTF", "usage": "read-write", "enumeratedValue": [{"name": "NotFinished", "description": "Data byte transfer not done", "value": 0}, {"name": "Finished", "description": "Data byte transfer successful", "value": 1}]}}, {"name": "ADDR", "description": "Address sent (master mode)/matched(slave mode)", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "ADDR", "usage": "read-write", "enumeratedValue": [{"name": "NotMatch", "description": "Adress mismatched or not received", "value": 0}, {"name": "Match", "description": "Received slave address matched with one of the enabled slave addresses", "value": 1}]}}, {"name": "SB", "description": "Start bit (Master mode)", "bitOffset": 0, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "SB", "usage": "read-write", "enumeratedValue": [{"name": "NoStart", "description": "No Start condition", "value": 0}, {"name": "Start", "description": "Start condition generated", "value": 1}]}}]}}, {"name": "SR2", "displayName": "SR2", "description": "Status register 2", "addressOffset": 24, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "PEC", "description": "acket error checkingregister", "bitOffset": 8, "bitWidth": 8}, {"name": "DUALF", "description": "Dual flag (Slave mode)", "bitOffset": 7, "bitWidth": 1}, {"name": "SMBHOST", "description": "SMBus host header (Slavemode)", "bitOffset": 6, "bitWidth": 1}, {"name": "SMBDEFAULT", "description": "SMBus device default address (Slavemode)", "bitOffset": 5, "bitWidth": 1}, {"name": "GENCALL", "description": "General call address (Slavemode)", "bitOffset": 4, "bitWidth": 1}, {"name": "TRA", "description": "Transmitter/receiver", "bitOffset": 2, "bitWidth": 1}, {"name": "BUSY", "description": "Bus busy", "bitOffset": 1, "bitWidth": 1}, {"name": "MSL", "description": "Master/slave", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CCR", "displayName": "CCR", "description": "Clock control register", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "F_S", "description": "I2C master mode selection", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "F_S", "usage": "read-write", "enumeratedValue": [{"name": "Standard", "description": "Standard mode I2C", "value": 0}, {"name": "Fast", "description": "Fast mode I2C", "value": 1}]}}, {"name": "DUTY", "description": "Fast mode duty cycle", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "DUTY", "usage": "read-write", "enumeratedValue": [{"name": "Duty2_1", "description": "Duty cycle t_low/t_high = 2/1", "value": 0}, {"name": "Duty16_9", "description": "Duty cycle t_low/t_high = 16/9", "value": 1}]}}, {"name": "CCR", "description": "Clock control register in Fast/Standardmode (Master mode)", "bitOffset": 0, "bitWidth": 12, "writeConstraint": {"range": {"minimum": 1, "maximum": 4095}}}]}}, {"name": "TRISE", "displayName": "TRISE", "description": "TRISE register", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 2, "fields": {"field": {"name": "TRISE", "description": "Maximum rise time in Fast/Standard mode(Master mode)", "bitOffset": 0, "bitWidth": 6, "writeConstraint": {"range": {"minimum": 0, "maximum": 63}}}}}]}}, {"@derivedFrom": "SPI1", "name": "I2S2ext", "baseAddress": 1073755136}, {"@derivedFrom": "SPI1", "name": "I2S3ext", "baseAddress": 1073758208}, {"name": "SPI1", "baseAddress": 1073819648, "interrupt": {"name": "SPI1", "description": "SPI1 global interrupt", "value": 35}, "description": "Serial peripheral interface", "groupName": "SPI", "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "BIDIMODE", "description": "Bidirectional data modeenable", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "BIDIMODE", "usage": "read-write", "enumeratedValue": [{"name": "Unidirectional", "description": "2-line unidirectional data mode selected", "value": 0}, {"name": "Bidirectional", "description": "1-line bidirectional data mode selected", "value": 1}]}}, {"name": "BIDIOE", "description": "Output enable in bidirectionalmode", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "BIDIOE", "usage": "read-write", "enumeratedValue": [{"name": "OutputDisabled", "description": "Output disabled (receive-only mode)", "value": 0}, {"name": "OutputEnabled", "description": "Output enabled (transmit-only mode)", "value": 1}]}}, {"name": "CRCEN", "description": "Hardware CRC calculationenable", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "CRCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "CRC calculation disabled", "value": 0}, {"name": "Enabled", "description": "CRC calculation enabled", "value": 1}]}}, {"name": "CRCNEXT", "description": "CRC transfer next", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "CRCNEXT", "usage": "read-write", "enumeratedValue": [{"name": "TxBuffer", "description": "Next transmit value is from Tx buffer", "value": 0}, {"name": "CRC", "description": "Next transmit value is from Tx CRC register", "value": 1}]}}, {"name": "DFF", "description": "Data frame format", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "DFF", "usage": "read-write", "enumeratedValue": [{"name": "EightBit", "description": "8-bit data frame format is selected for transmission/reception", "value": 0}, {"name": "SixteenBit", "description": "16-bit data frame format is selected for transmission/reception", "value": 1}]}}, {"name": "RXONLY", "description": "Receive only", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "RXONLY", "usage": "read-write", "enumeratedValue": [{"name": "FullDuplex", "description": "Full duplex (Transmit and receive)", "value": 0}, {"name": "OutputDisabled", "description": "Output disabled (Receive-only mode)", "value": 1}]}}, {"name": "SSM", "description": "Software slave management", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "SSM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Software slave management disabled", "value": 0}, {"name": "Enabled", "description": "Software slave management enabled", "value": 1}]}}, {"name": "SSI", "description": "Internal slave select", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "SSI", "usage": "read-write", "enumeratedValue": [{"name": "SlaveSelected", "description": "0 is forced onto the NSS pin and the I/O value of the NSS pin is ignored", "value": 0}, {"name": "SlaveNotSelected", "description": "1 is forced onto the NSS pin and the I/O value of the NSS pin is ignored", "value": 1}]}}, {"name": "LSBFIRST", "description": "Frame format", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "LSBFIRST", "usage": "read-write", "enumeratedValue": [{"name": "MSBFirst", "description": "Data is transmitted/received with the MSB first", "value": 0}, {"name": "LSBFirst", "description": "Data is transmitted/received with the LSB first", "value": 1}]}}, {"name": "SPE", "description": "SPI enable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "SPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Peripheral disabled", "value": 0}, {"name": "Enabled", "description": "Peripheral enabled", "value": 1}]}}, {"name": "BR", "description": "Baud rate control", "bitOffset": 3, "bitWidth": 3, "enumeratedValues": {"name": "BR", "usage": "read-write", "enumeratedValue": [{"name": "Div2", "description": "f_PCLK / 2", "value": 0}, {"name": "Div4", "description": "f_PCLK / 4", "value": 1}, {"name": "Div8", "description": "f_PCLK / 8", "value": 2}, {"name": "Div16", "description": "f_PCLK / 16", "value": 3}, {"name": "Div32", "description": "f_PCLK / 32", "value": 4}, {"name": "Div64", "description": "f_PCLK / 64", "value": 5}, {"name": "Div128", "description": "f_PCLK / 128", "value": 6}, {"name": "Div256", "description": "f_PCLK / 256", "value": 7}]}}, {"name": "MSTR", "description": "Master selection", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "MSTR", "usage": "read-write", "enumeratedValue": [{"name": "Slave", "description": "Slave configuration", "value": 0}, {"name": "Master", "description": "Master configuration", "value": 1}]}}, {"name": "CPOL", "description": "Clock polarity", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "CPOL", "usage": "read-write", "enumeratedValue": [{"name": "IdleLow", "description": "CK to 0 when idle", "value": 0}, {"name": "IdleHigh", "description": "CK to 1 when idle", "value": 1}]}}, {"name": "CPHA", "description": "Clock phase", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CPHA", "usage": "read-write", "enumeratedValue": [{"name": "FirstEdge", "description": "The first clock transition is the first data capture edge", "value": 0}, {"name": "SecondEdge", "description": "The second clock transition is the first data capture edge", "value": 1}]}}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TXEIE", "description": "Tx buffer empty interruptenable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "TXEIE", "usage": "read-write", "enumeratedValue": [{"name": "Masked", "description": "TXE interrupt masked", "value": 0}, {"name": "NotMasked", "description": "TXE interrupt not masked", "value": 1}]}}, {"name": "RXNEIE", "description": "RX buffer not empty interruptenable", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "RXNEIE", "usage": "read-write", "enumeratedValue": [{"name": "Masked", "description": "RXE interrupt masked", "value": 0}, {"name": "NotMasked", "description": "RXE interrupt not masked", "value": 1}]}}, {"name": "ERRIE", "description": "Error interrupt enable", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "ERRIE", "usage": "read-write", "enumeratedValue": [{"name": "Masked", "description": "Error interrupt masked", "value": 0}, {"name": "NotMasked", "description": "Error interrupt not masked", "value": 1}]}}, {"name": "FRF", "description": "Frame format", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "FRF", "usage": "read-write", "enumeratedValue": [{"name": "Motorola", "description": "SPI Motorola mode", "value": 0}, {"name": "TI", "description": "SPI TI mode", "value": 1}]}}, {"name": "SSOE", "description": "SS output enable", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "SSOE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "SS output is disabled in master mode", "value": 0}, {"name": "Enabled", "description": "SS output is enabled in master mode", "value": 1}]}}, {"name": "TXDMAEN", "description": "Tx buffer DMA enable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "TXDMAEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Tx buffer DMA disabled", "value": 0}, {"name": "Enabled", "description": "Tx buffer DMA enabled", "value": 1}]}}, {"name": "RXDMAEN", "description": "Rx buffer DMA enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "RXDMAEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Rx buffer DMA disabled", "value": 0}, {"name": "Enabled", "description": "Rx buffer DMA enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 8, "size": 32, "resetValue": 2, "fields": {"field": [{"name": "FRE", "description": "TI frame format error", "bitOffset": 8, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "FRER", "usage": "read", "enumeratedValue": [{"name": "NoError", "description": "No frame format error", "value": 0}, {"name": "Error", "description": "A frame format error occurred", "value": 1}]}}, {"name": "BSY", "description": "Busy flag", "bitOffset": 7, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "BSYR", "usage": "read", "enumeratedValue": [{"name": "NotBusy", "description": "SPI not busy", "value": 0}, {"name": "Busy", "description": "SPI busy", "value": 1}]}}, {"name": "OVR", "description": "Overrun flag", "bitOffset": 6, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "OVRR", "usage": "read", "enumeratedValue": [{"name": "NoOverrun", "description": "No overrun occurred", "value": 0}, {"name": "Overrun", "description": "Overrun occurred", "value": 1}]}}, {"name": "MODF", "description": "Mode fault", "bitOffset": 5, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "MODFR", "usage": "read", "enumeratedValue": [{"name": "NoFault", "description": "No mode fault occurred", "value": 0}, {"name": "Fault", "description": "Mode fault occurred", "value": 1}]}}, {"name": "CRCERR", "description": "CRC error flag", "bitOffset": 4, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "CRCERR", "usage": "read-write", "enumeratedValue": [{"name": "Match", "description": "CRC value received matches the SPIx_RXCRCR value", "value": 0}, {"name": "NoMatch", "description": "CRC value received does not match the SPIx_RXCRCR value", "value": 1}]}}, {"name": "UDR", "description": "Underrun flag", "bitOffset": 3, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "UDRR", "usage": "read", "enumeratedValue": [{"name": "NoUnderrun", "description": "No underrun occurred", "value": 0}, {"name": "Underrun", "description": "Underrun occurred", "value": 1}]}}, {"name": "CHSIDE", "description": "Channel side", "bitOffset": 2, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "CHSIDE", "usage": "read-write", "enumeratedValue": [{"name": "Left", "description": "Channel left has to be transmitted or has been received", "value": 0}, {"name": "Right", "description": "Channel right has to be transmitted or has been received", "value": 1}]}}, {"name": "TXE", "description": "Transmit buffer empty", "bitOffset": 1, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "TXE", "usage": "read-write", "enumeratedValue": [{"name": "NotEmpty", "description": "Tx buffer not empty", "value": 0}, {"name": "Empty", "description": "Tx buffer empty", "value": 1}]}}, {"name": "RXNE", "description": "Receive buffer not empty", "bitOffset": 0, "bitWidth": 1, "access": "read-only", "enumeratedValues": {"name": "RXNE", "usage": "read-write", "enumeratedValue": [{"name": "Empty", "description": "Rx buffer empty", "value": 0}, {"name": "NotEmpty", "description": "Rx buffer not empty", "value": 1}]}}]}}, {"name": "DR", "displayName": "DR", "description": "data register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DR", "description": "Data register", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "CRCPR", "displayName": "CRCPR", "description": "CRC polynomial register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 7, "fields": {"field": {"name": "CRCPOLY", "description": "CRC polynomial register", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "RXCRCR", "displayName": "RXCRCR", "description": "RX CRC register", "addressOffset": 20, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "RxCRC", "description": "Rx CRC register", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "TXCRCR", "displayName": "TXCRCR", "description": "TX CRC register", "addressOffset": 24, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "TxCRC", "description": "Tx CRC register", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "I2SCFGR", "displayName": "I2SCFGR", "description": "I2S configuration register", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "I2SMOD", "description": "I2S mode selection", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "I2SMOD", "usage": "read-write", "enumeratedValue": [{"name": "SPIMode", "description": "SPI mode is selected", "value": 0}, {"name": "I2SMode", "description": "I2S mode is selected", "value": 1}]}}, {"name": "I2SE", "description": "I2S Enable", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "I2SE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "I2S peripheral is disabled", "value": 0}, {"name": "Enabled", "description": "I2S peripheral is enabled", "value": 1}]}}, {"name": "I2SCFG", "description": "I2S configuration mode", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "I2SCFG", "usage": "read-write", "enumeratedValue": [{"name": "SlaveTx", "description": "Slave - transmit", "value": 0}, {"name": "SlaveRx", "description": "Slave - receive", "value": 1}, {"name": "MasterTx", "description": "Master - transmit", "value": 2}, {"name": "MasterRx", "description": "Master - receive", "value": 3}]}}, {"name": "PCMSYNC", "description": "PCM frame synchronization", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "PCMSYNC", "usage": "read-write", "enumeratedValue": [{"name": "Short", "description": "Short frame synchronisation", "value": 0}, {"name": "Long", "description": "Long frame synchronisation", "value": 1}]}}, {"name": "I2SSTD", "description": "I2S standard selection", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"name": "I2SSTD", "usage": "read-write", "enumeratedValue": [{"name": "Philips", "description": "I2S Philips standard", "value": 0}, {"name": "MSB", "description": "MSB justified standard", "value": 1}, {"name": "LSB", "description": "LSB justified standard", "value": 2}, {"name": "PCM", "description": "PCM standard", "value": 3}]}}, {"name": "CKPOL", "description": "Steady state clockpolarity", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "CKPOL", "usage": "read-write", "enumeratedValue": [{"name": "IdleLow", "description": "I2S clock inactive state is low level", "value": 0}, {"name": "IdleHigh", "description": "I2S clock inactive state is high level", "value": 1}]}}, {"name": "DATLEN", "description": "Data length to betransferred", "bitOffset": 1, "bitWidth": 2, "enumeratedValues": {"name": "DATLEN", "usage": "read-write", "enumeratedValue": [{"name": "SixteenBit", "description": "16-bit data length", "value": 0}, {"name": "TwentyFourBit", "description": "24-bit data length", "value": 1}, {"name": "ThirtyTwoBit", "description": "32-bit data length", "value": 2}]}}, {"name": "CHLEN", "description": "Channel length (number of bits per audiochannel)", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CHLEN", "usage": "read-write", "enumeratedValue": [{"name": "SixteenBit", "description": "16-bit wide", "value": 0}, {"name": "ThirtyTwoBit", "description": "32-bit wide", "value": 1}]}}]}}, {"name": "I2SPR", "displayName": "I2SPR", "description": "I2S prescaler register", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 2, "fields": {"field": [{"name": "MCKOE", "description": "Master clock output enable", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "MCKOE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Master clock output is disabled", "value": 0}, {"name": "Enabled", "description": "Master clock output is enabled", "value": 1}]}}, {"name": "ODD", "description": "Odd factor for theprescaler", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "ODD", "usage": "read-write", "enumeratedValue": [{"name": "Even", "description": "Real divider value is I2SDIV * 2", "value": 0}, {"name": "Odd", "description": "Real divider value is (I2SDIV * 2) + 1", "value": 1}]}}, {"name": "I2SDIV", "description": "I2S Linear prescaler", "bitOffset": 0, "bitWidth": 8, "writeConstraint": {"range": {"minimum": 2, "maximum": 255}}}]}}]}}, {"@derivedFrom": "SPI1", "name": "SPI2", "baseAddress": 1073756160, "interrupt": {"name": "SPI2", "description": "SPI2 global interrupt", "value": 36}}, {"@derivedFrom": "SPI1", "name": "SPI3", "baseAddress": 1073757184}, {"@derivedFrom": "SPI1", "name": "SPI4", "baseAddress": 1073820672, "interrupt": {"name": "SPI4", "description": "SPI4 global interrupt", "value": 84}}, {"@derivedFrom": "SPI1", "name": "SPI5", "baseAddress": 1073827840}, {"name": "NVIC", "description": "Nested Vectored InterruptController", "groupName": "NVIC", "baseAddress": 3758153984, "addressBlock": {"offset": 0, "size": 849, "usage": "registers"}, "registers": {"register": [{"name": "ISER0", "displayName": "ISER0", "description": "Interrupt Set-Enable Register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SETENA", "description": "SETENA", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ISER1", "displayName": "ISER1", "description": "Interrupt Set-Enable Register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SETENA", "description": "SETENA", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ISER2", "displayName": "ISER2", "description": "Interrupt Set-Enable Register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SETENA", "description": "SETENA", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ICER0", "displayName": "ICER0", "description": "Interrupt Clear-EnableRegister", "addressOffset": 128, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CLRENA", "description": "CLRENA", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ICER1", "displayName": "ICER1", "description": "Interrupt Clear-EnableRegister", "addressOffset": 132, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CLRENA", "description": "CLRENA", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ICER2", "displayName": "ICER2", "description": "Interrupt Clear-EnableRegister", "addressOffset": 136, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CLRENA", "description": "CLRENA", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ISPR0", "displayName": "ISPR0", "description": "Interrupt Set-Pending Register", "addressOffset": 256, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SETPEND", "description": "SETPEND", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ISPR1", "displayName": "ISPR1", "description": "Interrupt Set-Pending Register", "addressOffset": 260, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SETPEND", "description": "SETPEND", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ISPR2", "displayName": "ISPR2", "description": "Interrupt Set-Pending Register", "addressOffset": 264, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "SETPEND", "description": "SETPEND", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ICPR0", "displayName": "ICPR0", "description": "Interrupt Clear-PendingRegister", "addressOffset": 384, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CLRPEND", "description": "CLRPEND", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ICPR1", "displayName": "ICPR1", "description": "Interrupt Clear-PendingRegister", "addressOffset": 388, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CLRPEND", "description": "CLRPEND", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ICPR2", "displayName": "ICPR2", "description": "Interrupt Clear-PendingRegister", "addressOffset": 392, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CLRPEND", "description": "CLRPEND", "bitOffset": 0, "bitWidth": 32}}}, {"name": "IABR0", "displayName": "IABR0", "description": "Interrupt Active Bit Register", "addressOffset": 512, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "ACTIVE", "description": "ACTIVE", "bitOffset": 0, "bitWidth": 32}}}, {"name": "IABR1", "displayName": "IABR1", "description": "Interrupt Active Bit Register", "addressOffset": 516, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "ACTIVE", "description": "ACTIVE", "bitOffset": 0, "bitWidth": 32}}}, {"name": "IABR2", "displayName": "IABR2", "description": "Interrupt Active Bit Register", "addressOffset": 520, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "ACTIVE", "description": "ACTIVE", "bitOffset": 0, "bitWidth": 32}}}, {"name": "IPR0", "displayName": "IPR0", "description": "Interrupt Priority Register", "addressOffset": 768, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR1", "displayName": "IPR1", "description": "Interrupt Priority Register", "addressOffset": 772, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR2", "displayName": "IPR2", "description": "Interrupt Priority Register", "addressOffset": 776, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR3", "displayName": "IPR3", "description": "Interrupt Priority Register", "addressOffset": 780, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR4", "displayName": "IPR4", "description": "Interrupt Priority Register", "addressOffset": 784, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR5", "displayName": "IPR5", "description": "Interrupt Priority Register", "addressOffset": 788, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR6", "displayName": "IPR6", "description": "Interrupt Priority Register", "addressOffset": 792, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR7", "displayName": "IPR7", "description": "Interrupt Priority Register", "addressOffset": 796, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR8", "displayName": "IPR8", "description": "Interrupt Priority Register", "addressOffset": 800, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR9", "displayName": "IPR9", "description": "Interrupt Priority Register", "addressOffset": 804, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR10", "displayName": "IPR10", "description": "Interrupt Priority Register", "addressOffset": 808, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR11", "displayName": "IPR11", "description": "Interrupt Priority Register", "addressOffset": 812, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR12", "displayName": "IPR12", "description": "Interrupt Priority Register", "addressOffset": 816, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR13", "displayName": "IPR13", "description": "Interrupt Priority Register", "addressOffset": 820, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR14", "displayName": "IPR14", "description": "Interrupt Priority Register", "addressOffset": 824, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR15", "displayName": "IPR15", "description": "Interrupt Priority Register", "addressOffset": 828, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR16", "displayName": "IPR16", "description": "Interrupt Priority Register", "addressOffset": 832, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR17", "displayName": "IPR17", "description": "Interrupt Priority Register", "addressOffset": 836, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR18", "displayName": "IPR18", "description": "Interrupt Priority Register", "addressOffset": 840, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "IPR19", "displayName": "IPR19", "description": "Interrupt Priority Register", "addressOffset": 844, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IPR_N0", "description": "IPR_N0", "bitOffset": 0, "bitWidth": 8}, {"name": "IPR_N1", "description": "IPR_N1", "bitOffset": 8, "bitWidth": 8}, {"name": "IPR_N2", "description": "IPR_N2", "bitOffset": 16, "bitWidth": 8}, {"name": "IPR_N3", "description": "IPR_N3", "bitOffset": 24, "bitWidth": 8}]}}]}}, {"name": "DFSDM", "description": "Digital filter for sigma deltamodulators", "groupName": "DFSDM", "baseAddress": 1073831936, "addressBlock": {"offset": 0, "size": 1280, "usage": "registers"}, "registers": {"register": [{"name": "DFSDM0_CR2", "displayName": "DFSDM0_CR2", "description": "control register 2", "addressOffset": 260, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWDCH", "description": "Analog watchdog channelselection", "bitOffset": 16, "bitWidth": 8}, {"name": "EXCH", "description": "Extremes detector channelselection", "bitOffset": 8, "bitWidth": 8}, {"name": "CKABIE", "description": "Clock absence interruptenable", "bitOffset": 6, "bitWidth": 1}, {"name": "SCDIE", "description": "Short-circuit detector interruptenable", "bitOffset": 5, "bitWidth": 1}, {"name": "AWDIE", "description": "Analog watchdog interruptenable", "bitOffset": 4, "bitWidth": 1}, {"name": "ROVRIE", "description": "Regular data overrun interruptenable", "bitOffset": 3, "bitWidth": 1}, {"name": "JOVRIE", "description": "Injected data overrun interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "REOCIE", "description": "Regular end of conversion interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "JEOCIE", "description": "Injected end of conversion interruptenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DFSDM1_CR2", "displayName": "DFSDM1_CR2", "description": "control register 2", "addressOffset": 516, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWDCH", "description": "Analog watchdog channelselection", "bitOffset": 16, "bitWidth": 8}, {"name": "EXCH", "description": "Extremes detector channelselection", "bitOffset": 8, "bitWidth": 8}, {"name": "CKABIE", "description": "Clock absence interruptenable", "bitOffset": 6, "bitWidth": 1}, {"name": "SCDIE", "description": "Short-circuit detector interruptenable", "bitOffset": 5, "bitWidth": 1}, {"name": "AWDIE", "description": "Analog watchdog interruptenable", "bitOffset": 4, "bitWidth": 1}, {"name": "ROVRIE", "description": "Regular data overrun interruptenable", "bitOffset": 3, "bitWidth": 1}, {"name": "JOVRIE", "description": "Injected data overrun interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "REOCIE", "description": "Regular end of conversion interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "JEOCIE", "description": "Injected end of conversion interruptenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DFSDM2_CR2", "displayName": "DFSDM2_CR2", "description": "control register 2", "addressOffset": 772, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWDCH", "description": "Analog watchdog channelselection", "bitOffset": 16, "bitWidth": 8}, {"name": "EXCH", "description": "Extremes detector channelselection", "bitOffset": 8, "bitWidth": 8}, {"name": "CKABIE", "description": "Clock absence interruptenable", "bitOffset": 6, "bitWidth": 1}, {"name": "SCDIE", "description": "Short-circuit detector interruptenable", "bitOffset": 5, "bitWidth": 1}, {"name": "AWDIE", "description": "Analog watchdog interruptenable", "bitOffset": 4, "bitWidth": 1}, {"name": "ROVRIE", "description": "Regular data overrun interruptenable", "bitOffset": 3, "bitWidth": 1}, {"name": "JOVRIE", "description": "Injected data overrun interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "REOCIE", "description": "Regular end of conversion interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "JEOCIE", "description": "Injected end of conversion interruptenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DFSDM3_CR2", "displayName": "DFSDM3_CR2", "description": "control register 2", "addressOffset": 1028, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWDCH", "description": "Analog watchdog channelselection", "bitOffset": 16, "bitWidth": 8}, {"name": "EXCH", "description": "Extremes detector channelselection", "bitOffset": 8, "bitWidth": 8}, {"name": "CKABIE", "description": "Clock absence interruptenable", "bitOffset": 6, "bitWidth": 1}, {"name": "SCDIE", "description": "Short-circuit detector interruptenable", "bitOffset": 5, "bitWidth": 1}, {"name": "AWDIE", "description": "Analog watchdog interruptenable", "bitOffset": 4, "bitWidth": 1}, {"name": "ROVRIE", "description": "Regular data overrun interruptenable", "bitOffset": 3, "bitWidth": 1}, {"name": "JOVRIE", "description": "Injected data overrun interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "REOCIE", "description": "Regular end of conversion interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "JEOCIE", "description": "Injected end of conversion interruptenable", "bitOffset": 0, "bitWidth": 1}]}}], "cluster": [{"name": "CH%s", "description": "DFSDM Channel cluster: contains CHCFG?R1, CHCFG?R2, CHAWSCD?R, CHWDAT?R and CHDATIN?R registers", "addressOffset": 0, "register": [{"name": "CFGR1", "displayName": "CHCFG0R1", "description": "channel configuration yregister", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DFSDMEN", "description": "DFSDMEN", "bitOffset": 31, "bitWidth": 1}, {"name": "CKOUTSRC", "description": "CKOUTSRC", "bitOffset": 30, "bitWidth": 1}, {"name": "CKOUTDIV", "description": "CKOUTDIV", "bitOffset": 16, "bitWidth": 8}, {"name": "DATPACK", "description": "DATPACK", "bitOffset": 14, "bitWidth": 2}, {"name": "DATMPX", "description": "DATMPX", "bitOffset": 12, "bitWidth": 2}, {"name": "CHINSEL", "description": "CHINSEL", "bitOffset": 8, "bitWidth": 1}, {"name": "CHEN", "description": "CHEN", "bitOffset": 7, "bitWidth": 1}, {"name": "CKABEN", "description": "CKABEN", "bitOffset": 6, "bitWidth": 1}, {"name": "SCDEN", "description": "SCDEN", "bitOffset": 5, "bitWidth": 1}, {"name": "SPICKSEL", "description": "SPICKSEL", "bitOffset": 2, "bitWidth": 2}, {"name": "SITP", "description": "SITP", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CFGR2", "displayName": "CHCFG0R2", "description": "channel configuration yregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OFFSET", "description": "OFFSET", "bitOffset": 8, "bitWidth": 24}, {"name": "DTRBS", "description": "DTRBS", "bitOffset": 3, "bitWidth": 5}]}}, {"name": "AWSCDR", "displayName": "AWSCD0R", "description": "analog watchdog and short-circuit detectorregister", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWFORD", "description": "AWFORD", "bitOffset": 22, "bitWidth": 2}, {"name": "AWFOSR", "description": "AWFOSR", "bitOffset": 16, "bitWidth": 5}, {"name": "BKSCD", "description": "BKSCD", "bitOffset": 12, "bitWidth": 4}, {"name": "SCDT", "description": "SCDT", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "WDATR", "displayName": "CHWDAT0R", "description": "channel watchdog filter dataregister", "addressOffset": "0xc", "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "WDATA", "description": "WDATA", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DATINR", "displayName": "CHDATIN0R", "description": "channel data input register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "INDAT1", "description": "INDAT1", "bitOffset": 16, "bitWidth": 16}, {"name": "INDAT0", "description": "INDAT0", "bitOffset": 0, "bitWidth": 16}]}}], "dim": 8, "dimIndex": "0,1,2,3,4,5,6,7", "dimIncrement": 32}, {"name": "FLT%s", "description": "Cluster FLT%s, containing DFSDM?_CR1, DFSDM?_ISR, DFSDM?_ICR, DFSDM?_JCHGR, DFSDM?_FCR, DFSDM?_JDATAR, DFSDM?_RDATAR, DFSDM?_AWHTR, DFSDM?_AWLTR, DFSDM?_AWSR, DFSDM?_AWCFR, DFSDM?_EXMAX, DFSDM?_EXMIN, DFSDM?_CNVTIMR", "addressOffset": 256, "register": [{"name": "CR2", "displayName": "DFSDM0_CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWFSEL", "description": "Analog watchdog fast modeselect", "bitOffset": 30, "bitWidth": 1}, {"name": "FAST", "description": "Fast conversion mode selection forregular conversions", "bitOffset": 29, "bitWidth": 1}, {"name": "RCH", "description": "Regular channel selection", "bitOffset": 24, "bitWidth": 3}, {"name": "RDMAEN", "description": "DMA channel enabled to read data for theregular conversion", "bitOffset": 21, "bitWidth": 1}, {"name": "RSYNC", "description": "Launch regular conversion synchronouslywith DFSDM0", "bitOffset": 19, "bitWidth": 1}, {"name": "RCONT", "description": "Continuous mode selection for regularconversions", "bitOffset": 18, "bitWidth": 1}, {"name": "RSWSTART", "description": "Software start of a conversion on theregular channel", "bitOffset": 17, "bitWidth": 1}, {"name": "JEXTEN", "description": "Trigger enable and trigger edgeselection for injected conversions", "bitOffset": 13, "bitWidth": 2}, {"name": "JEXTSEL", "description": "Trigger signal selection for launchinginjected conversions", "bitOffset": 8, "bitWidth": 3}, {"name": "JDMAEN", "description": "DMA channel enabled to read data for theinjected channel group", "bitOffset": 5, "bitWidth": 1}, {"name": "JSCAN", "description": "Scanning conversion mode for injectedconversions", "bitOffset": 4, "bitWidth": 1}, {"name": "JSYNC", "description": "Launch an injected conversionsynchronously with the DFSDM0 JSWSTARTtrigger", "bitOffset": 3, "bitWidth": 1}, {"name": "JSWSTART", "description": "Start a conversion of the injected groupof channels", "bitOffset": 1, "bitWidth": 1}, {"name": "DFEN", "description": "DFSDM enable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "ISR", "displayName": "DFSDM0_ISR", "description": "interrupt and status register", "addressOffset": 8, "size": 32, "access": "read-only", "resetValue": 16711680, "fields": {"field": [{"name": "SCDF", "description": "short-circuit detectorflag", "bitOffset": 24, "bitWidth": 8}, {"name": "CKABF", "description": "Clock absence flag", "bitOffset": 16, "bitWidth": 8}, {"name": "RCIP", "description": "Regular conversion in progressstatus", "bitOffset": 14, "bitWidth": 1}, {"name": "JCIP", "description": "Injected conversion in progressstatus", "bitOffset": 13, "bitWidth": 1}, {"name": "AWDF", "description": "Analog watchdog", "bitOffset": 4, "bitWidth": 1}, {"name": "ROVRF", "description": "Regular conversion overrunflag", "bitOffset": 3, "bitWidth": 1}, {"name": "JOVRF", "description": "Injected conversion overrunflag", "bitOffset": 2, "bitWidth": 1}, {"name": "REOCF", "description": "End of regular conversionflag", "bitOffset": 1, "bitWidth": 1}, {"name": "JEOCF", "description": "End of injected conversionflag", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "ICR", "displayName": "DFSDM0_ICR", "description": "interrupt flag clear register", "addressOffset": "0xc", "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CLRSCDF", "description": "Clear the short-circuit detectorflag", "bitOffset": 24, "bitWidth": 8}, {"name": "CLRCKABF", "description": "Clear the clock absenceflag", "bitOffset": 16, "bitWidth": 8}, {"name": "CLRROVRF", "description": "Clear the regular conversion overrunflag", "bitOffset": 3, "bitWidth": 1}, {"name": "CLRJOVRF", "description": "Clear the injected conversion overrunflag", "bitOffset": 2, "bitWidth": 1}]}}, {"name": "JCHGR", "displayName": "DFSDM0_JCHGR", "description": "injected channel group selectionregister", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 1, "fields": {"field": {"name": "JCHG", "description": "Injected channel groupselection", "bitOffset": 0, "bitWidth": 8}}}, {"name": "FCR", "displayName": "DFSDM0_FCR", "description": "filter control register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "FORD", "description": "Sinc filter order", "bitOffset": 29, "bitWidth": 3}, {"name": "FOSR", "description": "Sinc filter oversampling ratio(decimation rate)", "bitOffset": 16, "bitWidth": 10}, {"name": "IOSR", "description": "Integrator oversampling ratio (averaginglength)", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "JDATAR", "displayName": "DFSDM0_JDATAR", "description": "data register for injectedgroup", "addressOffset": 24, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "JDATA", "description": "Injected group conversiondata", "bitOffset": 8, "bitWidth": 24}, {"name": "JDATACH", "description": "Injected channel most recentlyconverted", "bitOffset": 0, "bitWidth": 3}]}}, {"name": "RDATAR", "displayName": "DFSDM0_RDATAR", "description": "data register for the regularchannel", "addressOffset": "0x1c", "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "RDATA", "description": "Regular channel conversiondata", "bitOffset": 8, "bitWidth": 24}, {"name": "RPEND", "description": "Regular channel pendingdata", "bitOffset": 4, "bitWidth": 1}, {"name": "RDATACH", "description": "Regular channel most recentlyconverted", "bitOffset": 0, "bitWidth": 3}]}}, {"name": "AWHTR", "displayName": "DFSDM0_AWHTR", "description": "analog watchdog high thresholdregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWHT", "description": "Analog watchdog highthreshold", "bitOffset": 8, "bitWidth": 24}, {"name": "BKAWH", "description": "Break signal assignment to analogwatchdog high threshold event", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "AWLTR", "displayName": "DFSDM0_AWLTR", "description": "analog watchdog low thresholdregister", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "AWLT", "description": "Analog watchdog lowthreshold", "bitOffset": 8, "bitWidth": 24}, {"name": "BKAWL", "description": "Break signal assignment to analogwatchdog low threshold event", "bitOffset": 0, "bitWidth": 4}]}}, {"name": "AWSR", "displayName": "DFSDM0_AWSR", "description": "analog watchdog statusregister", "addressOffset": 40, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "AWHTF", "description": "Analog watchdog high thresholdflag", "bitOffset": 8, "bitWidth": 8}, {"name": "AWLTF", "description": "Analog watchdog low thresholdflag", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "AWCFR", "displayName": "DFSDM0_AWCFR", "description": "analog watchdog clear flagregister", "addressOffset": "0x2c", "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CLRAWHTF", "description": "Clear the analog watchdog high thresholdflag", "bitOffset": 8, "bitWidth": 8}, {"name": "CLRAWLTF", "description": "Clear the analog watchdog low thresholdflag", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "EXMAX", "displayName": "DFSDM0_EXMAX", "description": "Extremes detector maximumregister", "addressOffset": 48, "size": 32, "access": "read-only", "resetValue": 2147483648, "fields": {"field": [{"name": "EXMAX", "description": "Extremes detector maximumvalue", "bitOffset": 8, "bitWidth": 24}, {"name": "EXMAXCH", "description": "Extremes detector maximum datachannel", "bitOffset": 0, "bitWidth": 3}]}}, {"name": "EXMIN", "displayName": "DFSDM0_EXMIN", "description": "Extremes detector minimumregister", "addressOffset": 52, "size": 32, "access": "read-only", "resetValue": 2147483392, "fields": {"field": [{"name": "EXMIN", "description": "EXMIN", "bitOffset": 8, "bitWidth": 24}, {"name": "EXMINCH", "description": "Extremes detector minimum datachannel", "bitOffset": 0, "bitWidth": 3}]}}, {"name": "CNVTIMR", "displayName": "DFSDM0_CNVTIMR", "description": "conversion timer register", "addressOffset": 56, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "CNVCNT", "description": "28-bit timer counting conversion time t= CNVCNT[27:0] / fDFSDM_CKIN", "bitOffset": 4, "bitWidth": 28}}}], "dim": 4, "dimIndex": "0,1,2,3", "dimIncrement": 256}]}}, {"name": "TIM6", "description": "Basic timers", "groupName": "TIM", "baseAddress": 1073745920, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM6_DACUNDER", "description": "TIM6 global and DAC12 underruninterrupts", "value": 54}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "UIFREMAP", "description": "UIF status bit remapping", "bitOffset": 11, "bitWidth": 1}]}}, {"name": "CR2", "displayName": "CR2", "description": "control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "MMS", "description": "Master mode selection", "bitOffset": 4, "bitWidth": 3, "enumeratedValues": {"name": "MMS", "usage": "read-write", "enumeratedValue": [{"name": "Reset", "description": "Use UG bit from TIMx_EGR register", "value": 0}, {"name": "Enable", "description": "Use CNT bit from TIMx_CEN register", "value": 1}, {"name": "Update", "description": "Use the update event", "value": 2}]}}}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "UDE", "description": "Update DMA request enable", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "UDE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update DMA request disabled", "value": 0}, {"name": "Enabled", "description": "Update DMA request enabled", "value": 1}]}}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "CNT", "description": "Low counter value", "bitOffset": 0, "bitWidth": 16, "access": "read-write", "writeConstraint": {"range": {"minimum": 0, "maximum": 65536}}}, {"name": "UIFCPY", "description": "UIF Copy", "bitOffset": 31, "bitWidth": 1, "access": "read-only"}]}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Low Auto-reload value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65536}}}}}]}}, {"@derivedFrom": "TIM6", "name": "TIM7", "baseAddress": 1073746944, "interrupt": {"name": "TIM7", "description": "TIM7 global interrupt", "value": 55}}, {"name": "TIM12", "description": "General purpose timers", "groupName": "TIM", "baseAddress": 1073747968, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM12", "description": "Timer 12 global interrupt", "value": 43}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "OPM", "description": "One-pulse mode", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "OPM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter is not stopped at update event", "value": 0}, {"name": "Enabled", "description": "Counter stops counting at the next update event (clearing the CEN bit)", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "SMCR", "displayName": "SMCR", "description": "slave mode control register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MSM", "description": "Master/Slave mode", "bitOffset": 7, "bitWidth": 1}, {"name": "TS", "description": "Trigger selection", "bitOffset": 4, "bitWidth": 3}, {"name": "SMS", "description": "Slave mode selection", "bitOffset": 0, "bitWidth": 3}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIE", "description": "Trigger interrupt enable", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2IE", "description": "Capture/Compare 2 interruptenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC2OF", "description": "Capture/compare 2 overcaptureflag", "bitOffset": 10, "bitWidth": 1}, {"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1}, {"name": "TIF", "description": "Trigger interrupt flag", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2IF", "description": "Capture/Compare 2 interruptflag", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "TG", "description": "Trigger generation", "bitOffset": 6, "bitWidth": 1}, {"name": "CC2G", "description": "Capture/compare 2generation", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OC2M", "description": "Output Compare 2 mode", "bitOffset": 12, "bitWidth": 3}, {"name": "OC2PE", "description": "Output Compare 2 preloadenable", "bitOffset": 11, "bitWidth": 1}, {"name": "OC2FE", "description": "Output Compare 2 fastenable", "bitOffset": 10, "bitWidth": 1}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2}, {"name": "OC1M", "description": "Output Compare 1 mode", "bitOffset": 4, "bitWidth": 3}, {"name": "OC1PE", "description": "Output Compare 1 preloadenable", "bitOffset": 3, "bitWidth": 1}, {"name": "OC1FE", "description": "Output Compare 1 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register 1 (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC2F", "description": "Input capture 2 filter", "bitOffset": 12, "bitWidth": 4}, {"name": "IC2PSC", "description": "Input capture 2 prescaler", "bitOffset": 10, "bitWidth": 2}, {"name": "CC2S", "description": "Capture/Compare 2selection", "bitOffset": 8, "bitWidth": 2}, {"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 3}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC2NP", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 7, "bitWidth": 1}, {"name": "CC2P", "description": "Capture/Compare 2 outputPolarity", "bitOffset": 5, "bitWidth": 1}, {"name": "CC2E", "description": "Capture/Compare 2 outputenable", "bitOffset": 4, "bitWidth": 1}, {"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "counter value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16}}, "dim": 2, "dimIndex": "1,2", "dimIncrement": 4}]}}, {"name": "TIM13", "description": "General purpose timers", "groupName": "TIM", "baseAddress": 1073748992, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "TIM13", "description": "Timer 13 global interrupt", "value": 44}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CKD", "description": "Clock division", "bitOffset": 8, "bitWidth": 2, "enumeratedValues": {"name": "CKD", "usage": "read-write", "enumeratedValue": [{"name": "Div1", "description": "t_DTS = t_CK_INT", "value": 0}, {"name": "Div2", "description": "t_DTS = 2 \u00c3\u2014 t_CK_INT", "value": 1}, {"name": "Div4", "description": "t_DTS = 4 \u00c3\u2014 t_CK_INT", "value": 2}]}}, {"name": "ARPE", "description": "Auto-reload preload enable", "bitOffset": 7, "bitWidth": 1, "enumeratedValues": {"name": "ARPE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "TIMx_APRR register is not buffered", "value": 0}, {"name": "Enabled", "description": "TIMx_APRR register is buffered", "value": 1}]}}, {"name": "URS", "description": "Update request source", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "URS", "usage": "read-write", "enumeratedValue": [{"name": "AnyEvent", "description": "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request", "value": 0}, {"name": "CounterOnly", "description": "Only counter overflow/underflow generates an update interrupt or DMA request", "value": 1}]}}, {"name": "UDIS", "description": "Update disable", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "UDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Update event enabled", "value": 0}, {"name": "Disabled", "description": "Update event disabled", "value": 1}]}}, {"name": "CEN", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "CEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Counter disabled", "value": 0}, {"name": "Enabled", "description": "Counter enabled", "value": 1}]}}]}}, {"name": "DIER", "displayName": "DIER", "description": "DMA/Interrupt enable register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1IE", "description": "Capture/Compare 1 interruptenable", "bitOffset": 1, "bitWidth": 1}, {"name": "UIE", "description": "Update interrupt enable", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Update interrupt disabled", "value": 0}, {"name": "Enabled", "description": "Update interrupt enabled", "value": 1}]}}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1OF", "description": "Capture/Compare 1 overcaptureflag", "bitOffset": 9, "bitWidth": 1}, {"name": "CC1IF", "description": "Capture/compare 1 interruptflag", "bitOffset": 1, "bitWidth": 1}, {"name": "UIF", "description": "Update interrupt flag", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UIF", "usage": "read-write", "enumeratedValue": [{"name": "Clear", "description": "No update occurred", "value": 0}, {"name": "UpdatePending", "description": "Update interrupt pending.", "value": 1}]}}]}}, {"name": "EGR", "displayName": "EGR", "description": "event generation register", "addressOffset": 20, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "CC1G", "description": "Capture/compare 1generation", "bitOffset": 1, "bitWidth": 1}, {"name": "UG", "description": "Update generation", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "UG", "usage": "read-write", "enumeratedValue": {"name": "Update", "description": "Re-initializes the timer counter and generates an update of the reigsters.", "value": 1}}}]}}, {"name": "CCMR1_Output", "displayName": "CCMR1_Output", "description": "capture/compare mode register (outputmode)", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}, {"name": "OC1FE", "description": "Output compare 1 fastenable", "bitOffset": 2, "bitWidth": 1}, {"name": "OC1PE", "description": "Output Compare 1 preloadenable", "bitOffset": 3, "bitWidth": 1}, {"name": "OC1M", "description": "Output Compare 1 mode", "bitOffset": 4, "bitWidth": 3}]}}, {"name": "CCMR1_Input", "displayName": "CCMR1_Input", "description": "capture/compare mode register (inputmode)", "alternateRegister": "CCMR1_Output", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IC1F", "description": "Input capture 1 filter", "bitOffset": 4, "bitWidth": 4}, {"name": "IC1PSC", "description": "Input capture 1 prescaler", "bitOffset": 2, "bitWidth": 2}, {"name": "CC1S", "description": "Capture/Compare 1selection", "bitOffset": 0, "bitWidth": 2}]}}, {"name": "CCER", "displayName": "CCER", "description": "capture/compare enableregister", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CC1NP", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 3, "bitWidth": 1}, {"name": "CC1P", "description": "Capture/Compare 1 outputPolarity", "bitOffset": 1, "bitWidth": 1}, {"name": "CC1E", "description": "Capture/Compare 1 outputenable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "CNT", "displayName": "CNT", "description": "counter", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CNT", "description": "counter value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "PSC", "displayName": "PSC", "description": "prescaler", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PSC", "description": "Prescaler value", "bitOffset": 0, "bitWidth": 16, "writeConstraint": {"range": {"minimum": 0, "maximum": 65535}}}}}, {"name": "ARR", "displayName": "ARR", "description": "auto-reload register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ARR", "description": "Auto-reload value", "bitOffset": 0, "bitWidth": 16}}}, {"name": "CCR%s", "displayName": "CCR1", "description": "capture/compare register 1", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CCR", "description": "Capture/Compare 1 value", "bitOffset": 0, "bitWidth": 16}}, "dim": 1, "dimIndex": "1-1", "dimIncrement": 0}]}}, {"@derivedFrom": "TIM13", "name": "TIM14", "baseAddress": 1073750016, "interrupt": {"name": "TIM14", "description": "Timer 14 global interrupt", "value": 45}}, {"name": "RNG", "description": "Random number generator", "groupName": "RNG", "baseAddress": 1342572544, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": {"name": "HASH_RNG", "description": "Hash and Rng global interrupt", "value": 80}, "registers": {"register": [{"name": "CR", "displayName": "CR", "description": "control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IE", "description": "Interrupt enable", "bitOffset": 3, "bitWidth": 1}, {"name": "RNGEN", "description": "Random number generatorenable", "bitOffset": 2, "bitWidth": 1}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 4, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "SEIS", "description": "Seed error interruptstatus", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "CEIS", "description": "Clock error interruptstatus", "bitOffset": 5, "bitWidth": 1, "access": "read-write"}, {"name": "SECS", "description": "Seed error current status", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "CECS", "description": "Clock error current status", "bitOffset": 1, "bitWidth": 1, "access": "read-only"}, {"name": "DRDY", "description": "Data ready", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}]}}, {"name": "DR", "displayName": "DR", "description": "data register", "addressOffset": 8, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "RNDATA", "description": "Random data", "bitOffset": 0, "bitWidth": 32}}}]}}, {"name": "CAN1", "description": "Controller area network", "groupName": "CAN", "baseAddress": 1073767424, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": [{"name": "CAN1_TX", "description": "CAN1 TX interrupts", "value": 19}, {"name": "CAN1_RX0", "description": "CAN1 RX0 interrupts", "value": 20}, {"name": "CAN1_RX1", "description": "CAN1 RX1 interrupts", "value": 21}, {"name": "CAN1_SCE", "description": "CAN1 SCE interrupt", "value": 22}], "registers": {"register": [{"name": "MCR", "displayName": "MCR", "description": "master control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 65538, "fields": {"field": [{"name": "DBF", "description": "DBF", "bitOffset": 16, "bitWidth": 1}, {"name": "RESET", "description": "RESET", "bitOffset": 15, "bitWidth": 1}, {"name": "TTCM", "description": "TTCM", "bitOffset": 7, "bitWidth": 1}, {"name": "ABOM", "description": "ABOM", "bitOffset": 6, "bitWidth": 1}, {"name": "AWUM", "description": "AWUM", "bitOffset": 5, "bitWidth": 1}, {"name": "NART", "description": "NART", "bitOffset": 4, "bitWidth": 1}, {"name": "RFLM", "description": "RFLM", "bitOffset": 3, "bitWidth": 1}, {"name": "TXFP", "description": "TXFP", "bitOffset": 2, "bitWidth": 1}, {"name": "SLEEP", "description": "SLEEP", "bitOffset": 1, "bitWidth": 1}, {"name": "INRQ", "description": "INRQ", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "MSR", "displayName": "MSR", "description": "master status register", "addressOffset": 4, "size": 32, "resetValue": 3074, "fields": {"field": [{"name": "RX", "description": "RX", "bitOffset": 11, "bitWidth": 1, "access": "read-only"}, {"name": "SAMP", "description": "SAMP", "bitOffset": 10, "bitWidth": 1, "access": "read-only"}, {"name": "RXM", "description": "RXM", "bitOffset": 9, "bitWidth": 1, "access": "read-only"}, {"name": "TXM", "description": "TXM", "bitOffset": 8, "bitWidth": 1, "access": "read-only"}, {"name": "SLAKI", "description": "SLAKI", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "WKUI", "description": "WKUI", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "ERRI", "description": "ERRI", "bitOffset": 2, "bitWidth": 1, "access": "read-write"}, {"name": "SLAK", "description": "SLAK", "bitOffset": 1, "bitWidth": 1, "access": "read-only"}, {"name": "INAK", "description": "INAK", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}]}}, {"name": "TSR", "displayName": "TSR", "description": "transmit status register", "addressOffset": 8, "size": 32, "resetValue": 469762048, "fields": {"field": [{"name": "LOW2", "description": "Lowest priority flag for mailbox2", "bitOffset": 31, "bitWidth": 1, "access": "read-only"}, {"name": "LOW1", "description": "Lowest priority flag for mailbox1", "bitOffset": 30, "bitWidth": 1, "access": "read-only"}, {"name": "LOW0", "description": "Lowest priority flag for mailbox0", "bitOffset": 29, "bitWidth": 1, "access": "read-only"}, {"name": "TME2", "description": "Lowest priority flag for mailbox2", "bitOffset": 28, "bitWidth": 1, "access": "read-only"}, {"name": "TME1", "description": "Lowest priority flag for mailbox1", "bitOffset": 27, "bitWidth": 1, "access": "read-only"}, {"name": "TME0", "description": "Lowest priority flag for mailbox0", "bitOffset": 26, "bitWidth": 1, "access": "read-only"}, {"name": "CODE", "description": "CODE", "bitOffset": 24, "bitWidth": 2, "access": "read-only"}, {"name": "ABRQ2", "description": "ABRQ2", "bitOffset": 23, "bitWidth": 1, "access": "read-write"}, {"name": "TERR2", "description": "TERR2", "bitOffset": 19, "bitWidth": 1, "access": "read-write"}, {"name": "ALST2", "description": "ALST2", "bitOffset": 18, "bitWidth": 1, "access": "read-write"}, {"name": "TXOK2", "description": "TXOK2", "bitOffset": 17, "bitWidth": 1, "access": "read-write"}, {"name": "RQCP2", "description": "RQCP2", "bitOffset": 16, "bitWidth": 1, "access": "read-write"}, {"name": "ABRQ1", "description": "ABRQ1", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "TERR1", "description": "TERR1", "bitOffset": 11, "bitWidth": 1, "access": "read-write"}, {"name": "ALST1", "description": "ALST1", "bitOffset": 10, "bitWidth": 1, "access": "read-write"}, {"name": "TXOK1", "description": "TXOK1", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "RQCP1", "description": "RQCP1", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "ABRQ0", "description": "ABRQ0", "bitOffset": 7, "bitWidth": 1, "access": "read-write"}, {"name": "TERR0", "description": "TERR0", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "ALST0", "description": "ALST0", "bitOffset": 2, "bitWidth": 1, "access": "read-write"}, {"name": "TXOK0", "description": "TXOK0", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "RQCP0", "description": "RQCP0", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}]}}, {"name": "RF%sR", "displayName": "RF0R", "description": "receive FIFO 0 register", "addressOffset": 12, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "RFOM", "description": "RFOM0", "bitOffset": 5, "bitWidth": 1, "access": "read-write", "enumeratedValues": {"name": "RFOM0W", "usage": "write", "enumeratedValue": {"name": "Release", "description": "Set by software to release the output mailbox of the FIFO", "value": 1}}}, {"name": "FOVR", "description": "FOVR0", "bitOffset": 4, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "FOVR0R", "usage": "read", "enumeratedValue": [{"name": "NoOverrun", "description": "No FIFO x overrun", "value": 0}, {"name": "Overrun", "description": "FIFO x overrun", "value": 1}]}, {"name": "FOVR0W", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 1}}]}, {"name": "FULL", "description": "FULL0", "bitOffset": 3, "bitWidth": 1, "access": "read-write", "enumeratedValues": [{"name": "FULL0R", "usage": "read", "enumeratedValue": [{"name": "NotFull", "description": "FIFO x is not full", "value": 0}, {"name": "Full", "description": "FIFO x is full", "value": 1}]}, {"name": "FULL0W", "usage": "write", "enumeratedValue": {"name": "Clear", "description": "Clear flag", "value": 1}}]}, {"name": "FMP", "description": "FMP0", "bitOffset": 0, "bitWidth": 2, "access": "read-only"}]}, "dim": 2, "dimIndex": "0,1", "dimIncrement": 4}, {"name": "IER", "displayName": "IER", "description": "interrupt enable register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SLKIE", "description": "SLKIE", "bitOffset": 17, "bitWidth": 1, "enumeratedValues": {"name": "SLKIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when SLAKI bit is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when SLAKI bit is set", "value": 1}]}}, {"name": "WKUIE", "description": "WKUIE", "bitOffset": 16, "bitWidth": 1, "enumeratedValues": {"name": "WKUIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when WKUI is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when WKUI bit is set", "value": 1}]}}, {"name": "ERRIE", "description": "ERRIE", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ERRIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt will be generated when an error condition is pending in the CAN_ESR", "value": 0}, {"name": "Enabled", "description": "An interrupt will be generation when an error condition is pending in the CAN_ESR", "value": 1}]}}, {"name": "LECIE", "description": "LECIE", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "LECIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "ERRI bit will not be set when the error code in LEC[2:0] is set by hardware on error detection", "value": 0}, {"name": "Enabled", "description": "ERRI bit will be set when the error code in LEC[2:0] is set by hardware on error detection", "value": 1}]}}, {"name": "BOFIE", "description": "BOFIE", "bitOffset": 10, "bitWidth": 1, "enumeratedValues": {"name": "BOFIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "ERRI bit will not be set when BOFF is set", "value": 0}, {"name": "Enabled", "description": "ERRI bit will be set when BOFF is set", "value": 1}]}}, {"name": "EPVIE", "description": "EPVIE", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "EPVIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "ERRI bit will not be set when EPVF is set", "value": 0}, {"name": "Enabled", "description": "ERRI bit will be set when EPVF is set", "value": 1}]}}, {"name": "EWGIE", "description": "EWGIE", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "EWGIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "ERRI bit will not be set when EWGF is set", "value": 0}, {"name": "Enabled", "description": "ERRI bit will be set when EWGF is set", "value": 1}]}}, {"name": "FOVIE1", "description": "FOVIE1", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "FOVIE1", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when FOVR is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generation when FOVR is set", "value": 1}]}}, {"name": "FFIE1", "description": "FFIE1", "bitOffset": 5, "bitWidth": 1, "enumeratedValues": {"name": "FFIE1", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when FULL bit is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when FULL bit is set", "value": 1}]}}, {"name": "FMPIE1", "description": "FMPIE1", "bitOffset": 4, "bitWidth": 1, "enumeratedValues": {"name": "FMPIE1", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt generated when state of FMP[1:0] bits are not 00b", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when state of FMP[1:0] bits are not 00b", "value": 1}]}}, {"name": "FOVIE0", "description": "FOVIE0", "bitOffset": 3, "bitWidth": 1, "enumeratedValues": {"name": "FOVIE0", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when FOVR bit is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when FOVR bit is set", "value": 1}]}}, {"name": "FFIE0", "description": "FFIE0", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "FFIE0", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when FULL bit is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when FULL bit is set", "value": 1}]}}, {"name": "FMPIE0", "description": "FMPIE0", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "FMPIE0", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt generated when state of FMP[1:0] bits are not 00", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when state of FMP[1:0] bits are not 00b", "value": 1}]}}, {"name": "TMEIE", "description": "TMEIE", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "TMEIE", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "No interrupt when RQCPx bit is set", "value": 0}, {"name": "Enabled", "description": "Interrupt generated when RQCPx bit is set", "value": 1}]}}]}}, {"name": "ESR", "displayName": "ESR", "description": "interrupt enable register", "addressOffset": 24, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "REC", "description": "REC", "bitOffset": 24, "bitWidth": 8, "access": "read-only"}, {"name": "TEC", "description": "TEC", "bitOffset": 16, "bitWidth": 8, "access": "read-only"}, {"name": "LEC", "description": "LEC", "bitOffset": 4, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"name": "LEC", "usage": "read-write", "enumeratedValue": [{"name": "NoError", "description": "No Error", "value": 0}, {"name": "Stuff", "description": "Stuff Error", "value": 1}, {"name": "Form", "description": "Form Error", "value": 2}, {"name": "Ack", "description": "Acknowledgment Error", "value": 3}, {"name": "BitRecessive", "description": "Bit recessive Error", "value": 4}, {"name": "BitDominant", "description": "Bit dominant Error", "value": 5}, {"name": "Crc", "description": "CRC Error", "value": 6}, {"name": "Custom", "description": "Set by software", "value": 7}]}}, {"name": "BOFF", "description": "BOFF", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "EPVF", "description": "EPVF", "bitOffset": 1, "bitWidth": 1, "access": "read-only"}, {"name": "EWGF", "description": "EWGF", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}]}}, {"name": "BTR", "displayName": "BTR", "description": "bit timing register", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SILM", "description": "SILM", "bitOffset": 31, "bitWidth": 1, "enumeratedValues": {"name": "SILM", "usage": "read-write", "enumeratedValue": [{"name": "Normal", "description": "Normal operation", "value": 0}, {"name": "Silent", "description": "Silent Mode", "value": 1}]}}, {"name": "LBKM", "description": "LBKM", "bitOffset": 30, "bitWidth": 1, "enumeratedValues": {"name": "LBKM", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Loop Back Mode disabled", "value": 0}, {"name": "Enabled", "description": "Loop Back Mode enabled", "value": 1}]}}, {"name": "SJW", "description": "SJW", "bitOffset": 24, "bitWidth": 2}, {"name": "TS2", "description": "TS2", "bitOffset": 20, "bitWidth": 3}, {"name": "TS1", "description": "TS1", "bitOffset": 16, "bitWidth": 4}, {"name": "BRP", "description": "BRP", "bitOffset": 0, "bitWidth": 10}]}}, {"name": "FMR", "displayName": "FMR", "description": "filter master register", "addressOffset": 512, "size": 32, "access": "read-write", "resetValue": 706481665, "fields": {"field": [{"name": "CAN2SB", "description": "CAN2SB", "bitOffset": 8, "bitWidth": 6}, {"name": "FINIT", "description": "FINIT", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "FM1R", "displayName": "FM1R", "description": "filter mode register", "addressOffset": 516, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "FBM0", "description": "Filter mode", "bitOffset": 0, "bitWidth": 1}, {"name": "FBM1", "description": "Filter mode", "bitOffset": 1, "bitWidth": 1}, {"name": "FBM2", "description": "Filter mode", "bitOffset": 2, "bitWidth": 1}, {"name": "FBM3", "description": "Filter mode", "bitOffset": 3, "bitWidth": 1}, {"name": "FBM4", "description": "Filter mode", "bitOffset": 4, "bitWidth": 1}, {"name": "FBM5", "description": "Filter mode", "bitOffset": 5, "bitWidth": 1}, {"name": "FBM6", "description": "Filter mode", "bitOffset": 6, "bitWidth": 1}, {"name": "FBM7", "description": "Filter mode", "bitOffset": 7, "bitWidth": 1}, {"name": "FBM8", "description": "Filter mode", "bitOffset": 8, "bitWidth": 1}, {"name": "FBM9", "description": "Filter mode", "bitOffset": 9, "bitWidth": 1}, {"name": "FBM10", "description": "Filter mode", "bitOffset": 10, "bitWidth": 1}, {"name": "FBM11", "description": "Filter mode", "bitOffset": 11, "bitWidth": 1}, {"name": "FBM12", "description": "Filter mode", "bitOffset": 12, "bitWidth": 1}, {"name": "FBM13", "description": "Filter mode", "bitOffset": 13, "bitWidth": 1}, {"name": "FBM14", "description": "Filter mode", "bitOffset": 14, "bitWidth": 1}, {"name": "FBM15", "description": "Filter mode", "bitOffset": 15, "bitWidth": 1}, {"name": "FBM16", "description": "Filter mode", "bitOffset": 16, "bitWidth": 1}, {"name": "FBM17", "description": "Filter mode", "bitOffset": 17, "bitWidth": 1}, {"name": "FBM18", "description": "Filter mode", "bitOffset": 18, "bitWidth": 1}, {"name": "FBM19", "description": "Filter mode", "bitOffset": 19, "bitWidth": 1}, {"name": "FBM20", "description": "Filter mode", "bitOffset": 20, "bitWidth": 1}, {"name": "FBM21", "description": "Filter mode", "bitOffset": 21, "bitWidth": 1}, {"name": "FBM22", "description": "Filter mode", "bitOffset": 22, "bitWidth": 1}, {"name": "FBM23", "description": "Filter mode", "bitOffset": 23, "bitWidth": 1}, {"name": "FBM24", "description": "Filter mode", "bitOffset": 24, "bitWidth": 1}, {"name": "FBM25", "description": "Filter mode", "bitOffset": 25, "bitWidth": 1}, {"name": "FBM26", "description": "Filter mode", "bitOffset": 26, "bitWidth": 1}, {"name": "FBM27", "description": "Filter mode", "bitOffset": 27, "bitWidth": 1}]}}, {"name": "FS1R", "displayName": "FS1R", "description": "filter scale register", "addressOffset": 524, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "FSC0", "description": "Filter scale configuration", "bitOffset": 0, "bitWidth": 1}, {"name": "FSC1", "description": "Filter scale configuration", "bitOffset": 1, "bitWidth": 1}, {"name": "FSC2", "description": "Filter scale configuration", "bitOffset": 2, "bitWidth": 1}, {"name": "FSC3", "description": "Filter scale configuration", "bitOffset": 3, "bitWidth": 1}, {"name": "FSC4", "description": "Filter scale configuration", "bitOffset": 4, "bitWidth": 1}, {"name": "FSC5", "description": "Filter scale configuration", "bitOffset": 5, "bitWidth": 1}, {"name": "FSC6", "description": "Filter scale configuration", "bitOffset": 6, "bitWidth": 1}, {"name": "FSC7", "description": "Filter scale configuration", "bitOffset": 7, "bitWidth": 1}, {"name": "FSC8", "description": "Filter scale configuration", "bitOffset": 8, "bitWidth": 1}, {"name": "FSC9", "description": "Filter scale configuration", "bitOffset": 9, "bitWidth": 1}, {"name": "FSC10", "description": "Filter scale configuration", "bitOffset": 10, "bitWidth": 1}, {"name": "FSC11", "description": "Filter scale configuration", "bitOffset": 11, "bitWidth": 1}, {"name": "FSC12", "description": "Filter scale configuration", "bitOffset": 12, "bitWidth": 1}, {"name": "FSC13", "description": "Filter scale configuration", "bitOffset": 13, "bitWidth": 1}, {"name": "FSC14", "description": "Filter scale configuration", "bitOffset": 14, "bitWidth": 1}, {"name": "FSC15", "description": "Filter scale configuration", "bitOffset": 15, "bitWidth": 1}, {"name": "FSC16", "description": "Filter scale configuration", "bitOffset": 16, "bitWidth": 1}, {"name": "FSC17", "description": "Filter scale configuration", "bitOffset": 17, "bitWidth": 1}, {"name": "FSC18", "description": "Filter scale configuration", "bitOffset": 18, "bitWidth": 1}, {"name": "FSC19", "description": "Filter scale configuration", "bitOffset": 19, "bitWidth": 1}, {"name": "FSC20", "description": "Filter scale configuration", "bitOffset": 20, "bitWidth": 1}, {"name": "FSC21", "description": "Filter scale configuration", "bitOffset": 21, "bitWidth": 1}, {"name": "FSC22", "description": "Filter scale configuration", "bitOffset": 22, "bitWidth": 1}, {"name": "FSC23", "description": "Filter scale configuration", "bitOffset": 23, "bitWidth": 1}, {"name": "FSC24", "description": "Filter scale configuration", "bitOffset": 24, "bitWidth": 1}, {"name": "FSC25", "description": "Filter scale configuration", "bitOffset": 25, "bitWidth": 1}, {"name": "FSC26", "description": "Filter scale configuration", "bitOffset": 26, "bitWidth": 1}, {"name": "FSC27", "description": "Filter scale configuration", "bitOffset": 27, "bitWidth": 1}]}}, {"name": "FFA1R", "displayName": "FFA1R", "description": "filter FIFO assignmentregister", "addressOffset": 532, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "FFA0", "description": "Filter FIFO assignment for filter0", "bitOffset": 0, "bitWidth": 1}, {"name": "FFA1", "description": "Filter FIFO assignment for filter1", "bitOffset": 1, "bitWidth": 1}, {"name": "FFA2", "description": "Filter FIFO assignment for filter2", "bitOffset": 2, "bitWidth": 1}, {"name": "FFA3", "description": "Filter FIFO assignment for filter3", "bitOffset": 3, "bitWidth": 1}, {"name": "FFA4", "description": "Filter FIFO assignment for filter4", "bitOffset": 4, "bitWidth": 1}, {"name": "FFA5", "description": "Filter FIFO assignment for filter5", "bitOffset": 5, "bitWidth": 1}, {"name": "FFA6", "description": "Filter FIFO assignment for filter6", "bitOffset": 6, "bitWidth": 1}, {"name": "FFA7", "description": "Filter FIFO assignment for filter7", "bitOffset": 7, "bitWidth": 1}, {"name": "FFA8", "description": "Filter FIFO assignment for filter8", "bitOffset": 8, "bitWidth": 1}, {"name": "FFA9", "description": "Filter FIFO assignment for filter9", "bitOffset": 9, "bitWidth": 1}, {"name": "FFA10", "description": "Filter FIFO assignment for filter10", "bitOffset": 10, "bitWidth": 1}, {"name": "FFA11", "description": "Filter FIFO assignment for filter11", "bitOffset": 11, "bitWidth": 1}, {"name": "FFA12", "description": "Filter FIFO assignment for filter12", "bitOffset": 12, "bitWidth": 1}, {"name": "FFA13", "description": "Filter FIFO assignment for filter13", "bitOffset": 13, "bitWidth": 1}, {"name": "FFA14", "description": "Filter FIFO assignment for filter14", "bitOffset": 14, "bitWidth": 1}, {"name": "FFA15", "description": "Filter FIFO assignment for filter15", "bitOffset": 15, "bitWidth": 1}, {"name": "FFA16", "description": "Filter FIFO assignment for filter16", "bitOffset": 16, "bitWidth": 1}, {"name": "FFA17", "description": "Filter FIFO assignment for filter17", "bitOffset": 17, "bitWidth": 1}, {"name": "FFA18", "description": "Filter FIFO assignment for filter18", "bitOffset": 18, "bitWidth": 1}, {"name": "FFA19", "description": "Filter FIFO assignment for filter19", "bitOffset": 19, "bitWidth": 1}, {"name": "FFA20", "description": "Filter FIFO assignment for filter20", "bitOffset": 20, "bitWidth": 1}, {"name": "FFA21", "description": "Filter FIFO assignment for filter21", "bitOffset": 21, "bitWidth": 1}, {"name": "FFA22", "description": "Filter FIFO assignment for filter22", "bitOffset": 22, "bitWidth": 1}, {"name": "FFA23", "description": "Filter FIFO assignment for filter23", "bitOffset": 23, "bitWidth": 1}, {"name": "FFA24", "description": "Filter FIFO assignment for filter24", "bitOffset": 24, "bitWidth": 1}, {"name": "FFA25", "description": "Filter FIFO assignment for filter25", "bitOffset": 25, "bitWidth": 1}, {"name": "FFA26", "description": "Filter FIFO assignment for filter26", "bitOffset": 26, "bitWidth": 1}, {"name": "FFA27", "description": "Filter FIFO assignment for filter27", "bitOffset": 27, "bitWidth": 1}]}}, {"name": "FA1R", "displayName": "FA1R", "description": "filter activation register", "addressOffset": 540, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "FACT0", "description": "Filter active", "bitOffset": 0, "bitWidth": 1}, {"name": "FACT1", "description": "Filter active", "bitOffset": 1, "bitWidth": 1}, {"name": "FACT2", "description": "Filter active", "bitOffset": 2, "bitWidth": 1}, {"name": "FACT3", "description": "Filter active", "bitOffset": 3, "bitWidth": 1}, {"name": "FACT4", "description": "Filter active", "bitOffset": 4, "bitWidth": 1}, {"name": "FACT5", "description": "Filter active", "bitOffset": 5, "bitWidth": 1}, {"name": "FACT6", "description": "Filter active", "bitOffset": 6, "bitWidth": 1}, {"name": "FACT7", "description": "Filter active", "bitOffset": 7, "bitWidth": 1}, {"name": "FACT8", "description": "Filter active", "bitOffset": 8, "bitWidth": 1}, {"name": "FACT9", "description": "Filter active", "bitOffset": 9, "bitWidth": 1}, {"name": "FACT10", "description": "Filter active", "bitOffset": 10, "bitWidth": 1}, {"name": "FACT11", "description": "Filter active", "bitOffset": 11, "bitWidth": 1}, {"name": "FACT12", "description": "Filter active", "bitOffset": 12, "bitWidth": 1}, {"name": "FACT13", "description": "Filter active", "bitOffset": 13, "bitWidth": 1}, {"name": "FACT14", "description": "Filter active", "bitOffset": 14, "bitWidth": 1}, {"name": "FACT15", "description": "Filter active", "bitOffset": 15, "bitWidth": 1}, {"name": "FACT16", "description": "Filter active", "bitOffset": 16, "bitWidth": 1}, {"name": "FACT17", "description": "Filter active", "bitOffset": 17, "bitWidth": 1}, {"name": "FACT18", "description": "Filter active", "bitOffset": 18, "bitWidth": 1}, {"name": "FACT19", "description": "Filter active", "bitOffset": 19, "bitWidth": 1}, {"name": "FACT20", "description": "Filter active", "bitOffset": 20, "bitWidth": 1}, {"name": "FACT21", "description": "Filter active", "bitOffset": 21, "bitWidth": 1}, {"name": "FACT22", "description": "Filter active", "bitOffset": 22, "bitWidth": 1}, {"name": "FACT23", "description": "Filter active", "bitOffset": 23, "bitWidth": 1}, {"name": "FACT24", "description": "Filter active", "bitOffset": 24, "bitWidth": 1}, {"name": "FACT25", "description": "Filter active", "bitOffset": 25, "bitWidth": 1}, {"name": "FACT26", "description": "Filter active", "bitOffset": 26, "bitWidth": 1}, {"name": "FACT27", "description": "Filter active", "bitOffset": 27, "bitWidth": 1}]}}], "cluster": [{"name": "TX%s", "description": "CAN Transmit cluster", "addressOffset": 384, "register": [{"name": "TIR", "displayName": "TI0R", "description": "TX mailbox identifier register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "STID", "description": "STID", "bitOffset": 21, "bitWidth": 11}, {"name": "EXID", "description": "EXID", "bitOffset": 3, "bitWidth": 18}, {"name": "IDE", "description": "IDE", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "IDE", "usage": "read-write", "enumeratedValue": [{"name": "Standard", "description": "Standard identifier", "value": 0}, {"name": "Extended", "description": "Extended identifier", "value": 1}]}}, {"name": "RTR", "description": "RTR", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "RTR", "usage": "read-write", "enumeratedValue": [{"name": "Data", "description": "Data frame", "value": 0}, {"name": "Remote", "description": "Remote frame", "value": 1}]}}, {"name": "TXRQ", "description": "TXRQ", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "TDTR", "displayName": "TDT0R", "description": "mailbox data length control and time stampregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIME", "description": "TIME", "bitOffset": 16, "bitWidth": 16}, {"name": "TGT", "description": "TGT", "bitOffset": 8, "bitWidth": 1}, {"name": "DLC", "description": "DLC", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 8}}}]}}, {"name": "TDLR", "displayName": "TDL0R", "description": "mailbox data low register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DATA3", "description": "DATA3", "bitOffset": 24, "bitWidth": 8}, {"name": "DATA2", "description": "DATA2", "bitOffset": 16, "bitWidth": 8}, {"name": "DATA1", "description": "DATA1", "bitOffset": 8, "bitWidth": 8}, {"name": "DATA0", "description": "DATA0", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "TDHR", "displayName": "TDH0R", "description": "mailbox data high register", "addressOffset": "0xc", "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DATA7", "description": "DATA7", "bitOffset": 24, "bitWidth": 8}, {"name": "DATA6", "description": "DATA6", "bitOffset": 16, "bitWidth": 8}, {"name": "DATA5", "description": "DATA5", "bitOffset": 8, "bitWidth": 8}, {"name": "DATA4", "description": "DATA4", "bitOffset": 0, "bitWidth": 8}]}}], "dim": 3, "dimIndex": "0,1,2", "dimIncrement": 16}, {"name": "RX%s", "description": "CAN Receive cluster", "addressOffset": "0x1b0", "register": [{"name": "RIR", "displayName": "RI0R", "description": "receive FIFO mailbox identifierregister", "addressOffset": 0, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "STID", "description": "STID", "bitOffset": 21, "bitWidth": 11}, {"name": "EXID", "description": "EXID", "bitOffset": 3, "bitWidth": 18}, {"name": "IDE", "description": "IDE", "bitOffset": 2, "bitWidth": 1, "enumeratedValues": {"name": "IDE", "usage": "read-write", "enumeratedValue": [{"name": "Standard", "description": "Standard identifier", "value": 0}, {"name": "Extended", "description": "Extended identifier", "value": 1}]}}, {"name": "RTR", "description": "RTR", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "RTR", "usage": "read-write", "enumeratedValue": [{"name": "Data", "description": "Data frame", "value": 0}, {"name": "Remote", "description": "Remote frame", "value": 1}]}}]}}, {"name": "RDTR", "displayName": "RDT0R", "description": "mailbox data high register", "addressOffset": 4, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "TIME", "description": "TIME", "bitOffset": 16, "bitWidth": 16}, {"name": "FMI", "description": "FMI", "bitOffset": 8, "bitWidth": 8}, {"name": "DLC", "description": "DLC", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 8}}}]}}, {"name": "RDLR", "displayName": "RDL0R", "description": "mailbox data high register", "addressOffset": 8, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "DATA3", "description": "DATA3", "bitOffset": 24, "bitWidth": 8}, {"name": "DATA2", "description": "DATA2", "bitOffset": 16, "bitWidth": 8}, {"name": "DATA1", "description": "DATA1", "bitOffset": 8, "bitWidth": 8}, {"name": "DATA0", "description": "DATA0", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "RDHR", "displayName": "RDH0R", "description": "receive FIFO mailbox data highregister", "addressOffset": "0xc", "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "DATA7", "description": "DATA7", "bitOffset": 24, "bitWidth": 8}, {"name": "DATA6", "description": "DATA6", "bitOffset": 16, "bitWidth": 8}, {"name": "DATA5", "description": "DATA5", "bitOffset": 8, "bitWidth": 8}, {"name": "DATA4", "description": "DATA4", "bitOffset": 0, "bitWidth": 8}]}}], "dim": 2, "dimIndex": "0,1", "dimIncrement": 16}, {"name": "FB%s", "description": "CAN Filter Bank cluster", "addressOffset": 576, "register": [{"name": "FR1", "displayName": "F0R1", "description": "Filter bank 0 register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "FB", "description": "Filter bits", "bitOffset": 0, "bitWidth": 32}}}, {"name": "FR2", "displayName": "F0R2", "description": "Filter bank 0 register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "FB", "description": "Filter bits", "bitOffset": 0, "bitWidth": 32}}}], "dim": 28, "dimIndex": "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27", "dimIncrement": 8}]}}, {"@derivedFrom": "CAN1", "name": "CAN2", "baseAddress": 1073768448}, {"name": "FMPI2C4", "description": "Inter-integrated circuit", "groupName": "I2C", "baseAddress": 1073766400, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "CR1", "displayName": "CR1", "description": "Control register 1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PE", "description": "Peripheral enable", "bitOffset": 0, "bitWidth": 1}, {"name": "TXIE", "description": "TXIE", "bitOffset": 1, "bitWidth": 1}, {"name": "RXIE", "description": "RXIE", "bitOffset": 2, "bitWidth": 1}, {"name": "ADDRE", "description": "ADDRE", "bitOffset": 3, "bitWidth": 1}, {"name": "NACKIE", "description": "NACKIE", "bitOffset": 4, "bitWidth": 1}, {"name": "STOPIE", "description": "STOPIE", "bitOffset": 5, "bitWidth": 1}, {"name": "TCIE", "description": "TCIE", "bitOffset": 6, "bitWidth": 1}, {"name": "ERRIE", "description": "ERRIE", "bitOffset": 7, "bitWidth": 1}, {"name": "DNF", "description": "DNF", "bitOffset": 8, "bitWidth": 4}, {"name": "ANFOFF", "description": "ANFOFF", "bitOffset": 12, "bitWidth": 1}, {"name": "TCDMAEN", "description": "TCDMAEN", "bitOffset": 14, "bitWidth": 1}, {"name": "RXDMAEN", "description": "RXDMAEN", "bitOffset": 15, "bitWidth": 1}, {"name": "SBC", "description": "SBC", "bitOffset": 16, "bitWidth": 1}, {"name": "NOSTRETCH", "description": "NOSTRETCH", "bitOffset": 17, "bitWidth": 1}, {"name": "WUPEN", "description": "WUPEN", "bitOffset": 18, "bitWidth": 1}, {"name": "GCEN", "description": "GCEN", "bitOffset": 19, "bitWidth": 1}, {"name": "SMBHEN", "description": "SMBHEN", "bitOffset": 20, "bitWidth": 1}, {"name": "SMBDEN", "description": "SMBDEN", "bitOffset": 21, "bitWidth": 1}, {"name": "ALERTEN", "description": "ALERTEN", "bitOffset": 22, "bitWidth": 1}, {"name": "PECEN", "description": "PECEN", "bitOffset": 23, "bitWidth": 1}]}}, {"name": "CR2", "displayName": "CR2", "description": "Control register 2", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SADD0", "description": "Slave address bit 0", "bitOffset": 0, "bitWidth": 1}, {"name": "SADD1_7", "description": "Slave address bit 7_1", "bitOffset": 1, "bitWidth": 7}, {"name": "SADD8_9", "description": "Slave address bit 8_9", "bitOffset": 8, "bitWidth": 2}, {"name": "RD_WRN", "description": "Transfer direction", "bitOffset": 10, "bitWidth": 1}, {"name": "ADD10", "description": "10-bit addressing mode", "bitOffset": 11, "bitWidth": 1}, {"name": "HEAD10R", "description": "10-bit address header only readdirection", "bitOffset": 12, "bitWidth": 1}, {"name": "START", "description": "Start generation", "bitOffset": 13, "bitWidth": 1}, {"name": "STOP", "description": "Stop generation", "bitOffset": 14, "bitWidth": 1}, {"name": "NACK", "description": "NACK generation", "bitOffset": 15, "bitWidth": 1}, {"name": "NBYTES", "description": "Number of bytes", "bitOffset": 16, "bitWidth": 8}, {"name": "RELOAD", "description": "NBYTES reload mode", "bitOffset": 24, "bitWidth": 1}, {"name": "AUTOEND", "description": "Automatic end mode", "bitOffset": 25, "bitWidth": 1}, {"name": "PECBYTE", "description": "Packet error checking byte", "bitOffset": 26, "bitWidth": 1}]}}, {"name": "OAR1", "displayName": "OAR1", "description": "Own address register 1", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OA1", "description": "OA1", "bitOffset": 0, "bitWidth": 1}, {"name": "OA11_7", "description": "OA11_7", "bitOffset": 1, "bitWidth": 7}, {"name": "OA18_9", "description": "OA18_9", "bitOffset": 8, "bitWidth": 2}, {"name": "OA1MODE", "description": "OA1MODE", "bitOffset": 10, "bitWidth": 1}, {"name": "OA1EN", "description": "OA1EN", "bitOffset": 15, "bitWidth": 1}]}}, {"name": "OAR2", "displayName": "OAR2", "description": "Own address register 2", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "OA21_7", "description": "OA21_7", "bitOffset": 1, "bitWidth": 7}, {"name": "OA2MSK", "description": "OA2MSK", "bitOffset": 8, "bitWidth": 3}, {"name": "OA2EN", "description": "OA2EN", "bitOffset": 15, "bitWidth": 1}]}}, {"name": "TIMINGR", "displayName": "TIMINGR", "description": "Timing register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SCLL", "description": "SCLL", "bitOffset": 0, "bitWidth": 8}, {"name": "SCLH", "description": "SCLH", "bitOffset": 8, "bitWidth": 8}, {"name": "SDADEL", "description": "SDADEL", "bitOffset": 16, "bitWidth": 4}, {"name": "SCLDEL", "description": "SCLDEL", "bitOffset": 20, "bitWidth": 4}, {"name": "PRESC", "description": "PRESC", "bitOffset": 28, "bitWidth": 4}]}}, {"name": "TIMEOUTR", "displayName": "TIMEOUTR", "description": "Timeout register", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "TIMEOUTA", "description": "TIMEOUTA", "bitOffset": 0, "bitWidth": 12}, {"name": "TIDLE", "description": "TIDLE", "bitOffset": 12, "bitWidth": 1}, {"name": "TIMOUTEN", "description": "TIMOUTEN", "bitOffset": 15, "bitWidth": 1}, {"name": "TIMEOUTB", "description": "TIMEOUTB", "bitOffset": 16, "bitWidth": 12}, {"name": "TEXTEN", "description": "TEXTEN", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "ISR", "displayName": "ISR", "description": "Interrupt and Status register", "addressOffset": 24, "size": 32, "resetValue": 1, "fields": {"field": [{"name": "TXE", "description": "TXE", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}, {"name": "TXIS", "description": "TXIS", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "RXNE", "description": "RXNE", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "ADDR", "description": "ADDR", "bitOffset": 3, "bitWidth": 1, "access": "read-only"}, {"name": "NACKF", "description": "NACKF", "bitOffset": 4, "bitWidth": 1, "access": "read-only"}, {"name": "STOPF", "description": "STOPF", "bitOffset": 5, "bitWidth": 1, "access": "read-only"}, {"name": "TC", "description": "TC", "bitOffset": 6, "bitWidth": 1, "access": "read-only"}, {"name": "TCR", "description": "TCR", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "BERR", "description": "BERR", "bitOffset": 8, "bitWidth": 1, "access": "read-only"}, {"name": "ARLO", "description": "ARLO", "bitOffset": 9, "bitWidth": 1, "access": "read-only"}, {"name": "OVR", "description": "OVR", "bitOffset": 10, "bitWidth": 1, "access": "read-only"}, {"name": "PECERR", "description": "PECERR", "bitOffset": 11, "bitWidth": 1, "access": "read-only"}, {"name": "TIMEOUT", "description": "TIMEOUT", "bitOffset": 12, "bitWidth": 1, "access": "read-only"}, {"name": "ALERT", "description": "ALERT", "bitOffset": 13, "bitWidth": 1, "access": "read-only"}, {"name": "BUSY", "description": "BUSY", "bitOffset": 15, "bitWidth": 1, "access": "read-only"}, {"name": "DIR", "description": "DIR", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "ADDCODE", "description": "ADDCODE", "bitOffset": 17, "bitWidth": 7, "access": "read-only"}]}}, {"name": "ICR", "displayName": "ICR", "description": "Interrupt clear register", "addressOffset": 28, "size": 32, "access": "write-only", "resetValue": 0, "fields": {"field": [{"name": "ADDRCF", "description": "ADDRCF", "bitOffset": 3, "bitWidth": 1}, {"name": "NACKCF", "description": "NACKCF", "bitOffset": 4, "bitWidth": 1}, {"name": "STOPCF", "description": "STOPCF", "bitOffset": 5, "bitWidth": 1}, {"name": "BERRCF", "description": "BERRCF", "bitOffset": 8, "bitWidth": 1}, {"name": "ARLOCF", "description": "ARLOCF", "bitOffset": 9, "bitWidth": 1}, {"name": "OVRCF", "description": "OVRCF", "bitOffset": 10, "bitWidth": 1}, {"name": "PECCF", "description": "PECCF", "bitOffset": 11, "bitWidth": 1}, {"name": "TIMOUTCF", "description": "TIMOUTCF", "bitOffset": 12, "bitWidth": 1}, {"name": "ALERTC", "description": "ALERTC", "bitOffset": 13, "bitWidth": 1}]}}, {"name": "PECR", "displayName": "PECR", "description": "PEC register", "addressOffset": 32, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "PEC", "description": "PEC", "bitOffset": 0, "bitWidth": 8}}}, {"name": "RXDR", "displayName": "RXDR", "description": "Receive data register", "addressOffset": 36, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "RXDATA", "description": "RXDATA", "bitOffset": 0, "bitWidth": 8}}}, {"name": "TXDR", "displayName": "TXDR", "description": "Transmit data register", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "TXDATA", "description": "TXDATA", "bitOffset": 0, "bitWidth": 8}}}]}}, {"name": "FSMC", "description": "Flexible static memory controller", "groupName": "FSMC", "baseAddress": 2684354560, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "BCR1", "displayName": "BCR1", "description": "SRAM/NOR-Flash chip-select control register1", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 12507, "fields": {"field": [{"name": "CBURSTRW", "description": "CBURSTRW", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"name": "CBURSTRW", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Write operations are performed in synchronous mode", "value": 1}, {"name": "Disabled", "description": "Write operations are always performed in asynchronous mode", "value": 0}]}}, {"name": "ASYNCWAIT", "description": "ASYNCWAIT", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ASYNCWAIT", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Wait signal not used in asynchronous mode", "value": 0}, {"name": "Enabled", "description": "Wait signal used even in asynchronous mode", "value": 1}]}}, {"name": "EXTMOD", "description": "EXTMOD", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "EXTMOD", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Values inside the FMC_BWTR are not taken into account", "value": 0}, {"name": "Enabled", "description": "Values inside the FMC_BWTR are taken into account", "value": 1}]}}, {"name": "WAITEN", "description": "WAITEN", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "WAITEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Values inside the FMC_BWTR are taken into account", "value": 0}, {"name": "Enabled", "description": "NWAIT signal enabled", "value": 1}]}}, {"name": "WREN", "description": "WREN", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "WREN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Write operations disabled for the bank by the FMC", "value": 0}, {"name": "Enabled", "description": "Write operations enabled for the bank by the FMC", "value": 1}]}}, {"name": "WAITCFG", "description": "WAITCFG", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "WAITCFG", "usage": "read-write", "enumeratedValue": [{"name": "BeforeWaitState", "description": "NWAIT signal is active one data cycle before wait state", "value": 0}, {"name": "DuringWaitState", "description": "NWAIT signal is active during wait state", "value": 1}]}}, {"name": "WAITPOL", "description": "WAITPOL", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "WAITPOL", "usage": "read-write", "enumeratedValue": [{"name": "ActiveLow", "description": "NWAIT active low", "value": 0}, {"name": "ActiveHigh", "description": "NWAIT active high", "value": 1}]}}, {"name": "BURSTEN", "description": "BURSTEN", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "BURSTEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Burst mode disabled", "value": 0}, {"name": "Enabled", "description": "Burst mode enabled", "value": 1}]}}, {"name": "FACCEN", "description": "FACCEN", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "FACCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Corresponding NOR Flash memory access is disabled", "value": 0}, {"name": "Enabled", "description": "Corresponding NOR Flash memory access is enabled", "value": 1}]}}, {"name": "MWID", "description": "MWID", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"name": "MWID", "usage": "read-write", "enumeratedValue": [{"name": "Bits8", "description": "Memory data bus width 8 bits", "value": 0}, {"name": "Bits16", "description": "Memory data bus width 16 bits", "value": 1}, {"name": "Bits32", "description": "Memory data bus width 32 bits", "value": 2}]}}, {"name": "MTYP", "description": "MTYP", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"name": "MTYP", "usage": "read-write", "enumeratedValue": [{"name": "SRAM", "description": "SRAM memory type", "value": 0}, {"name": "PSRAM", "description": "PSRAM (CRAM) memory type", "value": 1}, {"name": "Flash", "description": "NOR Flash/OneNAND Flash", "value": 2}]}}, {"name": "MUXEN", "description": "MUXEN", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "MUXEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Address/Data non-multiplexed", "value": 0}, {"name": "Enabled", "description": "Address/Data multiplexed on databus", "value": 1}]}}, {"name": "MBKEN", "description": "MBKEN", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "MBKEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Corresponding memory bank is disabled", "value": 0}, {"name": "Enabled", "description": "Corresponding memory bank is enabled", "value": 1}]}}, {"name": "WFDIS", "description": "Write FIFO disable", "bitOffset": 21, "bitWidth": 1, "enumeratedValues": {"name": "WFDIS", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Write FIFO enabled", "value": 0}, {"name": "Disabled", "description": "Write FIFO disabled", "value": 1}]}}, {"name": "CCLKEN", "description": "Continuous clock enable", "bitOffset": 20, "bitWidth": 1, "enumeratedValues": {"name": "CCLKEN", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "FSMC_CLK is generated continuously during asynchronous and synchronous access", "value": 1}, {"name": "Disabled", "description": "FSMC_CLK is only generated during the synchronous memory access", "value": 0}]}}, {"name": "CPSIZE", "description": "CRAM page size", "bitOffset": 16, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"name": "CPSIZE", "usage": "read-write", "enumeratedValue": [{"name": "NoBurstSplit", "description": "No burst split when crossing page boundary", "value": 0}, {"name": "Bytes128", "description": "128 bytes CRAM page size", "value": 1}, {"name": "Bytes256", "description": "256 bytes CRAM page size", "value": 2}, {"name": "Bytes512", "description": "512 bytes CRAM page size", "value": 3}, {"name": "Bytes1024", "description": "1024 bytes CRAM page size", "value": 4}]}}]}}, {"name": "BTR%s", "displayName": "BTR1", "description": "SRAM/NOR-Flash chip-select timing register1", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": "0x0fffffff", "fields": {"field": [{"name": "ACCMOD", "description": "ACCMOD", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"name": "ACCMOD", "usage": "read-write", "enumeratedValue": [{"name": "A", "description": "Access mode A", "value": 0}, {"name": "B", "description": "Access mode B", "value": 1}, {"name": "C", "description": "Access mode C", "value": 2}, {"name": "D", "description": "Access mode D", "value": 3}]}}, {"name": "DATLAT", "description": "DATLAT", "bitOffset": 24, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "CLKDIV", "description": "CLKDIV", "bitOffset": 20, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 1, "maximum": 15}}}, {"name": "BUSTURN", "description": "BUSTURN", "bitOffset": 16, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "DATAST", "description": "DATAST", "bitOffset": 8, "bitWidth": 8, "writeConstraint": {"range": {"minimum": 1, "maximum": 255}}}, {"name": "ADDHLD", "description": "ADDHLD", "bitOffset": 4, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 1, "maximum": 15}}}, {"name": "ADDSET", "description": "ADDSET", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 8}, {"name": "BCR%s", "displayName": "BCR2", "description": "SRAM/NOR-Flash chip-select control register2", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 12498, "fields": {"field": [{"name": "CBURSTRW", "description": "CBURSTRW", "bitOffset": 19, "bitWidth": 1, "enumeratedValues": {"name": "CBURSTRW", "usage": "read-write", "enumeratedValue": [{"name": "Enabled", "description": "Write operations are performed in synchronous mode", "value": 1}, {"name": "Disabled", "description": "Write operations are always performed in asynchronous mode", "value": 0}]}}, {"name": "ASYNCWAIT", "description": "ASYNCWAIT", "bitOffset": 15, "bitWidth": 1, "enumeratedValues": {"name": "ASYNCWAIT", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Wait signal not used in asynchronous mode", "value": 0}, {"name": "Enabled", "description": "Wait signal used even in asynchronous mode", "value": 1}]}}, {"name": "EXTMOD", "description": "EXTMOD", "bitOffset": 14, "bitWidth": 1, "enumeratedValues": {"name": "EXTMOD", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Values inside the FMC_BWTR are not taken into account", "value": 0}, {"name": "Enabled", "description": "Values inside the FMC_BWTR are taken into account", "value": 1}]}}, {"name": "WAITEN", "description": "WAITEN", "bitOffset": 13, "bitWidth": 1, "enumeratedValues": {"name": "WAITEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Values inside the FMC_BWTR are taken into account", "value": 0}, {"name": "Enabled", "description": "NWAIT signal enabled", "value": 1}]}}, {"name": "WREN", "description": "WREN", "bitOffset": 12, "bitWidth": 1, "enumeratedValues": {"name": "WREN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Write operations disabled for the bank by the FMC", "value": 0}, {"name": "Enabled", "description": "Write operations enabled for the bank by the FMC", "value": 1}]}}, {"name": "WAITCFG", "description": "WAITCFG", "bitOffset": 11, "bitWidth": 1, "enumeratedValues": {"name": "WAITCFG", "usage": "read-write", "enumeratedValue": [{"name": "BeforeWaitState", "description": "NWAIT signal is active one data cycle before wait state", "value": 0}, {"name": "DuringWaitState", "description": "NWAIT signal is active during wait state", "value": 1}]}}, {"name": "WAITPOL", "description": "WAITPOL", "bitOffset": 9, "bitWidth": 1, "enumeratedValues": {"name": "WAITPOL", "usage": "read-write", "enumeratedValue": [{"name": "ActiveLow", "description": "NWAIT active low", "value": 0}, {"name": "ActiveHigh", "description": "NWAIT active high", "value": 1}]}}, {"name": "BURSTEN", "description": "BURSTEN", "bitOffset": 8, "bitWidth": 1, "enumeratedValues": {"name": "BURSTEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Burst mode disabled", "value": 0}, {"name": "Enabled", "description": "Burst mode enabled", "value": 1}]}}, {"name": "FACCEN", "description": "FACCEN", "bitOffset": 6, "bitWidth": 1, "enumeratedValues": {"name": "FACCEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Corresponding NOR Flash memory access is disabled", "value": 0}, {"name": "Enabled", "description": "Corresponding NOR Flash memory access is enabled", "value": 1}]}}, {"name": "MWID", "description": "MWID", "bitOffset": 4, "bitWidth": 2, "enumeratedValues": {"name": "MWID", "usage": "read-write", "enumeratedValue": [{"name": "Bits8", "description": "Memory data bus width 8 bits", "value": 0}, {"name": "Bits16", "description": "Memory data bus width 16 bits", "value": 1}, {"name": "Bits32", "description": "Memory data bus width 32 bits", "value": 2}]}}, {"name": "MTYP", "description": "MTYP", "bitOffset": 2, "bitWidth": 2, "enumeratedValues": {"name": "MTYP", "usage": "read-write", "enumeratedValue": [{"name": "SRAM", "description": "SRAM memory type", "value": 0}, {"name": "PSRAM", "description": "PSRAM (CRAM) memory type", "value": 1}, {"name": "Flash", "description": "NOR Flash/OneNAND Flash", "value": 2}]}}, {"name": "MUXEN", "description": "MUXEN", "bitOffset": 1, "bitWidth": 1, "enumeratedValues": {"name": "MUXEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Address/Data non-multiplexed", "value": 0}, {"name": "Enabled", "description": "Address/Data multiplexed on databus", "value": 1}]}}, {"name": "MBKEN", "description": "MBKEN", "bitOffset": 0, "bitWidth": 1, "enumeratedValues": {"name": "MBKEN", "usage": "read-write", "enumeratedValue": [{"name": "Disabled", "description": "Corresponding memory bank is disabled", "value": 0}, {"name": "Enabled", "description": "Corresponding memory bank is enabled", "value": 1}]}}, {"name": "CPSIZE", "description": "CRAM page size", "bitOffset": 16, "bitWidth": 3, "access": "read-write", "enumeratedValues": {"name": "CPSIZE", "usage": "read-write", "enumeratedValue": [{"name": "NoBurstSplit", "description": "No burst split when crossing page boundary", "value": 0}, {"name": "Bytes128", "description": "128 bytes CRAM page size", "value": 1}, {"name": "Bytes256", "description": "256 bytes CRAM page size", "value": 2}, {"name": "Bytes512", "description": "512 bytes CRAM page size", "value": 3}, {"name": "Bytes1024", "description": "1024 bytes CRAM page size", "value": 4}]}}]}, "dim": 3, "dimIndex": "2,3,4", "dimIncrement": 8}, {"name": "BWTR%s", "displayName": "BWTR1", "description": "SRAM/NOR-Flash write timing registers1", "addressOffset": 260, "size": 32, "access": "read-write", "resetValue": 268435455, "fields": {"field": [{"name": "ACCMOD", "description": "ACCMOD", "bitOffset": 28, "bitWidth": 2, "enumeratedValues": {"name": "ACCMOD", "usage": "read-write", "enumeratedValue": [{"name": "A", "description": "Access mode A", "value": 0}, {"name": "B", "description": "Access mode B", "value": 1}, {"name": "C", "description": "Access mode C", "value": 2}, {"name": "D", "description": "Access mode D", "value": 3}]}}, {"name": "DATAST", "description": "DATAST", "bitOffset": 8, "bitWidth": 8, "writeConstraint": {"range": {"minimum": 1, "maximum": 255}}}, {"name": "ADDHLD", "description": "ADDHLD", "bitOffset": 4, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 1, "maximum": 15}}}, {"name": "ADDSET", "description": "ADDSET", "bitOffset": 0, "bitWidth": 4, "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}, {"name": "BUSTURN", "description": "Bus turnaround phase duration", "bitOffset": 16, "bitWidth": 4, "access": "read-write", "writeConstraint": {"range": {"minimum": 0, "maximum": 15}}}]}, "dim": 4, "dimIndex": "1,2,3,4", "dimIncrement": 8}]}}, {"name": "OTG_FS_GLOBAL", "description": "USB on the go full speed", "groupName": "USB_OTG_FS", "baseAddress": 1342177280, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "interrupt": [{"name": "OTG_FS_WKUP", "description": "USB On-The-Go FS Wakeup through EXTI lineinterrupt", "value": 42}, {"name": "OTG_FS", "description": "USB On The Go FS globalinterrupt", "value": 67}], "registers": {"register": [{"name": "GOTGCTL", "displayName": "GOTGCTL", "description": "OTG_FS control and status register(OTG_FS_GOTGCTL)", "addressOffset": 0, "size": 32, "resetValue": 2048, "fields": {"field": [{"name": "SRQSCS", "description": "Session request success", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}, {"name": "SRQ", "description": "Session request", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "HNGSCS", "description": "Host negotiation success", "bitOffset": 8, "bitWidth": 1, "access": "read-only"}, {"name": "HNPRQ", "description": "HNP request", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "HSHNPEN", "description": "Host set HNP enable", "bitOffset": 10, "bitWidth": 1, "access": "read-write"}, {"name": "DHNPEN", "description": "Device HNP enabled", "bitOffset": 11, "bitWidth": 1, "access": "read-write"}, {"name": "CIDSTS", "description": "Connector ID status", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "DBCT", "description": "Long/short debounce time", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "ASVLD", "description": "A-session valid", "bitOffset": 18, "bitWidth": 1, "access": "read-only"}, {"name": "BSVLD", "description": "B-session valid", "bitOffset": 19, "bitWidth": 1, "access": "read-only"}]}}, {"name": "GOTGINT", "displayName": "GOTGINT", "description": "OTG_FS interrupt register(OTG_FS_GOTGINT)", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SEDET", "description": "Session end detected", "bitOffset": 2, "bitWidth": 1}, {"name": "SRSSCHG", "description": "Session request success statuschange", "bitOffset": 8, "bitWidth": 1}, {"name": "HNSSCHG", "description": "Host negotiation success statuschange", "bitOffset": 9, "bitWidth": 1}, {"name": "HNGDET", "description": "Host negotiation detected", "bitOffset": 17, "bitWidth": 1}, {"name": "ADTOCHG", "description": "A-device timeout change", "bitOffset": 18, "bitWidth": 1}, {"name": "DBCDNE", "description": "Debounce done", "bitOffset": 19, "bitWidth": 1}]}}, {"name": "GAHBCFG", "displayName": "GAHBCFG", "description": "OTG_FS AHB configuration register(OTG_FS_GAHBCFG)", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "GINT", "description": "Global interrupt mask", "bitOffset": 0, "bitWidth": 1}, {"name": "TXFELVL", "description": "TxFIFO empty level", "bitOffset": 7, "bitWidth": 1}, {"name": "PTXFELVL", "description": "Periodic TxFIFO emptylevel", "bitOffset": 8, "bitWidth": 1}]}}, {"name": "GUSBCFG", "displayName": "GUSBCFG", "description": "OTG_FS USB configuration register(OTG_FS_GUSBCFG)", "addressOffset": 12, "size": 32, "resetValue": 2560, "fields": {"field": [{"name": "TOCAL", "description": "FS timeout calibration", "bitOffset": 0, "bitWidth": 3, "access": "read-write"}, {"name": "PHYSEL", "description": "Full Speed serial transceiverselect", "bitOffset": 6, "bitWidth": 1, "access": "write-only"}, {"name": "SRPCAP", "description": "SRP-capable", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "HNPCAP", "description": "HNP-capable", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "TRDT", "description": "USB turnaround time", "bitOffset": 10, "bitWidth": 4, "access": "read-write"}, {"name": "FHMOD", "description": "Force host mode", "bitOffset": 29, "bitWidth": 1, "access": "read-write"}, {"name": "FDMOD", "description": "Force device mode", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "CTXPKT", "description": "Corrupt Tx packet", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}]}}, {"name": "GRSTCTL", "displayName": "GRSTCTL", "description": "OTG_FS reset register(OTG_FS_GRSTCTL)", "addressOffset": 16, "size": 32, "resetValue": 536870912, "fields": {"field": [{"name": "CSRST", "description": "Core soft reset", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}, {"name": "HSRST", "description": "HCLK soft reset", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "FCRST", "description": "Host frame counter reset", "bitOffset": 2, "bitWidth": 1, "access": "read-write"}, {"name": "RXFFLSH", "description": "RxFIFO flush", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "TXFFLSH", "description": "TxFIFO flush", "bitOffset": 5, "bitWidth": 1, "access": "read-write"}, {"name": "TXFNUM", "description": "TxFIFO number", "bitOffset": 6, "bitWidth": 5, "access": "read-write"}, {"name": "AHBIDL", "description": "AHB master idle", "bitOffset": 31, "bitWidth": 1, "access": "read-only"}]}}, {"name": "GINTSTS", "displayName": "GINTSTS", "description": "OTG_FS core interrupt register(OTG_FS_GINTSTS)", "addressOffset": 20, "size": 32, "resetValue": 67108896, "fields": {"field": [{"name": "CMOD", "description": "Current mode of operation", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}, {"name": "MMIS", "description": "Mode mismatch interrupt", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "OTGINT", "description": "OTG interrupt", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "SOF", "description": "Start of frame", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "RXFLVL", "description": "RxFIFO non-empty", "bitOffset": 4, "bitWidth": 1, "access": "read-only"}, {"name": "NPTXFE", "description": "Non-periodic TxFIFO empty", "bitOffset": 5, "bitWidth": 1, "access": "read-only"}, {"name": "GINAKEFF", "description": "Global IN non-periodic NAKeffective", "bitOffset": 6, "bitWidth": 1, "access": "read-only"}, {"name": "GOUTNAKEFF", "description": "Global OUT NAK effective", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "ESUSP", "description": "Early suspend", "bitOffset": 10, "bitWidth": 1, "access": "read-write"}, {"name": "USBSUSP", "description": "USB suspend", "bitOffset": 11, "bitWidth": 1, "access": "read-write"}, {"name": "USBRST", "description": "USB reset", "bitOffset": 12, "bitWidth": 1, "access": "read-write"}, {"name": "ENUMDNE", "description": "Enumeration done", "bitOffset": 13, "bitWidth": 1, "access": "read-write"}, {"name": "ISOODRP", "description": "Isochronous OUT packet droppedinterrupt", "bitOffset": 14, "bitWidth": 1, "access": "read-write"}, {"name": "EOPF", "description": "End of periodic frameinterrupt", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "IEPINT", "description": "IN endpoint interrupt", "bitOffset": 18, "bitWidth": 1, "access": "read-only"}, {"name": "OEPINT", "description": "OUT endpoint interrupt", "bitOffset": 19, "bitWidth": 1, "access": "read-only"}, {"name": "IISOIXFR", "description": "Incomplete isochronous INtransfer", "bitOffset": 20, "bitWidth": 1, "access": "read-write"}, {"name": "IPXFR_INCOMPISOOUT", "description": "Incomplete periodic transfer(Hostmode)/Incomplete isochronous OUT transfer(Devicemode)", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "HPRTINT", "description": "Host port interrupt", "bitOffset": 24, "bitWidth": 1, "access": "read-only"}, {"name": "HCINT", "description": "Host channels interrupt", "bitOffset": 25, "bitWidth": 1, "access": "read-only"}, {"name": "PTXFE", "description": "Periodic TxFIFO empty", "bitOffset": 26, "bitWidth": 1, "access": "read-only"}, {"name": "CIDSCHG", "description": "Connector ID status change", "bitOffset": 28, "bitWidth": 1, "access": "read-write"}, {"name": "DISCINT", "description": "Disconnect detectedinterrupt", "bitOffset": 29, "bitWidth": 1, "access": "read-write"}, {"name": "SRQINT", "description": "Session request/new session detectedinterrupt", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "WKUPINT", "description": "Resume/remote wakeup detectedinterrupt", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}]}}, {"name": "GINTMSK", "displayName": "GINTMSK", "description": "OTG_FS interrupt mask register(OTG_FS_GINTMSK)", "addressOffset": 24, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "MMISM", "description": "Mode mismatch interruptmask", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "OTGINT", "description": "OTG interrupt mask", "bitOffset": 2, "bitWidth": 1, "access": "read-write"}, {"name": "SOFM", "description": "Start of frame mask", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "RXFLVLM", "description": "Receive FIFO non-emptymask", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "NPTXFEM", "description": "Non-periodic TxFIFO emptymask", "bitOffset": 5, "bitWidth": 1, "access": "read-write"}, {"name": "GINAKEFFM", "description": "Global non-periodic IN NAK effectivemask", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "GONAKEFFM", "description": "Global OUT NAK effectivemask", "bitOffset": 7, "bitWidth": 1, "access": "read-write"}, {"name": "ESUSPM", "description": "Early suspend mask", "bitOffset": 10, "bitWidth": 1, "access": "read-write"}, {"name": "USBSUSPM", "description": "USB suspend mask", "bitOffset": 11, "bitWidth": 1, "access": "read-write"}, {"name": "USBRST", "description": "USB reset mask", "bitOffset": 12, "bitWidth": 1, "access": "read-write"}, {"name": "ENUMDNEM", "description": "Enumeration done mask", "bitOffset": 13, "bitWidth": 1, "access": "read-write"}, {"name": "ISOODRPM", "description": "Isochronous OUT packet dropped interruptmask", "bitOffset": 14, "bitWidth": 1, "access": "read-write"}, {"name": "EOPFM", "description": "End of periodic frame interruptmask", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "EPMISM", "description": "Endpoint mismatch interruptmask", "bitOffset": 17, "bitWidth": 1, "access": "read-write"}, {"name": "IEPINT", "description": "IN endpoints interruptmask", "bitOffset": 18, "bitWidth": 1, "access": "read-write"}, {"name": "OEPINT", "description": "OUT endpoints interruptmask", "bitOffset": 19, "bitWidth": 1, "access": "read-write"}, {"name": "IISOIXFRM", "description": "Incomplete isochronous IN transfermask", "bitOffset": 20, "bitWidth": 1, "access": "read-write"}, {"name": "IPXFRM_IISOOXFRM", "description": "Incomplete periodic transfer mask(Hostmode)/Incomplete isochronous OUT transfer mask(Devicemode)", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "PRTIM", "description": "Host port interrupt mask", "bitOffset": 24, "bitWidth": 1, "access": "read-only"}, {"name": "HCIM", "description": "Host channels interruptmask", "bitOffset": 25, "bitWidth": 1, "access": "read-write"}, {"name": "PTXFEM", "description": "Periodic TxFIFO empty mask", "bitOffset": 26, "bitWidth": 1, "access": "read-write"}, {"name": "CIDSCHGM", "description": "Connector ID status changemask", "bitOffset": 28, "bitWidth": 1, "access": "read-write"}, {"name": "DISCINT", "description": "Disconnect detected interruptmask", "bitOffset": 29, "bitWidth": 1, "access": "read-write"}, {"name": "SRQIM", "description": "Session request/new session detectedinterrupt mask", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "WUIM", "description": "Resume/remote wakeup detected interruptmask", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}]}}, {"name": "GRXSTSR_Device", "displayName": "GRXSTSR_Device", "description": "OTG_FS Receive status debug read(Devicemode)", "addressOffset": 28, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "EPNUM", "description": "Endpoint number", "bitOffset": 0, "bitWidth": 4}, {"name": "BCNT", "description": "Byte count", "bitOffset": 4, "bitWidth": 11}, {"name": "DPID", "description": "Data PID", "bitOffset": 15, "bitWidth": 2}, {"name": "PKTSTS", "description": "Packet status", "bitOffset": 17, "bitWidth": 4}, {"name": "FRMNUM", "description": "Frame number", "bitOffset": 21, "bitWidth": 4}]}}, {"name": "GRXSTSR_Host", "displayName": "GRXSTSR_Host", "description": "OTG_FS Receive status debug read(Hostmode)", "alternateRegister": "FS_GRXSTSR_Device", "addressOffset": 28, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "EPNUM", "description": "Endpoint number", "bitOffset": 0, "bitWidth": 4}, {"name": "BCNT", "description": "Byte count", "bitOffset": 4, "bitWidth": 11}, {"name": "DPID", "description": "Data PID", "bitOffset": 15, "bitWidth": 2}, {"name": "PKTSTS", "description": "Packet status", "bitOffset": 17, "bitWidth": 4}, {"name": "FRMNUM", "description": "Frame number", "bitOffset": 21, "bitWidth": 4}]}}, {"name": "GRXFSIZ", "displayName": "GRXFSIZ", "description": "OTG_FS Receive FIFO size register(OTG_FS_GRXFSIZ)", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 512, "fields": {"field": {"name": "RXFD", "description": "RxFIFO depth", "bitOffset": 0, "bitWidth": 16}}}, {"name": "GNPTXFSIZ_Device", "displayName": "GNPTXFSIZ_Device", "description": "OTG_FS non-periodic transmit FIFO sizeregister (Device mode)", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 512, "fields": {"field": [{"name": "TX0FSA", "description": "Endpoint 0 transmit RAM startaddress", "bitOffset": 0, "bitWidth": 16}, {"name": "TX0FD", "description": "Endpoint 0 TxFIFO depth", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "GNPTXFSIZ_Host", "displayName": "GNPTXFSIZ_Host", "description": "OTG_FS non-periodic transmit FIFO sizeregister (Host mode)", "alternateRegister": "FS_GNPTXFSIZ_Device", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 512, "fields": {"field": [{"name": "NPTXFSA", "description": "Non-periodic transmit RAM startaddress", "bitOffset": 0, "bitWidth": 16}, {"name": "NPTXFD", "description": "Non-periodic TxFIFO depth", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "GNPTXSTS", "displayName": "GNPTXSTS", "description": "OTG_FS non-periodic transmit FIFO/queuestatus register (OTG_FS_GNPTXSTS)", "addressOffset": 44, "size": 32, "access": "read-only", "resetValue": 524800, "fields": {"field": [{"name": "NPTXFSAV", "description": "Non-periodic TxFIFO spaceavailable", "bitOffset": 0, "bitWidth": 16}, {"name": "NPTQXSAV", "description": "Non-periodic transmit request queuespace available", "bitOffset": 16, "bitWidth": 8}, {"name": "NPTXQTOP", "description": "Top of the non-periodic transmit requestqueue", "bitOffset": 24, "bitWidth": 7}]}}, {"name": "GCCFG", "displayName": "GCCFG", "description": "OTG_FS general core configuration register(OTG_FS_GCCFG)", "addressOffset": 56, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DCDET", "description": "DCDET", "bitOffset": 0, "bitWidth": 1}, {"name": "PDET", "description": "PDET", "bitOffset": 1, "bitWidth": 1}, {"name": "SDET", "description": "SDET", "bitOffset": 2, "bitWidth": 1}, {"name": "PS2DET", "description": "PS2DET", "bitOffset": 3, "bitWidth": 1}, {"name": "PWRDWN", "description": "PWRDWN", "bitOffset": 16, "bitWidth": 1}, {"name": "BCDEN", "description": "BCDEN", "bitOffset": 17, "bitWidth": 1}, {"name": "DCDEN", "description": "DCDEN", "bitOffset": 18, "bitWidth": 1}, {"name": "PDEN", "description": "PDEN", "bitOffset": 19, "bitWidth": 1}, {"name": "SDEN", "description": "SDEN", "bitOffset": 20, "bitWidth": 1}, {"name": "VBDEN", "description": "VBDEN", "bitOffset": 21, "bitWidth": 1}]}}, {"name": "CID", "displayName": "CID", "description": "core ID register", "addressOffset": 60, "size": 32, "access": "read-write", "resetValue": 4096, "fields": {"field": {"name": "PRODUCT_ID", "description": "Product ID field", "bitOffset": 0, "bitWidth": 32}}}, {"name": "HPTXFSIZ", "displayName": "HPTXFSIZ", "description": "OTG_FS Host periodic transmit FIFO sizeregister (OTG_FS_HPTXFSIZ)", "addressOffset": 256, "size": 32, "access": "read-write", "resetValue": 33555968, "fields": {"field": [{"name": "PTXSA", "description": "Host periodic TxFIFO startaddress", "bitOffset": 0, "bitWidth": 16}, {"name": "PTXFSIZ", "description": "Host periodic TxFIFO depth", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "DIEPTXF1", "displayName": "DIEPTXF1", "description": "OTG_FS device IN endpoint transmit FIFO sizeregister (OTG_FS_DIEPTXF2)", "addressOffset": 260, "size": 32, "access": "read-write", "resetValue": 33555456, "fields": {"field": [{"name": "INEPTXSA", "description": "IN endpoint FIFO2 transmit RAM startaddress", "bitOffset": 0, "bitWidth": 16}, {"name": "INEPTXFD", "description": "IN endpoint TxFIFO depth", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "DIEPTXF2", "displayName": "DIEPTXF2", "description": "OTG_FS device IN endpoint transmit FIFO sizeregister (OTG_FS_DIEPTXF3)", "addressOffset": 264, "size": 32, "access": "read-write", "resetValue": 33555456, "fields": {"field": [{"name": "INEPTXSA", "description": "IN endpoint FIFO3 transmit RAM startaddress", "bitOffset": 0, "bitWidth": 16}, {"name": "INEPTXFD", "description": "IN endpoint TxFIFO depth", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "DIEPTXF3", "displayName": "DIEPTXF3", "description": "OTG_FS device IN endpoint transmit FIFO sizeregister (OTG_FS_DIEPTXF4)", "addressOffset": 268, "size": 32, "access": "read-write", "resetValue": 33555456, "fields": {"field": [{"name": "INEPTXSA", "description": "IN endpoint FIFO4 transmit RAM startaddress", "bitOffset": 0, "bitWidth": 16}, {"name": "INEPTXFD", "description": "IN endpoint TxFIFO depth", "bitOffset": 16, "bitWidth": 16}]}}]}}, {"name": "OTG_FS_HOST", "description": "USB on the go full speed", "groupName": "USB_OTG_FS", "baseAddress": 1342178304, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "HCFG", "displayName": "HCFG", "description": "OTG_FS host configuration register(OTG_FS_HCFG)", "addressOffset": 0, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "FSLSPCS", "description": "FS/LS PHY clock select", "bitOffset": 0, "bitWidth": 2, "access": "read-write"}, {"name": "FSLSS", "description": "FS- and LS-only support", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}]}}, {"name": "HFIR", "displayName": "HFIR", "description": "OTG_FS Host frame intervalregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 60000, "fields": {"field": {"name": "FRIVL", "description": "Frame interval", "bitOffset": 0, "bitWidth": 16}}}, {"name": "HFNUM", "displayName": "HFNUM", "description": "OTG_FS host frame number/frame timeremaining register (OTG_FS_HFNUM)", "addressOffset": 8, "size": 32, "access": "read-only", "resetValue": 16383, "fields": {"field": [{"name": "FRNUM", "description": "Frame number", "bitOffset": 0, "bitWidth": 16}, {"name": "FTREM", "description": "Frame time remaining", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "HPTXSTS", "displayName": "HPTXSTS", "description": "OTG_FS_Host periodic transmit FIFO/queuestatus register (OTG_FS_HPTXSTS)", "addressOffset": 16, "size": 32, "resetValue": 524544, "fields": {"field": [{"name": "PTXFSAVL", "description": "Periodic transmit data FIFO spaceavailable", "bitOffset": 0, "bitWidth": 16, "access": "read-write"}, {"name": "PTXQSAV", "description": "Periodic transmit request queue spaceavailable", "bitOffset": 16, "bitWidth": 8, "access": "read-only"}, {"name": "PTXQTOP", "description": "Top of the periodic transmit requestqueue", "bitOffset": 24, "bitWidth": 8, "access": "read-only"}]}}, {"name": "HAINT", "displayName": "HAINT", "description": "OTG_FS Host all channels interruptregister", "addressOffset": 20, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "HAINT", "description": "Channel interrupts", "bitOffset": 0, "bitWidth": 16}}}, {"name": "HAINTMSK", "displayName": "HAINTMSK", "description": "OTG_FS host all channels interrupt maskregister", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "HAINTM", "description": "Channel interrupt mask", "bitOffset": 0, "bitWidth": 16}}}, {"name": "HPRT", "displayName": "HPRT", "description": "OTG_FS host port control and status register(OTG_FS_HPRT)", "addressOffset": 64, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "PCSTS", "description": "Port connect status", "bitOffset": 0, "bitWidth": 1, "access": "read-only"}, {"name": "PCDET", "description": "Port connect detected", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "PENA", "description": "Port enable", "bitOffset": 2, "bitWidth": 1, "access": "read-write"}, {"name": "PENCHNG", "description": "Port enable/disable change", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "POCA", "description": "Port overcurrent active", "bitOffset": 4, "bitWidth": 1, "access": "read-only"}, {"name": "POCCHNG", "description": "Port overcurrent change", "bitOffset": 5, "bitWidth": 1, "access": "read-write"}, {"name": "PRES", "description": "Port resume", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "PSUSP", "description": "Port suspend", "bitOffset": 7, "bitWidth": 1, "access": "read-write"}, {"name": "PRST", "description": "Port reset", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "PLSTS", "description": "Port line status", "bitOffset": 10, "bitWidth": 2, "access": "read-only"}, {"name": "PPWR", "description": "Port power", "bitOffset": 12, "bitWidth": 1, "access": "read-write"}, {"name": "PTCTL", "description": "Port test control", "bitOffset": 13, "bitWidth": 4, "access": "read-write"}, {"name": "PSPD", "description": "Port speed", "bitOffset": 17, "bitWidth": 2, "access": "read-only"}]}}, {"name": "HCCHAR0", "displayName": "HCCHAR0", "description": "OTG_FS host channel-0 characteristicsregister (OTG_FS_HCCHAR0)", "addressOffset": 256, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR1", "displayName": "HCCHAR1", "description": "OTG_FS host channel-1 characteristicsregister (OTG_FS_HCCHAR1)", "addressOffset": 288, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR2", "displayName": "HCCHAR2", "description": "OTG_FS host channel-2 characteristicsregister (OTG_FS_HCCHAR2)", "addressOffset": 320, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR3", "displayName": "HCCHAR3", "description": "OTG_FS host channel-3 characteristicsregister (OTG_FS_HCCHAR3)", "addressOffset": 352, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR4", "displayName": "HCCHAR4", "description": "OTG_FS host channel-4 characteristicsregister (OTG_FS_HCCHAR4)", "addressOffset": 384, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR5", "displayName": "HCCHAR5", "description": "OTG_FS host channel-5 characteristicsregister (OTG_FS_HCCHAR5)", "addressOffset": 416, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR6", "displayName": "HCCHAR6", "description": "OTG_FS host channel-6 characteristicsregister (OTG_FS_HCCHAR6)", "addressOffset": 448, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCCHAR7", "displayName": "HCCHAR7", "description": "OTG_FS host channel-7 characteristicsregister (OTG_FS_HCCHAR7)", "addressOffset": 480, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 11}, {"name": "EPNUM", "description": "Endpoint number", "bitOffset": 11, "bitWidth": 4}, {"name": "EPDIR", "description": "Endpoint direction", "bitOffset": 15, "bitWidth": 1}, {"name": "LSDEV", "description": "Low-speed device", "bitOffset": 17, "bitWidth": 1}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2}, {"name": "MCNT", "description": "Multicount", "bitOffset": 20, "bitWidth": 2}, {"name": "DAD", "description": "Device address", "bitOffset": 22, "bitWidth": 7}, {"name": "ODDFRM", "description": "Odd frame", "bitOffset": 29, "bitWidth": 1}, {"name": "CHDIS", "description": "Channel disable", "bitOffset": 30, "bitWidth": 1}, {"name": "CHENA", "description": "Channel enable", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "HCINT0", "displayName": "HCINT0", "description": "OTG_FS host channel-0 interrupt register(OTG_FS_HCINT0)", "addressOffset": 264, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT1", "displayName": "HCINT1", "description": "OTG_FS host channel-1 interrupt register(OTG_FS_HCINT1)", "addressOffset": 296, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT2", "displayName": "HCINT2", "description": "OTG_FS host channel-2 interrupt register(OTG_FS_HCINT2)", "addressOffset": 328, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT3", "displayName": "HCINT3", "description": "OTG_FS host channel-3 interrupt register(OTG_FS_HCINT3)", "addressOffset": 360, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT4", "displayName": "HCINT4", "description": "OTG_FS host channel-4 interrupt register(OTG_FS_HCINT4)", "addressOffset": 392, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT5", "displayName": "HCINT5", "description": "OTG_FS host channel-5 interrupt register(OTG_FS_HCINT5)", "addressOffset": 424, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT6", "displayName": "HCINT6", "description": "OTG_FS host channel-6 interrupt register(OTG_FS_HCINT6)", "addressOffset": 456, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINT7", "displayName": "HCINT7", "description": "OTG_FS host channel-7 interrupt register(OTG_FS_HCINT7)", "addressOffset": 488, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRC", "description": "Transfer completed", "bitOffset": 0, "bitWidth": 1}, {"name": "CHH", "description": "Channel halted", "bitOffset": 1, "bitWidth": 1}, {"name": "STALL", "description": "STALL response receivedinterrupt", "bitOffset": 3, "bitWidth": 1}, {"name": "NAK", "description": "NAK response receivedinterrupt", "bitOffset": 4, "bitWidth": 1}, {"name": "ACK", "description": "ACK response received/transmittedinterrupt", "bitOffset": 5, "bitWidth": 1}, {"name": "TXERR", "description": "Transaction error", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERR", "description": "Babble error", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMOR", "description": "Frame overrun", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERR", "description": "Data toggle error", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK0", "displayName": "HCINTMSK0", "description": "OTG_FS host channel-0 mask register(OTG_FS_HCINTMSK0)", "addressOffset": 268, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK1", "displayName": "HCINTMSK1", "description": "OTG_FS host channel-1 mask register(OTG_FS_HCINTMSK1)", "addressOffset": 300, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK2", "displayName": "HCINTMSK2", "description": "OTG_FS host channel-2 mask register(OTG_FS_HCINTMSK2)", "addressOffset": 332, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK3", "displayName": "HCINTMSK3", "description": "OTG_FS host channel-3 mask register(OTG_FS_HCINTMSK3)", "addressOffset": 364, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK4", "displayName": "HCINTMSK4", "description": "OTG_FS host channel-4 mask register(OTG_FS_HCINTMSK4)", "addressOffset": 396, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK5", "displayName": "HCINTMSK5", "description": "OTG_FS host channel-5 mask register(OTG_FS_HCINTMSK5)", "addressOffset": 428, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK6", "displayName": "HCINTMSK6", "description": "OTG_FS host channel-6 mask register(OTG_FS_HCINTMSK6)", "addressOffset": 460, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCINTMSK7", "displayName": "HCINTMSK7", "description": "OTG_FS host channel-7 mask register(OTG_FS_HCINTMSK7)", "addressOffset": 492, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed mask", "bitOffset": 0, "bitWidth": 1}, {"name": "CHHM", "description": "Channel halted mask", "bitOffset": 1, "bitWidth": 1}, {"name": "STALLM", "description": "STALL response received interruptmask", "bitOffset": 3, "bitWidth": 1}, {"name": "NAKM", "description": "NAK response received interruptmask", "bitOffset": 4, "bitWidth": 1}, {"name": "ACKM", "description": "ACK response received/transmittedinterrupt mask", "bitOffset": 5, "bitWidth": 1}, {"name": "NYET", "description": "response received interruptmask", "bitOffset": 6, "bitWidth": 1}, {"name": "TXERRM", "description": "Transaction error mask", "bitOffset": 7, "bitWidth": 1}, {"name": "BBERRM", "description": "Babble error mask", "bitOffset": 8, "bitWidth": 1}, {"name": "FRMORM", "description": "Frame overrun mask", "bitOffset": 9, "bitWidth": 1}, {"name": "DTERRM", "description": "Data toggle error mask", "bitOffset": 10, "bitWidth": 1}]}}, {"name": "HCTSIZ0", "displayName": "HCTSIZ0", "description": "OTG_FS host channel-0 transfer sizeregister", "addressOffset": 272, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ1", "displayName": "HCTSIZ1", "description": "OTG_FS host channel-1 transfer sizeregister", "addressOffset": 304, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ2", "displayName": "HCTSIZ2", "description": "OTG_FS host channel-2 transfer sizeregister", "addressOffset": 336, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ3", "displayName": "HCTSIZ3", "description": "OTG_FS host channel-3 transfer sizeregister", "addressOffset": 368, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ4", "displayName": "HCTSIZ4", "description": "OTG_FS host channel-x transfer sizeregister", "addressOffset": 400, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ5", "displayName": "HCTSIZ5", "description": "OTG_FS host channel-5 transfer sizeregister", "addressOffset": 432, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ6", "displayName": "HCTSIZ6", "description": "OTG_FS host channel-6 transfer sizeregister", "addressOffset": 464, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}, {"name": "HCTSIZ7", "displayName": "HCTSIZ7", "description": "OTG_FS host channel-7 transfer sizeregister", "addressOffset": 496, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "DPID", "description": "Data PID", "bitOffset": 29, "bitWidth": 2}]}}]}}, {"name": "OTG_FS_DEVICE", "description": "USB on the go full speed", "groupName": "USB_OTG_FS", "baseAddress": 1342179328, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "DCFG", "displayName": "DCFG", "description": "OTG_FS device configuration register(OTG_FS_DCFG)", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 35651584, "fields": {"field": [{"name": "DSPD", "description": "Device speed", "bitOffset": 0, "bitWidth": 2}, {"name": "NZLSOHSK", "description": "Non-zero-length status OUThandshake", "bitOffset": 2, "bitWidth": 1}, {"name": "DAD", "description": "Device address", "bitOffset": 4, "bitWidth": 7}, {"name": "PFIVL", "description": "Periodic frame interval", "bitOffset": 11, "bitWidth": 2}]}}, {"name": "DCTL", "displayName": "DCTL", "description": "OTG_FS device control register(OTG_FS_DCTL)", "addressOffset": 4, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "RWUSIG", "description": "Remote wakeup signaling", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}, {"name": "SDIS", "description": "Soft disconnect", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "GINSTS", "description": "Global IN NAK status", "bitOffset": 2, "bitWidth": 1, "access": "read-only"}, {"name": "GONSTS", "description": "Global OUT NAK status", "bitOffset": 3, "bitWidth": 1, "access": "read-only"}, {"name": "TCTL", "description": "Test control", "bitOffset": 4, "bitWidth": 3, "access": "read-write"}, {"name": "SGINAK", "description": "Set global IN NAK", "bitOffset": 7, "bitWidth": 1, "access": "read-write"}, {"name": "CGINAK", "description": "Clear global IN NAK", "bitOffset": 8, "bitWidth": 1, "access": "read-write"}, {"name": "SGONAK", "description": "Set global OUT NAK", "bitOffset": 9, "bitWidth": 1, "access": "read-write"}, {"name": "CGONAK", "description": "Clear global OUT NAK", "bitOffset": 10, "bitWidth": 1, "access": "read-write"}, {"name": "POPRGDNE", "description": "Power-on programming done", "bitOffset": 11, "bitWidth": 1, "access": "read-write"}]}}, {"name": "DSTS", "displayName": "DSTS", "description": "OTG_FS device status register(OTG_FS_DSTS)", "addressOffset": 8, "size": 32, "access": "read-only", "resetValue": 16, "fields": {"field": [{"name": "SUSPSTS", "description": "Suspend status", "bitOffset": 0, "bitWidth": 1}, {"name": "ENUMSPD", "description": "Enumerated speed", "bitOffset": 1, "bitWidth": 2}, {"name": "EERR", "description": "Erratic error", "bitOffset": 3, "bitWidth": 1}, {"name": "FNSOF", "description": "Frame number of the receivedSOF", "bitOffset": 8, "bitWidth": 14}]}}, {"name": "DIEPMSK", "displayName": "DIEPMSK", "description": "OTG_FS device IN endpoint common interruptmask register (OTG_FS_DIEPMSK)", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed interruptmask", "bitOffset": 0, "bitWidth": 1}, {"name": "EPDM", "description": "Endpoint disabled interruptmask", "bitOffset": 1, "bitWidth": 1}, {"name": "TOM", "description": "Timeout condition mask (Non-isochronousendpoints)", "bitOffset": 3, "bitWidth": 1}, {"name": "ITTXFEMSK", "description": "IN token received when TxFIFO emptymask", "bitOffset": 4, "bitWidth": 1}, {"name": "INEPNMM", "description": "IN token received with EP mismatchmask", "bitOffset": 5, "bitWidth": 1}, {"name": "INEPNEM", "description": "IN endpoint NAK effectivemask", "bitOffset": 6, "bitWidth": 1}]}}, {"name": "DOEPMSK", "displayName": "DOEPMSK", "description": "OTG_FS device OUT endpoint common interruptmask register (OTG_FS_DOEPMSK)", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "XFRCM", "description": "Transfer completed interruptmask", "bitOffset": 0, "bitWidth": 1}, {"name": "EPDM", "description": "Endpoint disabled interruptmask", "bitOffset": 1, "bitWidth": 1}, {"name": "STUPM", "description": "SETUP phase done mask", "bitOffset": 3, "bitWidth": 1}, {"name": "OTEPDM", "description": "OUT token received when endpointdisabled mask", "bitOffset": 4, "bitWidth": 1}]}}, {"name": "DAINT", "displayName": "DAINT", "description": "OTG_FS device all endpoints interruptregister (OTG_FS_DAINT)", "addressOffset": 24, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "IEPINT", "description": "IN endpoint interrupt bits", "bitOffset": 0, "bitWidth": 16}, {"name": "OEPINT", "description": "OUT endpoint interruptbits", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "DAINTMSK", "displayName": "DAINTMSK", "description": "OTG_FS all endpoints interrupt mask register(OTG_FS_DAINTMSK)", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IEPM", "description": "IN EP interrupt mask bits", "bitOffset": 0, "bitWidth": 16}, {"name": "OEPINT", "description": "OUT endpoint interruptbits", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "DVBUSDIS", "displayName": "DVBUSDIS", "description": "OTG_FS device VBUS discharge timeregister", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 6103, "fields": {"field": {"name": "VBUSDT", "description": "Device VBUS discharge time", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DVBUSPULSE", "displayName": "DVBUSPULSE", "description": "OTG_FS device VBUS pulsing timeregister", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 1464, "fields": {"field": {"name": "DVBUSP", "description": "Device VBUS pulsing time", "bitOffset": 0, "bitWidth": 12}}}, {"name": "DIEPEMPMSK", "displayName": "DIEPEMPMSK", "description": "OTG_FS device IN endpoint FIFO emptyinterrupt mask register", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "INEPTXFEM", "description": "IN EP Tx FIFO empty interrupt maskbits", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DIEPCTL0", "displayName": "DIEPCTL0", "description": "OTG_FS device control IN endpoint 0 controlregister (OTG_FS_DIEPCTL0)", "addressOffset": 256, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "MPSIZ", "description": "Maximum packet size", "bitOffset": 0, "bitWidth": 2, "access": "read-write"}, {"name": "USBAEP", "description": "USB active endpoint", "bitOffset": 15, "bitWidth": 1, "access": "read-only"}, {"name": "NAKSTS", "description": "NAK status", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EPTYP", "description": "Endpoint type", "bitOffset": 18, "bitWidth": 2, "access": "read-only"}, {"name": "STALL", "description": "STALL handshake", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "TXFNUM", "description": "TxFIFO number", "bitOffset": 22, "bitWidth": 4, "access": "read-write"}, {"name": "CNAK", "description": "Clear NAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "Set NAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "EPDIS", "description": "Endpoint disable", "bitOffset": 30, "bitWidth": 1, "access": "read-only"}, {"name": "EPENA", "description": "Endpoint enable", "bitOffset": 31, "bitWidth": 1, "access": "read-only"}]}}, {"name": "DIEPCTL1", "displayName": "DIEPCTL1", "description": "OTG device endpoint-1 controlregister", "addressOffset": 288, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "SODDFRM_SD1PID", "description": "SODDFRM/SD1PID", "bitOffset": 29, "bitWidth": 1, "access": "write-only"}, {"name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM", "bitOffset": 28, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "TXFNUM", "description": "TXFNUM", "bitOffset": 22, "bitWidth": 4, "access": "read-write"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-write"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EONUM_DPID", "description": "EONUM/DPID", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 11, "access": "read-write"}]}}, {"name": "DIEPCTL2", "displayName": "DIEPCTL2", "description": "OTG device endpoint-2 controlregister", "addressOffset": 320, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "SODDFRM", "description": "SODDFRM", "bitOffset": 29, "bitWidth": 1, "access": "write-only"}, {"name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM", "bitOffset": 28, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "TXFNUM", "description": "TXFNUM", "bitOffset": 22, "bitWidth": 4, "access": "read-write"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-write"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EONUM_DPID", "description": "EONUM/DPID", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 11, "access": "read-write"}]}}, {"name": "DIEPCTL3", "displayName": "DIEPCTL3", "description": "OTG device endpoint-3 controlregister", "addressOffset": 352, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "SODDFRM", "description": "SODDFRM", "bitOffset": 29, "bitWidth": 1, "access": "write-only"}, {"name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM", "bitOffset": 28, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "TXFNUM", "description": "TXFNUM", "bitOffset": 22, "bitWidth": 4, "access": "read-write"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-write"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EONUM_DPID", "description": "EONUM/DPID", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 11, "access": "read-write"}]}}, {"name": "DOEPCTL0", "displayName": "DOEPCTL0", "description": "device endpoint-0 controlregister", "addressOffset": 768, "size": 32, "resetValue": 32768, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "write-only"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "SNPM", "description": "SNPM", "bitOffset": 20, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-only"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-only"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 2, "access": "read-only"}]}}, {"name": "DOEPCTL1", "displayName": "DOEPCTL1", "description": "device endpoint-1 controlregister", "addressOffset": 800, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "SODDFRM", "description": "SODDFRM", "bitOffset": 29, "bitWidth": 1, "access": "write-only"}, {"name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM", "bitOffset": 28, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "SNPM", "description": "SNPM", "bitOffset": 20, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-write"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EONUM_DPID", "description": "EONUM/DPID", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 11, "access": "read-write"}]}}, {"name": "DOEPCTL2", "displayName": "DOEPCTL2", "description": "device endpoint-2 controlregister", "addressOffset": 832, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "SODDFRM", "description": "SODDFRM", "bitOffset": 29, "bitWidth": 1, "access": "write-only"}, {"name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM", "bitOffset": 28, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "SNPM", "description": "SNPM", "bitOffset": 20, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-write"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EONUM_DPID", "description": "EONUM/DPID", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 11, "access": "read-write"}]}}, {"name": "DOEPCTL3", "displayName": "DOEPCTL3", "description": "device endpoint-3 controlregister", "addressOffset": 864, "size": 32, "resetValue": 0, "fields": {"field": [{"name": "EPENA", "description": "EPENA", "bitOffset": 31, "bitWidth": 1, "access": "read-write"}, {"name": "EPDIS", "description": "EPDIS", "bitOffset": 30, "bitWidth": 1, "access": "read-write"}, {"name": "SODDFRM", "description": "SODDFRM", "bitOffset": 29, "bitWidth": 1, "access": "write-only"}, {"name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM", "bitOffset": 28, "bitWidth": 1, "access": "write-only"}, {"name": "SNAK", "description": "SNAK", "bitOffset": 27, "bitWidth": 1, "access": "write-only"}, {"name": "CNAK", "description": "CNAK", "bitOffset": 26, "bitWidth": 1, "access": "write-only"}, {"name": "Stall", "description": "Stall", "bitOffset": 21, "bitWidth": 1, "access": "read-write"}, {"name": "SNPM", "description": "SNPM", "bitOffset": 20, "bitWidth": 1, "access": "read-write"}, {"name": "EPTYP", "description": "EPTYP", "bitOffset": 18, "bitWidth": 2, "access": "read-write"}, {"name": "NAKSTS", "description": "NAKSTS", "bitOffset": 17, "bitWidth": 1, "access": "read-only"}, {"name": "EONUM_DPID", "description": "EONUM/DPID", "bitOffset": 16, "bitWidth": 1, "access": "read-only"}, {"name": "USBAEP", "description": "USBAEP", "bitOffset": 15, "bitWidth": 1, "access": "read-write"}, {"name": "MPSIZ", "description": "MPSIZ", "bitOffset": 0, "bitWidth": 11, "access": "read-write"}]}}, {"name": "DIEPINT0", "displayName": "DIEPINT0", "description": "device endpoint-x interruptregister", "addressOffset": 264, "size": 32, "resetValue": 128, "fields": {"field": [{"name": "TXFE", "description": "TXFE", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "INEPNE", "description": "INEPNE", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "ITTXFE", "description": "ITTXFE", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "TOC", "description": "TOC", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}]}}, {"name": "DIEPINT1", "displayName": "DIEPINT1", "description": "device endpoint-1 interruptregister", "addressOffset": 296, "size": 32, "resetValue": 128, "fields": {"field": [{"name": "TXFE", "description": "TXFE", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "INEPNE", "description": "INEPNE", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "ITTXFE", "description": "ITTXFE", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "TOC", "description": "TOC", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}]}}, {"name": "DIEPINT2", "displayName": "DIEPINT2", "description": "device endpoint-2 interruptregister", "addressOffset": 328, "size": 32, "resetValue": 128, "fields": {"field": [{"name": "TXFE", "description": "TXFE", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "INEPNE", "description": "INEPNE", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "ITTXFE", "description": "ITTXFE", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "TOC", "description": "TOC", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}]}}, {"name": "DIEPINT3", "displayName": "DIEPINT3", "description": "device endpoint-3 interruptregister", "addressOffset": 360, "size": 32, "resetValue": 128, "fields": {"field": [{"name": "TXFE", "description": "TXFE", "bitOffset": 7, "bitWidth": 1, "access": "read-only"}, {"name": "INEPNE", "description": "INEPNE", "bitOffset": 6, "bitWidth": 1, "access": "read-write"}, {"name": "ITTXFE", "description": "ITTXFE", "bitOffset": 4, "bitWidth": 1, "access": "read-write"}, {"name": "TOC", "description": "TOC", "bitOffset": 3, "bitWidth": 1, "access": "read-write"}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1, "access": "read-write"}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1, "access": "read-write"}]}}, {"name": "DOEPINT0", "displayName": "DOEPINT0", "description": "device endpoint-0 interruptregister", "addressOffset": 776, "size": 32, "access": "read-write", "resetValue": 128, "fields": {"field": [{"name": "B2BSTUP", "description": "B2BSTUP", "bitOffset": 6, "bitWidth": 1}, {"name": "OTEPDIS", "description": "OTEPDIS", "bitOffset": 4, "bitWidth": 1}, {"name": "STUP", "description": "STUP", "bitOffset": 3, "bitWidth": 1}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DOEPINT1", "displayName": "DOEPINT1", "description": "device endpoint-1 interruptregister", "addressOffset": 808, "size": 32, "access": "read-write", "resetValue": 128, "fields": {"field": [{"name": "B2BSTUP", "description": "B2BSTUP", "bitOffset": 6, "bitWidth": 1}, {"name": "OTEPDIS", "description": "OTEPDIS", "bitOffset": 4, "bitWidth": 1}, {"name": "STUP", "description": "STUP", "bitOffset": 3, "bitWidth": 1}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DOEPINT2", "displayName": "DOEPINT2", "description": "device endpoint-2 interruptregister", "addressOffset": 840, "size": 32, "access": "read-write", "resetValue": 128, "fields": {"field": [{"name": "B2BSTUP", "description": "B2BSTUP", "bitOffset": 6, "bitWidth": 1}, {"name": "OTEPDIS", "description": "OTEPDIS", "bitOffset": 4, "bitWidth": 1}, {"name": "STUP", "description": "STUP", "bitOffset": 3, "bitWidth": 1}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DOEPINT3", "displayName": "DOEPINT3", "description": "device endpoint-3 interruptregister", "addressOffset": 872, "size": 32, "access": "read-write", "resetValue": 128, "fields": {"field": [{"name": "B2BSTUP", "description": "B2BSTUP", "bitOffset": 6, "bitWidth": 1}, {"name": "OTEPDIS", "description": "OTEPDIS", "bitOffset": 4, "bitWidth": 1}, {"name": "STUP", "description": "STUP", "bitOffset": 3, "bitWidth": 1}, {"name": "EPDISD", "description": "EPDISD", "bitOffset": 1, "bitWidth": 1}, {"name": "XFRC", "description": "XFRC", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DIEPTSIZ0", "displayName": "DIEPTSIZ0", "description": "device endpoint-0 transfer sizeregister", "addressOffset": 272, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 2}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 7}]}}, {"name": "DOEPTSIZ0", "displayName": "DOEPTSIZ0", "description": "device OUT endpoint-0 transfer sizeregister", "addressOffset": 784, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "STUPCNT", "description": "SETUP packet count", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 1}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 7}]}}, {"name": "DIEPTSIZ1", "displayName": "DIEPTSIZ1", "description": "device endpoint-1 transfer sizeregister", "addressOffset": 304, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MCNT", "description": "Multi count", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}]}}, {"name": "DIEPTSIZ2", "displayName": "DIEPTSIZ2", "description": "device endpoint-2 transfer sizeregister", "addressOffset": 336, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MCNT", "description": "Multi count", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}]}}, {"name": "DIEPTSIZ3", "displayName": "DIEPTSIZ3", "description": "device endpoint-3 transfer sizeregister", "addressOffset": 368, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MCNT", "description": "Multi count", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}]}}, {"name": "DTXFSTS0", "displayName": "DTXFSTS0", "description": "OTG_FS device IN endpoint transmit FIFOstatus register", "addressOffset": 280, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "INEPTFSAV", "description": "IN endpoint TxFIFO spaceavailable", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DTXFSTS1", "displayName": "DTXFSTS1", "description": "OTG_FS device IN endpoint transmit FIFOstatus register", "addressOffset": 312, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "INEPTFSAV", "description": "IN endpoint TxFIFO spaceavailable", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DTXFSTS2", "displayName": "DTXFSTS2", "description": "OTG_FS device IN endpoint transmit FIFOstatus register", "addressOffset": 344, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "INEPTFSAV", "description": "IN endpoint TxFIFO spaceavailable", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DTXFSTS3", "displayName": "DTXFSTS3", "description": "OTG_FS device IN endpoint transmit FIFOstatus register", "addressOffset": 376, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": {"name": "INEPTFSAV", "description": "IN endpoint TxFIFO spaceavailable", "bitOffset": 0, "bitWidth": 16}}}, {"name": "DOEPTSIZ1", "displayName": "DOEPTSIZ1", "description": "device OUT endpoint-1 transfer sizeregister", "addressOffset": 816, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packetcount", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}]}}, {"name": "DOEPTSIZ2", "displayName": "DOEPTSIZ2", "description": "device OUT endpoint-2 transfer sizeregister", "addressOffset": 848, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packetcount", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}]}}, {"name": "DOEPTSIZ3", "displayName": "DOEPTSIZ3", "description": "device OUT endpoint-3 transfer sizeregister", "addressOffset": 880, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packetcount", "bitOffset": 29, "bitWidth": 2}, {"name": "PKTCNT", "description": "Packet count", "bitOffset": 19, "bitWidth": 10}, {"name": "XFRSIZ", "description": "Transfer size", "bitOffset": 0, "bitWidth": 19}]}}]}}, {"name": "OTG_FS_PWRCLK", "description": "USB on the go full speed", "groupName": "USB_OTG_FS", "baseAddress": 1342180864, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": {"name": "PCGCCTL", "displayName": "PCGCCTL", "description": "OTG_FS power and clock gating controlregister (OTG_FS_PCGCCTL)", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "STPPCLK", "description": "Stop PHY clock", "bitOffset": 0, "bitWidth": 1}, {"name": "GATEHCLK", "description": "Gate HCLK", "bitOffset": 1, "bitWidth": 1}, {"name": "PHYSUSP", "description": "PHY Suspended", "bitOffset": 4, "bitWidth": 1}]}}}}, {"name": "QUADSPI", "description": "QuadSPI interface", "groupName": "QUADSPI", "baseAddress": 2684358656, "addressBlock": {"offset": 0, "size": 1024, "usage": "registers"}, "registers": {"register": [{"name": "CR", "displayName": "CR", "description": "control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PRESCALER", "description": "Clock prescaler", "bitOffset": 24, "bitWidth": 8}, {"name": "PMM", "description": "Polling match mode", "bitOffset": 23, "bitWidth": 1}, {"name": "APMS", "description": "Automatic poll mode stop", "bitOffset": 22, "bitWidth": 1}, {"name": "TOIE", "description": "TimeOut interrupt enable", "bitOffset": 20, "bitWidth": 1}, {"name": "SMIE", "description": "Status match interruptenable", "bitOffset": 19, "bitWidth": 1}, {"name": "FTIE", "description": "FIFO threshold interruptenable", "bitOffset": 18, "bitWidth": 1}, {"name": "TCIE", "description": "Transfer complete interruptenable", "bitOffset": 17, "bitWidth": 1}, {"name": "TEIE", "description": "Transfer error interruptenable", "bitOffset": 16, "bitWidth": 1}, {"name": "FTHRES", "description": "IFO threshold level", "bitOffset": 8, "bitWidth": 5}, {"name": "FSEL", "description": "FLASH memory selection", "bitOffset": 7, "bitWidth": 1}, {"name": "DFM", "description": "Dual-flash mode", "bitOffset": 6, "bitWidth": 1}, {"name": "SSHIFT", "description": "Sample shift", "bitOffset": 4, "bitWidth": 1}, {"name": "TCEN", "description": "Timeout counter enable", "bitOffset": 3, "bitWidth": 1}, {"name": "DMAEN", "description": "DMA enable", "bitOffset": 2, "bitWidth": 1}, {"name": "ABORT", "description": "Abort request", "bitOffset": 1, "bitWidth": 1}, {"name": "EN", "description": "Enable", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DCR", "displayName": "DCR", "description": "device configuration register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "FSIZE", "description": "FLASH memory size", "bitOffset": 16, "bitWidth": 5}, {"name": "CSHT", "description": "Chip select high time", "bitOffset": 8, "bitWidth": 3}, {"name": "CKMODE", "description": "Mode 0 / mode 3", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "SR", "displayName": "SR", "description": "status register", "addressOffset": 8, "size": 32, "access": "read-only", "resetValue": 0, "fields": {"field": [{"name": "FLEVEL", "description": "FIFO level", "bitOffset": 8, "bitWidth": 7}, {"name": "BUSY", "description": "Busy", "bitOffset": 5, "bitWidth": 1}, {"name": "TOF", "description": "Timeout flag", "bitOffset": 4, "bitWidth": 1}, {"name": "SMF", "description": "Status match flag", "bitOffset": 3, "bitWidth": 1}, {"name": "FTF", "description": "FIFO threshold flag", "bitOffset": 2, "bitWidth": 1}, {"name": "TCF", "description": "Transfer complete flag", "bitOffset": 1, "bitWidth": 1}, {"name": "TEF", "description": "Transfer error flag", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "FCR", "displayName": "FCR", "description": "flag clear register", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "CTOF", "description": "Clear timeout flag", "bitOffset": 4, "bitWidth": 1}, {"name": "CSMF", "description": "Clear status match flag", "bitOffset": 3, "bitWidth": 1}, {"name": "CTCF", "description": "Clear transfer completeflag", "bitOffset": 1, "bitWidth": 1}, {"name": "CTEF", "description": "Clear transfer error flag", "bitOffset": 0, "bitWidth": 1}]}}, {"name": "DLR", "displayName": "DLR", "description": "data length register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DL", "description": "Data length", "bitOffset": 0, "bitWidth": 32}}}, {"name": "CCR", "displayName": "CCR", "description": "communication configurationregister", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DDRM", "description": "Double data rate mode", "bitOffset": 31, "bitWidth": 1}, {"name": "DHHC", "description": "DDR hold half cycle", "bitOffset": 30, "bitWidth": 1}, {"name": "SIOO", "description": "Send instruction only oncemode", "bitOffset": 28, "bitWidth": 1}, {"name": "FMODE", "description": "Functional mode", "bitOffset": 26, "bitWidth": 2}, {"name": "DMODE", "description": "Data mode", "bitOffset": 24, "bitWidth": 2}, {"name": "DCYC", "description": "Number of dummy cycles", "bitOffset": 18, "bitWidth": 5}, {"name": "ABSIZE", "description": "Alternate bytes size", "bitOffset": 16, "bitWidth": 2}, {"name": "ABMODE", "description": "Alternate bytes mode", "bitOffset": 14, "bitWidth": 2}, {"name": "ADSIZE", "description": "Address size", "bitOffset": 12, "bitWidth": 2}, {"name": "ADMODE", "description": "Address mode", "bitOffset": 10, "bitWidth": 2}, {"name": "IMODE", "description": "Instruction mode", "bitOffset": 8, "bitWidth": 2}, {"name": "INSTRUCTION", "description": "Instruction", "bitOffset": 0, "bitWidth": 8}]}}, {"name": "AR", "displayName": "AR", "description": "address register", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ADDRESS", "description": "Address", "bitOffset": 0, "bitWidth": 32}}}, {"name": "ABR", "displayName": "ABR", "description": "ABR", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ALTERNATE", "description": "ALTERNATE", "bitOffset": 0, "bitWidth": 32}}}, {"name": "DR", "displayName": "DR", "description": "data register", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "DATA", "description": "Data", "bitOffset": 0, "bitWidth": 32}}}, {"name": "PSMKR", "displayName": "PSMKR", "description": "polling status mask register", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "MASK", "description": "Status mask", "bitOffset": 0, "bitWidth": 32}}}, {"name": "PSMAR", "displayName": "PSMAR", "description": "polling status match register", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "MATCH", "description": "Status match", "bitOffset": 0, "bitWidth": 32}}}, {"name": "PIR", "displayName": "PIR", "description": "polling interval register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "INTERVAL", "description": "Polling interval", "bitOffset": 0, "bitWidth": 16}}}, {"name": "LPTR", "displayName": "LPTR", "description": "low-power timeout register", "addressOffset": 48, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "TIMEOUT", "description": "Timeout period", "bitOffset": 0, "bitWidth": 16}}}]}}, {"name": "FPU", "description": "Floting point unit", "groupName": "FPU", "baseAddress": 3758157620, "addressBlock": {"offset": 0, "size": 13, "usage": "registers"}, "registers": {"register": [{"name": "FPCCR", "displayName": "FPCCR", "description": "Floating-point context controlregister", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "LSPACT", "description": "LSPACT", "bitOffset": 0, "bitWidth": 1}, {"name": "USER", "description": "USER", "bitOffset": 1, "bitWidth": 1}, {"name": "THREAD", "description": "THREAD", "bitOffset": 3, "bitWidth": 1}, {"name": "HFRDY", "description": "HFRDY", "bitOffset": 4, "bitWidth": 1}, {"name": "MMRDY", "description": "MMRDY", "bitOffset": 5, "bitWidth": 1}, {"name": "BFRDY", "description": "BFRDY", "bitOffset": 6, "bitWidth": 1}, {"name": "MONRDY", "description": "MONRDY", "bitOffset": 8, "bitWidth": 1}, {"name": "LSPEN", "description": "LSPEN", "bitOffset": 30, "bitWidth": 1}, {"name": "ASPEN", "description": "ASPEN", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "FPCAR", "displayName": "FPCAR", "description": "Floating-point context addressregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "ADDRESS", "description": "Location of unpopulatedfloating-point", "bitOffset": 3, "bitWidth": 29}}}, {"name": "FPSCR", "displayName": "FPSCR", "description": "Floating-point status controlregister", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IOC", "description": "Invalid operation cumulative exceptionbit", "bitOffset": 0, "bitWidth": 1}, {"name": "DZC", "description": "Division by zero cumulative exceptionbit.", "bitOffset": 1, "bitWidth": 1}, {"name": "OFC", "description": "Overflow cumulative exceptionbit", "bitOffset": 2, "bitWidth": 1}, {"name": "UFC", "description": "Underflow cumulative exceptionbit", "bitOffset": 3, "bitWidth": 1}, {"name": "IXC", "description": "Inexact cumulative exceptionbit", "bitOffset": 4, "bitWidth": 1}, {"name": "IDC", "description": "Input denormal cumulative exceptionbit.", "bitOffset": 7, "bitWidth": 1}, {"name": "RMode", "description": "Rounding Mode controlfield", "bitOffset": 22, "bitWidth": 2}, {"name": "FZ", "description": "Flush-to-zero mode controlbit:", "bitOffset": 24, "bitWidth": 1}, {"name": "DN", "description": "Default NaN mode controlbit", "bitOffset": 25, "bitWidth": 1}, {"name": "AHP", "description": "Alternative half-precision controlbit", "bitOffset": 26, "bitWidth": 1}, {"name": "V", "description": "Overflow condition codeflag", "bitOffset": 28, "bitWidth": 1}, {"name": "C", "description": "Carry condition code flag", "bitOffset": 29, "bitWidth": 1}, {"name": "Z", "description": "Zero condition code flag", "bitOffset": 30, "bitWidth": 1}, {"name": "N", "description": "Negative condition codeflag", "bitOffset": 31, "bitWidth": 1}]}}]}, "interrupt": {"name": "FPU", "description": "Floating point unit", "value": 81}}, {"name": "MPU", "description": "Memory protection unit", "groupName": "MPU", "baseAddress": 3758157200, "addressBlock": {"offset": 0, "size": 21, "usage": "registers"}, "registers": {"register": [{"name": "MPU_TYPER", "displayName": "MPU_TYPER", "description": "MPU type register", "addressOffset": 0, "size": 32, "access": "read-only", "resetValue": "0X00000800", "fields": {"field": [{"name": "SEPARATE", "description": "Separate flag", "bitOffset": 0, "bitWidth": 1}, {"name": "DREGION", "description": "Number of MPU data regions", "bitOffset": 8, "bitWidth": 8}, {"name": "IREGION", "description": "Number of MPU instructionregions", "bitOffset": 16, "bitWidth": 8}]}}, {"name": "MPU_CTRL", "displayName": "MPU_CTRL", "description": "MPU control register", "addressOffset": 4, "size": 32, "access": "read-only", "resetValue": "0X00000000", "fields": {"field": [{"name": "ENABLE", "description": "Enables the MPU", "bitOffset": 0, "bitWidth": 1}, {"name": "HFNMIENA", "description": "Enables the operation of MPU during hardfault", "bitOffset": 1, "bitWidth": 1}, {"name": "PRIVDEFENA", "description": "Enable priviliged software access todefault memory map", "bitOffset": 2, "bitWidth": 1}]}}, {"name": "MPU_RNR", "displayName": "MPU_RNR", "description": "MPU region number register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": {"name": "REGION", "description": "MPU region", "bitOffset": 0, "bitWidth": 8}}}, {"name": "MPU_RBAR", "displayName": "MPU_RBAR", "description": "MPU region base addressregister", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": [{"name": "REGION", "description": "MPU region field", "bitOffset": 0, "bitWidth": 4}, {"name": "VALID", "description": "MPU region number valid", "bitOffset": 4, "bitWidth": 1}, {"name": "ADDR", "description": "Region base address field", "bitOffset": 5, "bitWidth": 27}]}}, {"name": "MPU_RASR", "displayName": "MPU_RASR", "description": "MPU region attribute and sizeregister", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": [{"name": "ENABLE", "description": "Region enable bit.", "bitOffset": 0, "bitWidth": 1}, {"name": "SIZE", "description": "Size of the MPU protectionregion", "bitOffset": 1, "bitWidth": 5}, {"name": "SRD", "description": "Subregion disable bits", "bitOffset": 8, "bitWidth": 8}, {"name": "B", "description": "memory attribute", "bitOffset": 16, "bitWidth": 1}, {"name": "C", "description": "memory attribute", "bitOffset": 17, "bitWidth": 1}, {"name": "S", "description": "Shareable memory attribute", "bitOffset": 18, "bitWidth": 1}, {"name": "TEX", "description": "memory attribute", "bitOffset": 19, "bitWidth": 3}, {"name": "AP", "description": "Access permission", "bitOffset": 24, "bitWidth": 3}, {"name": "XN", "description": "Instruction access disablebit", "bitOffset": 28, "bitWidth": 1}]}}]}}, {"name": "STK", "description": "SysTick timer", "groupName": "STK", "baseAddress": 3758153744, "addressBlock": {"offset": 0, "size": 17, "usage": "registers"}, "registers": {"register": [{"name": "CTRL", "displayName": "CTRL", "description": "SysTick control and statusregister", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": [{"name": "ENABLE", "description": "Counter enable", "bitOffset": 0, "bitWidth": 1}, {"name": "TICKINT", "description": "SysTick exception requestenable", "bitOffset": 1, "bitWidth": 1}, {"name": "CLKSOURCE", "description": "Clock source selection", "bitOffset": 2, "bitWidth": 1}, {"name": "COUNTFLAG", "description": "COUNTFLAG", "bitOffset": 16, "bitWidth": 1}]}}, {"name": "LOAD", "displayName": "LOAD", "description": "SysTick reload value register", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": {"name": "RELOAD", "description": "RELOAD value", "bitOffset": 0, "bitWidth": 24}}}, {"name": "VAL", "displayName": "VAL", "description": "SysTick current value register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": {"name": "CURRENT", "description": "Current counter value", "bitOffset": 0, "bitWidth": 24}}}, {"name": "CALIB", "displayName": "CALIB", "description": "SysTick calibration valueregister", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": "0X00000000", "fields": {"field": [{"name": "TENMS", "description": "Calibration value", "bitOffset": 0, "bitWidth": 24}, {"name": "SKEW", "description": "SKEW flag: Indicates whether the TENMSvalue is exact", "bitOffset": 30, "bitWidth": 1}, {"name": "NOREF", "description": "NOREF flag. Reads as zero", "bitOffset": 31, "bitWidth": 1}]}}]}}, {"name": "SCB", "description": "System control block", "groupName": "SCB", "baseAddress": 3758157056, "addressBlock": {"offset": 0, "size": 65, "usage": "registers"}, "registers": {"register": [{"name": "CPUID", "displayName": "CPUID", "description": "CPUID base register", "addressOffset": 0, "size": 32, "access": "read-only", "resetValue": 1091551809, "fields": {"field": [{"name": "Revision", "description": "Revision number", "bitOffset": 0, "bitWidth": 4}, {"name": "PartNo", "description": "Part number of theprocessor", "bitOffset": 4, "bitWidth": 12}, {"name": "Constant", "description": "Reads as 0xF", "bitOffset": 16, "bitWidth": 4}, {"name": "Variant", "description": "Variant number", "bitOffset": 20, "bitWidth": 4}, {"name": "Implementer", "description": "Implementer code", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "ICSR", "displayName": "ICSR", "description": "Interrupt control and stateregister", "addressOffset": 4, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "VECTACTIVE", "description": "Active vector", "bitOffset": 0, "bitWidth": 9}, {"name": "RETTOBASE", "description": "Return to base level", "bitOffset": 11, "bitWidth": 1}, {"name": "VECTPENDING", "description": "Pending vector", "bitOffset": 12, "bitWidth": 7}, {"name": "ISRPENDING", "description": "Interrupt pending flag", "bitOffset": 22, "bitWidth": 1}, {"name": "PENDSTCLR", "description": "SysTick exception clear-pendingbit", "bitOffset": 25, "bitWidth": 1}, {"name": "PENDSTSET", "description": "SysTick exception set-pendingbit", "bitOffset": 26, "bitWidth": 1}, {"name": "PENDSVCLR", "description": "PendSV clear-pending bit", "bitOffset": 27, "bitWidth": 1}, {"name": "PENDSVSET", "description": "PendSV set-pending bit", "bitOffset": 28, "bitWidth": 1}, {"name": "NMIPENDSET", "description": "NMI set-pending bit.", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "VTOR", "displayName": "VTOR", "description": "Vector table offset register", "addressOffset": 8, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "TBLOFF", "description": "Vector table base offsetfield", "bitOffset": 9, "bitWidth": 21}}}, {"name": "AIRCR", "displayName": "AIRCR", "description": "Application interrupt and reset controlregister", "addressOffset": 12, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "VECTRESET", "description": "VECTRESET", "bitOffset": 0, "bitWidth": 1}, {"name": "VECTCLRACTIVE", "description": "VECTCLRACTIVE", "bitOffset": 1, "bitWidth": 1}, {"name": "SYSRESETREQ", "description": "SYSRESETREQ", "bitOffset": 2, "bitWidth": 1}, {"name": "PRIGROUP", "description": "PRIGROUP", "bitOffset": 8, "bitWidth": 3}, {"name": "ENDIANESS", "description": "ENDIANESS", "bitOffset": 15, "bitWidth": 1}, {"name": "VECTKEYSTAT", "description": "Register key", "bitOffset": 16, "bitWidth": 16}]}}, {"name": "SCR", "displayName": "SCR", "description": "System control register", "addressOffset": 16, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "SLEEPONEXIT", "description": "SLEEPONEXIT", "bitOffset": 1, "bitWidth": 1}, {"name": "SLEEPDEEP", "description": "SLEEPDEEP", "bitOffset": 2, "bitWidth": 1}, {"name": "SEVEONPEND", "description": "Send Event on Pending bit", "bitOffset": 4, "bitWidth": 1}]}}, {"name": "CCR", "displayName": "CCR", "description": "Configuration and controlregister", "addressOffset": 20, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "NONBASETHRDENA", "description": "Configures how the processor entersThread mode", "bitOffset": 0, "bitWidth": 1}, {"name": "USERSETMPEND", "description": "USERSETMPEND", "bitOffset": 1, "bitWidth": 1}, {"name": "UNALIGN__TRP", "description": "UNALIGN_ TRP", "bitOffset": 3, "bitWidth": 1}, {"name": "DIV_0_TRP", "description": "DIV_0_TRP", "bitOffset": 4, "bitWidth": 1}, {"name": "BFHFNMIGN", "description": "BFHFNMIGN", "bitOffset": 8, "bitWidth": 1}, {"name": "STKALIGN", "description": "STKALIGN", "bitOffset": 9, "bitWidth": 1}]}}, {"name": "SHPR1", "displayName": "SHPR1", "description": "System handler priorityregisters", "addressOffset": 24, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PRI_4", "description": "Priority of system handler4", "bitOffset": 0, "bitWidth": 8}, {"name": "PRI_5", "description": "Priority of system handler5", "bitOffset": 8, "bitWidth": 8}, {"name": "PRI_6", "description": "Priority of system handler6", "bitOffset": 16, "bitWidth": 8}]}}, {"name": "SHPR2", "displayName": "SHPR2", "description": "System handler priorityregisters", "addressOffset": 28, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "PRI_11", "description": "Priority of system handler11", "bitOffset": 24, "bitWidth": 8}}}, {"name": "SHPR3", "displayName": "SHPR3", "description": "System handler priorityregisters", "addressOffset": 32, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "PRI_14", "description": "Priority of system handler14", "bitOffset": 16, "bitWidth": 8}, {"name": "PRI_15", "description": "Priority of system handler15", "bitOffset": 24, "bitWidth": 8}]}}, {"name": "SHCRS", "displayName": "SHCRS", "description": "System handler control and stateregister", "addressOffset": 36, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "MEMFAULTACT", "description": "Memory management fault exception activebit", "bitOffset": 0, "bitWidth": 1}, {"name": "BUSFAULTACT", "description": "Bus fault exception activebit", "bitOffset": 1, "bitWidth": 1}, {"name": "USGFAULTACT", "description": "Usage fault exception activebit", "bitOffset": 3, "bitWidth": 1}, {"name": "SVCALLACT", "description": "SVC call active bit", "bitOffset": 7, "bitWidth": 1}, {"name": "MONITORACT", "description": "Debug monitor active bit", "bitOffset": 8, "bitWidth": 1}, {"name": "PENDSVACT", "description": "PendSV exception activebit", "bitOffset": 10, "bitWidth": 1}, {"name": "SYSTICKACT", "description": "SysTick exception activebit", "bitOffset": 11, "bitWidth": 1}, {"name": "USGFAULTPENDED", "description": "Usage fault exception pendingbit", "bitOffset": 12, "bitWidth": 1}, {"name": "MEMFAULTPENDED", "description": "Memory management fault exceptionpending bit", "bitOffset": 13, "bitWidth": 1}, {"name": "BUSFAULTPENDED", "description": "Bus fault exception pendingbit", "bitOffset": 14, "bitWidth": 1}, {"name": "SVCALLPENDED", "description": "SVC call pending bit", "bitOffset": 15, "bitWidth": 1}, {"name": "MEMFAULTENA", "description": "Memory management fault enablebit", "bitOffset": 16, "bitWidth": 1}, {"name": "BUSFAULTENA", "description": "Bus fault enable bit", "bitOffset": 17, "bitWidth": 1}, {"name": "USGFAULTENA", "description": "Usage fault enable bit", "bitOffset": 18, "bitWidth": 1}]}}, {"name": "CFSR_UFSR_BFSR_MMFSR", "displayName": "CFSR_UFSR_BFSR_MMFSR", "description": "Configurable fault statusregister", "addressOffset": 40, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "IACCVIOL", "description": "Instruction access violationflag", "bitOffset": 1, "bitWidth": 1}, {"name": "MUNSTKERR", "description": "Memory manager fault on unstacking for areturn from exception", "bitOffset": 3, "bitWidth": 1}, {"name": "MSTKERR", "description": "Memory manager fault on stacking forexception entry.", "bitOffset": 4, "bitWidth": 1}, {"name": "MLSPERR", "description": "MLSPERR", "bitOffset": 5, "bitWidth": 1}, {"name": "MMARVALID", "description": "Memory Management Fault Address Register(MMAR) valid flag", "bitOffset": 7, "bitWidth": 1}, {"name": "IBUSERR", "description": "Instruction bus error", "bitOffset": 8, "bitWidth": 1}, {"name": "PRECISERR", "description": "Precise data bus error", "bitOffset": 9, "bitWidth": 1}, {"name": "IMPRECISERR", "description": "Imprecise data bus error", "bitOffset": 10, "bitWidth": 1}, {"name": "UNSTKERR", "description": "Bus fault on unstacking for a returnfrom exception", "bitOffset": 11, "bitWidth": 1}, {"name": "STKERR", "description": "Bus fault on stacking for exceptionentry", "bitOffset": 12, "bitWidth": 1}, {"name": "LSPERR", "description": "Bus fault on floating-point lazy statepreservation", "bitOffset": 13, "bitWidth": 1}, {"name": "BFARVALID", "description": "Bus Fault Address Register (BFAR) validflag", "bitOffset": 15, "bitWidth": 1}, {"name": "UNDEFINSTR", "description": "Undefined instruction usagefault", "bitOffset": 16, "bitWidth": 1}, {"name": "INVSTATE", "description": "Invalid state usage fault", "bitOffset": 17, "bitWidth": 1}, {"name": "INVPC", "description": "Invalid PC load usagefault", "bitOffset": 18, "bitWidth": 1}, {"name": "NOCP", "description": "No coprocessor usagefault.", "bitOffset": 19, "bitWidth": 1}, {"name": "UNALIGNED", "description": "Unaligned access usagefault", "bitOffset": 24, "bitWidth": 1}, {"name": "DIVBYZERO", "description": "Divide by zero usage fault", "bitOffset": 25, "bitWidth": 1}]}}, {"name": "HFSR", "displayName": "HFSR", "description": "Hard fault status register", "addressOffset": 44, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "VECTTBL", "description": "Vector table hard fault", "bitOffset": 1, "bitWidth": 1}, {"name": "FORCED", "description": "Forced hard fault", "bitOffset": 30, "bitWidth": 1}, {"name": "DEBUG_VT", "description": "Reserved for Debug use", "bitOffset": 31, "bitWidth": 1}]}}, {"name": "MMFAR", "displayName": "MMFAR", "description": "Memory management fault addressregister", "addressOffset": 52, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "MMFAR", "description": "Memory management faultaddress", "bitOffset": 0, "bitWidth": 32}}}, {"name": "BFAR", "displayName": "BFAR", "description": "Bus fault address register", "addressOffset": 56, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "BFAR", "description": "Bus fault address", "bitOffset": 0, "bitWidth": 32}}}, {"name": "AFSR", "displayName": "AFSR", "description": "Auxiliary fault statusregister", "addressOffset": 60, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "IMPDEF", "description": "Implementation defined", "bitOffset": 0, "bitWidth": 32}}}]}}, {"name": "NVIC_STIR", "description": "Nested vectored interruptcontroller", "groupName": "NVIC", "baseAddress": 3758157568, "addressBlock": {"offset": 0, "size": 5, "usage": "registers"}, "registers": {"register": {"name": "STIR", "displayName": "STIR", "description": "Software trigger interruptregister", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "INTID", "description": "Software generated interruptID", "bitOffset": 0, "bitWidth": 9}}}}}, {"name": "FPU_CPACR", "description": "Floating point unit CPACR", "groupName": "FPU", "baseAddress": 3758157192, "addressBlock": {"offset": 0, "size": 5, "usage": "registers"}, "registers": {"register": {"name": "CPACR", "displayName": "CPACR", "description": "Coprocessor access controlregister", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": {"name": "CP", "description": "CP", "bitOffset": 20, "bitWidth": 4}}}}}, {"name": "SCB_ACTRL", "description": "System control block ACTLR", "groupName": "SCB", "baseAddress": 3758153736, "addressBlock": {"offset": 0, "size": 5, "usage": "registers"}, "registers": {"register": {"name": "ACTRL", "displayName": "ACTRL", "description": "Auxiliary control register", "addressOffset": 0, "size": 32, "access": "read-write", "resetValue": 0, "fields": {"field": [{"name": "DISMCYCINT", "description": "DISMCYCINT", "bitOffset": 0, "bitWidth": 1}, {"name": "DISDEFWBUF", "description": "DISDEFWBUF", "bitOffset": 1, "bitWidth": 1}, {"name": "DISFOLD", "description": "DISFOLD", "bitOffset": 2, "bitWidth": 1}, {"name": "DISFPCA", "description": "DISFPCA", "bitOffset": 8, "bitWidth": 1}, {"name": "DISOOFP", "description": "DISOOFP", "bitOffset": 9, "bitWidth": 1}]}}}}]}}}