cpu-bind=MASK - fpga-0001, task  0  0 [1220035]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0001
fpga-0002
fpga-0003
fpga-0004
fpga-0006
fpga-0007
fpga-0008
fpga-0010
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
Topology configuration request accepted after 0.42135310173s
srun: using explicit links
cpu-bind=MASK - fpga-0003, task  4  0 [1112276]: mask 0xfffff set
cpu-bind=MASK - fpga-0008, task 12  0 [148207]: mask 0xfffff set
cpu-bind=MASK - fpga-0001, task  0  0 [1220146]: mask 0xfffff set
cpu-bind=MASK - fpga-0004, task  6  0 [1103126]: mask 0xfffff set
cpu-bind=MASK - fpga-0002, task  2  0 [1112794]: mask 0xfffff set
cpu-bind=MASK - fpga-0010, task 14  0 [148124]: mask 0xfffff set
cpu-bind=MASK - fpga-0006, task  8  0 [147934]: mask 0xfffff set
cpu-bind=MASK - fpga-0007, task 10  0 [148420]: mask 0xfffff set
cpu-bind=MASK - fpga-0003, task  5  1 [1112277]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0008, task 13  1 [148208]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0001, task  1  1 [1220147]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0004, task  7  1 [1103127]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0002, task  3  1 [1112795]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0010, task 15  1 [148125]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0006, task  9  1 [147935]: mask 0xfffff00000 set
cpu-bind=MASK - fpga-0007, task 11  1 [148421]: mask 0xfffff00000 set
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0003
fpga-0004
fpga-0004
fpga-0006
fpga-0004
fpga-0006
fpga-0006
fpga-0007
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0008
fpga-0010
fpga-0010
Generated connections
fpga-0010
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
Host list
Host list
fpga-0001
fpga-0001
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0004
fpga-0004
fpga-0006
fpga-0006
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0008
fpga-0008
fpga-0010
fpga-0010
fpga-0010
fpga-0010
Generated connections
Generated connections
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0001
fpga-0001
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0006
fpga-0006
fpga-0007
fpga-0007
fpga-0008
fpga-0008
fpga-0010
fpga-0010
Generated connections
Generated connections
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK0=fpga-0001:acl0:ch0-fpga-0001:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK1=fpga-0001:acl0:ch2-fpga-0001:acl0:ch3
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK2=fpga-0001:acl1:ch0-fpga-0003:acl0:ch1
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK3=fpga-0001:acl1:ch2-fpga-0003:acl0:ch3
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK4=fpga-0002:acl0:ch0-fpga-0006:acl0:ch1
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK5=fpga-0002:acl0:ch2-fpga-0006:acl0:ch3
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK6=fpga-0002:acl1:ch0-fpga-0008:acl0:ch1
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK7=fpga-0002:acl1:ch2-fpga-0008:acl0:ch3
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK8=fpga-0003:acl0:ch0-fpga-0001:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK9=fpga-0003:acl0:ch2-fpga-0001:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK10=fpga-0003:acl1:ch0-fpga-0003:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK11=fpga-0003:acl1:ch2-fpga-0003:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK12=fpga-0004:acl0:ch0-fpga-0006:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK13=fpga-0004:acl0:ch2-fpga-0006:acl1:ch3
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK14=fpga-0004:acl1:ch0-fpga-0008:acl1:ch1
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK15=fpga-0004:acl1:ch2-fpga-0008:acl1:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK16=fpga-0006:acl0:ch0-fpga-0002:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK17=fpga-0006:acl0:ch2-fpga-0002:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK18=fpga-0006:acl1:ch0-fpga-0004:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK19=fpga-0006:acl1:ch2-fpga-0004:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK20=fpga-0007:acl0:ch0-fpga-0007:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK21=fpga-0007:acl0:ch2-fpga-0007:acl0:ch3
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK22=fpga-0007:acl1:ch0-fpga-0010:acl0:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK23=fpga-0007:acl1:ch2-fpga-0010:acl0:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK24=fpga-0008:acl0:ch0-fpga-0002:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK25=fpga-0008:acl0:ch2-fpga-0002:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK26=fpga-0008:acl1:ch0-fpga-0004:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK27=fpga-0008:acl1:ch2-fpga-0004:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
Topology configuration request accepted after 0.42135310173s
FPGALINK28=fpga-0010:acl0:ch0-fpga-0007:acl1:ch1
Topology configuration request accepted after 0.42135310173s
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK29=fpga-0010:acl0:ch2-fpga-0007:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
Topology configuration request accepted after 0.42135310173s
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
FPGALINK30=fpga-0010:acl1:ch0-fpga-0010:acl1:ch1
Topology configuration request accepted after 0.42135310173s
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
FPGALINK31=fpga-0010:acl1:ch2-fpga-0010:acl1:ch3
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
Topology configuration request accepted after 0.42135310173s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the matrix transposition benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.5
MPI Version:  3.1
Config. Time: Thu Oct 07 17:03:08 UTC 2021
Git Commit:   48e0386

Summary:
Block Size                    512
Communication Type            IEC
Data Handler                  PQ
Dist. Buffers                 No
Kernel File                   ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
Kernel Replications           4
MPI Ranks                     16
Matrix Size                   131072
Repetitions                   10
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 2.86510e+00 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Execution Time: 2.80659e+00 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Maximum error: 1.99984e+02 < 1.19209e-05
Mach. Epsilon: 1.19209e-07
Validation Time: 3.96719e+00 s
       total [s]     transfer [s]  calc [s]      calc FLOPS    Mem [B/s]     PCIe [B/s]
avg:   2.80692e-01   2.65364e-01   1.53274e-02   7.00538e+10   8.40646e+11   4.85555e+10
best:  2.80103e-01   2.64812e-01   1.52911e-02   7.02201e+10   8.42642e+11   4.86568e+10
ERROR: VALIDATION OF OUTPUT DATA FAILED!
srun: error: fpga-0001: task 0: Exited with exit code 1
