From 3256d6aea97382a250322ebad48be79c0d3f436e Mon Sep 17 00:00:00 2001
From: Jason Kridner <jdk@ti.com>
Date: Sun, 27 Dec 2015 22:21:48 +0000
Subject: [PATCH 3/3] osd3358: add DDR3 timings

---
 board/ti/am335x/board.c | 30 ++++++++++++++++++++++++++++++
 1 file changed, 30 insertions(+)

diff --git a/board/ti/am335x/board.c b/board/ti/am335x/board.c
index 1439c2d..8b4f3e8 100644
--- a/board/ti/am335x/board.c
+++ b/board/ti/am335x/board.c
@@ -128,6 +128,13 @@ static const struct ddr_data ddr3_beagleblack_data = {
 	.datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
 };
 
+static const struct ddr_data ddr3_osd3358_data = {
+	.datardsratio0 = OSD3358A_RD_DQS,
+	.datawdsratio0 = OSD3358A_WR_DQS,
+	.datafwsratio0 = OSD3358A_PHY_FIFO_WE,
+	.datawrsratio0 = OSD3358A_PHY_WR_DATA,
+};
+
 static const struct ddr_data ddr3_evm_data = {
 	.datardsratio0 = MT41J512M8RH125_RD_DQS,
 	.datawdsratio0 = MT41J512M8RH125_WR_DQS,
@@ -157,6 +164,17 @@ static const struct cmd_control ddr3_beagleblack_cmd_ctrl_data = {
 	.cmd2iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
 };
 
+static const struct cmd_control ddr3_osd3358_cmd_ctrl_data = {
+	.cmd0csratio = OSD3358A_RATIO,
+	.cmd0iclkout = OSD3358A_INVERT_CLKOUT,
+
+	.cmd1csratio = OSD3358A_RATIO,
+	.cmd1iclkout = OSD3358A_INVERT_CLKOUT,
+
+	.cmd2csratio = OSD3358A_RATIO,
+	.cmd2iclkout = OSD3358A_INVERT_CLKOUT,
+};
+
 static const struct cmd_control ddr3_evm_cmd_ctrl_data = {
 	.cmd0csratio = MT41J512M8RH125_RATIO,
 	.cmd0iclkout = MT41J512M8RH125_INVERT_CLKOUT,
@@ -189,6 +207,16 @@ static struct emif_regs ddr3_beagleblack_emif_reg_data = {
 	.emif_ddr_phy_ctlr_1 = MT41K256M16HA125E_EMIF_READ_LATENCY,
 };
 
+static struct emif_regs ddr3_osd3358_emif_reg_data = {
+	.sdram_config = OSD3358A_EMIF_SDCFG,
+	.ref_ctrl = OSD3358A_EMIF_SDREF,
+	.sdram_tim1 = OSD3358A_EMIF_TIM1,
+	.sdram_tim2 = OSD3358A_EMIF_TIM2,
+	.sdram_tim3 = OSD3358A_EMIF_TIM3,
+	.zq_config = OSD3358A_ZQ_CFG,
+	.emif_ddr_phy_ctlr_1 = OSD3358A_EMIF_READ_LATENCY,
+};
+
 static struct emif_regs ddr3_evm_emif_reg_data = {
 	.sdram_config = MT41J512M8RH125_EMIF_SDCFG,
 	.ref_ctrl = MT41J512M8RH125_EMIF_SDREF,
@@ -225,6 +253,8 @@ const struct dpll_params dpll_ddr_evm_sk = {
 		303, OSC-1, 1, -1, -1, -1, -1};
 const struct dpll_params dpll_ddr_bone_black = {
 		400, OSC-1, 1, -1, -1, -1, -1};
+const struct dpll_params dpll_ddr_osd3358 = {
+		400, OSC-1, 1, -1, -1, -1, -1};
 
 void am33xx_spl_board_init(void)
 {
-- 
1.9.1

