Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 15 23:06:04 2024
| Host         : MOHIT123 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_BRAM_control_sets_placed.rpt
| Design       : UART_BRAM
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |              25 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           15 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | T1/tx_out_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[3]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[4]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[5]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[1]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[2]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[6]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[7]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/Data[0]_i_1_n_0          | reset_IBUF            |                1 |              1 |
|  clk_IBUF_BUFG | R/E[0]                     | data_count[3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG |                            |                       |                5 |              8 |
|  clk_IBUF_BUFG | data_out[7]_i_1_n_0        | reset_IBUF            |                2 |              8 |
|  clk_IBUF_BUFG | R/Baud_counter[14]_i_1_n_0 | reset_IBUF            |                6 |             15 |
|  clk_IBUF_BUFG |                            | reset_IBUF            |               12 |             25 |
+----------------+----------------------------+-----------------------+------------------+----------------+


