{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685190379338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685190379344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 20:26:19 2023 " "Processing started: Sat May 27 20:26:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685190379344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190379344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190379345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685190380796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685190380796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_d4 " "Found entity 1: crc_d4" {  } { { "crc32_d4.v" "" { Text "D:/001/EP4Ethernet/crc32_d4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_send.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_send " "Found entity 1: udp_send" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk125m.v 1 1 " "Found 1 design units, including 1 entities, in source file clk125m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk125m " "Found entity 1: clk125m" {  } { { "clk125m.v" "" { Text "D:/001/EP4Ethernet/clk125m.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_MAC des_mac udp_receive.v(20) " "Verilog HDL Declaration information at udp_receive.v(20): object \"DES_MAC\" differs only in case from object \"des_mac\" in the same scope" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685190389564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_IP des_ip udp_receive.v(23) " "Verilog HDL Declaration information at udp_receive.v(23): object \"DES_IP\" differs only in case from object \"des_ip\" in the same scope" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685190389565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_receive " "Found entity 1: udp_receive" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk250.v 1 1 " "Found 1 design units, including 1 entities, in source file clk250.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk250 " "Found entity 1: clk250" {  } { { "clk250.v" "" { Text "D:/001/EP4Ethernet/clk250.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altddioin.v 1 1 " "Found 1 design units, including 1 entities, in source file altddioin.v" { { "Info" "ISGN_ENTITY_NAME" "1 altddioin " "Found entity 1: altddioin" {  } { { "altddioin.v" "" { Text "D:/001/EP4Ethernet/altddioin.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxclk250.v 1 1 " "Found 1 design units, including 1 entities, in source file rxclk250.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxclk250 " "Found entity 1: rxclk250" {  } { { "rxclk250.v" "" { Text "D:/001/EP4Ethernet/rxclk250.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptp_dataparse.v 1 1 " "Found 1 design units, including 1 entities, in source file ptp_dataparse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_DataParse " "Found entity 1: ptp_DataParse" {  } { { "ptp_DataParse.v" "" { Text "D:/001/EP4Ethernet/ptp_DataParse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.v 1 1 " "Found 1 design units, including 1 entities, in source file crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "crc.v" "" { Text "D:/001/EP4Ethernet/crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/001/EP4Ethernet/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "D:/001/EP4Ethernet/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_arp_send.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_arp_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arp_send " "Found entity 1: eth_arp_send" {  } { { "eth_arp_send.v" "" { Text "D:/001/EP4Ethernet/eth_arp_send.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "D:/001/EP4Ethernet/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190389669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190389669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "fir/dspba_library_package.vhd" "" { Text "D:/001/EP4Ethernet/fir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir/dspba_library.vhd" "" { Text "D:/001/EP4Ethernet/fir/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "D:/001/EP4Ethernet/fir/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390076 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir/dspba_library.vhd" "" { Text "D:/001/EP4Ethernet/fir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390076 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "D:/001/EP4Ethernet/fir/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390101 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390109 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390117 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390126 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir/altera_avalon_sc_fifo.v" "" { Text "D:/001/EP4Ethernet/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390145 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "fir/fir_0002_ast.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390153 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "fir/fir_0002_ast.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "fir/fir_0002.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390160 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "fir/fir_0002.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_acq.v 1 1 " "Found 1 design units, including 1 entities, in source file data_acq.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_acq " "Found entity 1: data_acq" {  } { { "data_acq.v" "" { Text "D:/001/EP4Ethernet/data_acq.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "D:/001/EP4Ethernet/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pp " "Found entity 1: fifo_pp" {  } { { "fifo_pp.v" "" { Text "D:/001/EP4Ethernet/fifo_pp.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190390199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190390199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_crc ethernet.v(140) " "Verilog HDL Implicit Net warning at ethernet.v(140): created implicit net for \"clk_crc\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190390206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arp_tx_en ethernet.v(159) " "Verilog HDL Implicit Net warning at ethernet.v(159): created implicit net for \"arp_tx_en\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190390207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rec_pkt_done ethernet.v(270) " "Verilog HDL Implicit Net warning at ethernet.v(270): created implicit net for \"rec_pkt_done\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190390207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rec_en ethernet.v(272) " "Verilog HDL Implicit Net warning at ethernet.v(272): created implicit net for \"rec_en\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190390207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet " "Elaborating entity \"ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685190391408 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_start_en 0 ethernet.v(58) " "Net \"tx_start_en\" at ethernet.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685190391413 "|ethernet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk125m clk125m:c1 " "Elaborating entity \"clk125m\" for hierarchy \"clk125m:c1\"" {  } { { "ethernet.v" "c1" { Text "D:/001/EP4Ethernet/ethernet.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk125m:c1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk125m:c1\|altpll:altpll_component\"" {  } { { "clk125m.v" "altpll_component" { Text "D:/001/EP4Ethernet/clk125m.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk125m:c1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk125m:c1\|altpll:altpll_component\"" {  } { { "clk125m.v" "" { Text "D:/001/EP4Ethernet/clk125m.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk125m:c1\|altpll:altpll_component " "Instantiated megafunction \"clk125m:c1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1000 " "Parameter \"clk1_phase_shift\" = \"-1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4000 " "Parameter \"clk2_phase_shift\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 170000 " "Parameter \"clk3_phase_shift\" = \"170000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk125m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk125m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391547 ""}  } { { "clk125m.v" "" { Text "D:/001/EP4Ethernet/clk125m.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190391547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk125m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk125m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk125m_altpll " "Found entity 1: clk125m_altpll" {  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190391630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk125m_altpll clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated " "Elaborating entity \"clk125m_altpll\" for hierarchy \"clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk250 clk250:c2 " "Elaborating entity \"clk250\" for hierarchy \"clk250:c2\"" {  } { { "ethernet.v" "c2" { Text "D:/001/EP4Ethernet/ethernet.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk250:c2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk250:c2\|altpll:altpll_component\"" {  } { { "clk250.v" "altpll_component" { Text "D:/001/EP4Ethernet/clk250.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk250:c2\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk250:c2\|altpll:altpll_component\"" {  } { { "clk250.v" "" { Text "D:/001/EP4Ethernet/clk250.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk250:c2\|altpll:altpll_component " "Instantiated megafunction \"clk250:c2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391684 ""}  } { { "clk250.v" "" { Text "D:/001/EP4Ethernet/clk250.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190391684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk250_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk250_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk250_altpll " "Found entity 1: clk250_altpll" {  } { { "db/clk250_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk250_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190391764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk250_altpll clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated " "Elaborating entity \"clk250_altpll\" for hierarchy \"clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_arp_send eth_arp_send:arp1 " "Elaborating entity \"eth_arp_send\" for hierarchy \"eth_arp_send:arp1\"" {  } { { "ethernet.v" "arp1" { Text "D:/001/EP4Ethernet/ethernet.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_arp_send.v(62) " "Verilog HDL assignment warning at eth_arp_send.v(62): truncated value with size 32 to match size of target (7)" {  } { { "eth_arp_send.v" "" { Text "D:/001/EP4Ethernet/eth_arp_send.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685190391789 "|ethernet|eth_arp_send:arp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddioin altddioin:a1 " "Elaborating entity \"altddioin\" for hierarchy \"altddioin:a1\"" {  } { { "ethernet.v" "a1" { Text "D:/001/EP4Ethernet/ethernet.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in altddioin:a1\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\"" {  } { { "altddioin.v" "ALTDDIO_IN_component" { Text "D:/001/EP4Ethernet/altddioin.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddioin:a1\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\"" {  } { { "altddioin.v" "" { Text "D:/001/EP4Ethernet/altddioin.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddioin:a1\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190391890 ""}  } { { "altddioin.v" "" { Text "D:/001/EP4Ethernet/altddioin.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190391890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_1gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_1gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_1gg " "Found entity 1: ddio_in_1gg" {  } { { "db/ddio_in_1gg.tdf" "" { Text "D:/001/EP4Ethernet/db/ddio_in_1gg.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190391958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_1gg altddioin:a1\|altddio_in:ALTDDIO_IN_component\|ddio_in_1gg:auto_generated " "Elaborating entity \"ddio_in_1gg\" for hierarchy \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\|ddio_in_1gg:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_send udp_send:u_udp_send " "Elaborating entity \"udp_send\" for hierarchy \"udp_send:u_udp_send\"" {  } { { "ethernet.v" "u_udp_send" { Text "D:/001/EP4Ethernet/ethernet.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190391983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(111) " "Verilog HDL assignment warning at udp_send.v(111): truncated value with size 32 to match size of target (16)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685190391984 "|ethernet|udp_send:u_udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(113) " "Verilog HDL assignment warning at udp_send.v(113): truncated value with size 32 to match size of target (16)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685190391984 "|ethernet|udp_send:u_udp_send"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble\[0\] 0 udp_send.v(62) " "Net \"preamble\[0\]\" at udp_send.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685190391993 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391996 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391996 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391996 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391996 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391996 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391996 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[0\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391997 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[1\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[2\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[3\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391998 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[4\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[5\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[6\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190391999 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[7\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[8\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[9\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392000 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[10\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[11\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[12\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392001 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] udp_send.v(177) " "Inferred latch for \"eth_head\[13\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[1\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[2\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392002 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[3\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[4\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[5\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392003 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[6\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[7\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[0\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[0\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[1\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[1\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[2\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[2\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[3\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[3\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[4\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[4\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[5\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[5\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392004 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[6\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[6\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392005 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[7\] udp_send.v(177) " "Inferred latch for \"preamble\[8\]\[7\]\" at udp_send.v(177)" {  } { { "udp_send.v" "" { Text "D:/001/EP4Ethernet/udp_send.v" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392005 "|ethernet|udp_send:u_udp_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_receive udp_receive:u_udp_receive " "Elaborating entity \"udp_receive\" for hierarchy \"udp_receive:u_udp_receive\"" {  } { { "ethernet.v" "u_udp_receive" { Text "D:/001/EP4Ethernet/ethernet.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rec_byte_num udp_receive.v(59) " "Verilog HDL or VHDL warning at udp_receive.v(59): object \"rec_byte_num\" assigned a value but never read" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685190392062 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_type udp_receive.v(68) " "Verilog HDL or VHDL warning at udp_receive.v(68): object \"eth_type\" assigned a value but never read" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685190392062 "|ethernet|udp_receive:u_udp_receive"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "udp_receive.v(101) " "Verilog HDL warning at udp_receive.v(101): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 101 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1685190392062 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rec_otss udp_receive.v(34) " "Output port \"rec_otss\" at udp_receive.v(34) has no driver" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685190392062 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rec_otsn udp_receive.v(35) " "Output port \"rec_otsn\" at udp_receive.v(35) has no driver" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685190392062 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatacnt_en udp_receive.v(36) " "Output port \"txdatacnt_en\" at udp_receive.v(36) has no driver" {  } { { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685190392062 "|ethernet|udp_receive:u_udp_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxclk250 udp_receive:u_udp_receive\|rxclk250:c3 " "Elaborating entity \"rxclk250\" for hierarchy \"udp_receive:u_udp_receive\|rxclk250:c3\"" {  } { { "udp_receive.v" "c3" { Text "D:/001/EP4Ethernet/udp_receive.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\"" {  } { { "rxclk250.v" "altpll_component" { Text "D:/001/EP4Ethernet/rxclk250.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component " "Elaborated megafunction instantiation \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\"" {  } { { "rxclk250.v" "" { Text "D:/001/EP4Ethernet/rxclk250.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component " "Instantiated megafunction \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 2000 " "Parameter \"clk0_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rxclk250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rxclk250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392090 ""}  } { { "rxclk250.v" "" { Text "D:/001/EP4Ethernet/rxclk250.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190392090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rxclk250_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/rxclk250_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxclk250_altpll " "Found entity 1: rxclk250_altpll" {  } { { "db/rxclk250_altpll.v" "" { Text "D:/001/EP4Ethernet/db/rxclk250_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190392176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxclk250_altpll udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated " "Elaborating entity \"rxclk250_altpll\" for hierarchy \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 crc32_d4:u_crc32_d4 " "Elaborating entity \"crc32_d4\" for hierarchy \"crc32_d4:u_crc32_d4\"" {  } { { "ethernet.v" "u_crc32_d4" { Text "D:/001/EP4Ethernet/ethernet.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_acq data_acq:d1 " "Elaborating entity \"data_acq\" for hierarchy \"data_acq:d1\"" {  } { { "ethernet.v" "d1" { Text "D:/001/EP4Ethernet/ethernet.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir data_acq:d1\|fir:f1 " "Elaborating entity \"fir\" for hierarchy \"data_acq:d1\|fir:f1\"" {  } { { "data_acq.v" "f1" { Text "D:/001/EP4Ethernet/data_acq.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002 data_acq:d1\|fir:f1\|fir_0002:fir_inst " "Elaborating entity \"fir_0002\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\"" {  } { { "fir.v" "fir_inst" { Text "D:/001/EP4Ethernet/fir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_0002.vhd(54) " "Verilog HDL or VHDL warning at fir_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "fir/fir_0002.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685190392222 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_ast data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst " "Elaborating entity \"fir_0002_ast\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\"" {  } { { "fir/fir_0002.vhd" "fir_0002_ast_inst" { Text "D:/001/EP4Ethernet/fir/fir_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392231 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_0002_ast.vhd(208) " "VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir/fir_0002_ast.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685190392232 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "fir/fir_0002_ast.vhd" "sink" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "fir/fir_0002_ast.vhd" "source" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "fir/fir_0002_ast.vhd" "intf_ctrl" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_rtl_core data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_0002_rtl_core\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "fir/fir_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "fir/fir_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr2_dmem" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem " "Elaborated megafunction instantiation \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 507 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem " "Instantiated megafunction \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392490 ""}  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 507 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190392490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kln3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kln3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kln3 " "Found entity 1: altsyncram_kln3" {  } { { "db/altsyncram_kln3.tdf" "" { Text "D:/001/EP4Ethernet/db/altsyncram_kln3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190392578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kln3 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\|altsyncram_kln3:auto_generated " "Elaborating entity \"altsyncram_kln3\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\|altsyncram_kln3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_delayr1_mem_dmem" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Elaborated megafunction instantiation \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 565 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Instantiated megafunction \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 440 " "Parameter \"numwords_a\" = \"440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 440 " "Parameter \"numwords_b\" = \"440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392655 ""}  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 565 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190392655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgq3 " "Found entity 1: altsyncram_bgq3" {  } { { "db/altsyncram_bgq3.tdf" "" { Text "D:/001/EP4Ethernet/db/altsyncram_bgq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190392745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190392745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgq3 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altsyncram_bgq3:auto_generated " "Elaborating entity \"altsyncram_bgq3\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altsyncram_bgq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "fir/fir_0002_rtl_core.vhd" "d_xIn_0_13" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_1_component" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component " "Elaborated megafunction instantiation \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\"" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190392978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component " "Instantiated megafunction \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190392978 ""}  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190392978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7eu " "Found entity 1: mult_7eu" {  } { { "db/mult_7eu.tdf" "" { Text "D:/001/EP4Ethernet/db/mult_7eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7eu data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\|mult_7eu:auto_generated " "Elaborating entity \"mult_7eu\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\|mult_7eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "fir/fir_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/001/EP4Ethernet/fir/fir_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393148 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "auk_dspip_roundsat_hpfir.vhd(103) " "VHDL warning at auk_dspip_roundsat_hpfir.vhd(103): constant value overflow" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 103 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1685190393150 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:eal_passthrough:gen_outp_blk:0:outp_blk"}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "auk_dspip_roundsat_hpfir.vhd(104) " "VHDL warning at auk_dspip_roundsat_hpfir.vhd(104): constant value overflow" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 104 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1685190393150 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:eal_passthrough:gen_outp_blk:0:outp_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_pp data_acq:d1\|fifo_pp:fifo " "Elaborating entity \"fifo_pp\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\"" {  } { { "data_acq.v" "fifo" { Text "D:/001/EP4Ethernet/data_acq.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo data_acq:d1\|fifo_pp:fifo\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\"" {  } { { "fifo_pp.v" "fifo1" { Text "D:/001/EP4Ethernet/fifo_pp.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.v" "dcfifo_mixed_widths_component" { Text "D:/001/EP4Ethernet/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.v" "" { Text "D:/001/EP4Ethernet/fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685190393442 ""}  } { { "fifo.v" "" { Text "D:/001/EP4Ethernet/fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685190393442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j7k1 " "Found entity 1: dcfifo_j7k1" {  } { { "db/dcfifo_j7k1.tdf" "" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j7k1 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated " "Elaborating entity \"dcfifo_j7k1\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/001/EP4Ethernet/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_j7k1.tdf" "rdptr_g1p" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/001/EP4Ethernet/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_j7k1.tdf" "wrptr_g1p" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kj31 " "Found entity 1: altsyncram_kj31" {  } { { "db/altsyncram_kj31.tdf" "" { Text "D:/001/EP4Ethernet/db/altsyncram_kj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kj31 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|altsyncram_kj31:fifo_ram " "Elaborating entity \"altsyncram_kj31\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|altsyncram_kj31:fifo_ram\"" {  } { { "db/dcfifo_j7k1.tdf" "fifo_ram" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/001/EP4Ethernet/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_j7k1.tdf" "rs_dgwp" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/001/EP4Ethernet/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "D:/001/EP4Ethernet/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/001/EP4Ethernet/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_j7k1.tdf" "ws_dgrp" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/001/EP4Ethernet/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190393970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190393970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "D:/001/EP4Ethernet/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190393984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/001/EP4Ethernet/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190394053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190394053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j7k1.tdf" "rdempty_eq_comp" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190394064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "D:/001/EP4Ethernet/db/cntr_64e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685190394147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190394147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_j7k1.tdf" "cntr_b" { Text "D:/001/EP4Ethernet/db/dcfifo_j7k1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190394159 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clk250_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk250_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clk250.v" "" { Text "D:/001/EP4Ethernet/clk250.v" 91 0 0 } } { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190394761 "|ethernet|clk250:c2|altpll:altpll_component|clk250_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685190394761 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685190394761 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/rxclk250_altpll.v" "" { Text "D:/001/EP4Ethernet/db/rxclk250_altpll.v" 80 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "rxclk250.v" "" { Text "D:/001/EP4Ethernet/rxclk250.v" 100 0 0 } } { "udp_receive.v" "" { Text "D:/001/EP4Ethernet/udp_receive.v" 81 0 0 } } { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190395384 "|ethernet|udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component|rxclk250_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685190395384 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685190395384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685190395849 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 79 -1 0 } } { "crc.v" "" { Text "D:/001/EP4Ethernet/crc.v" 54 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/001/EP4Ethernet/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/001/EP4Ethernet/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/001/EP4Ethernet/db/a_graycounter_s57.tdf" 37 2 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 551 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 493 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 684 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 401 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 644 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 346 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/001/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 414 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685190395922 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685190395922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685190396378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "159 " "159 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685190397917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/001/EP4Ethernet/output_files/ethernet.map.smsg " "Generated suppressed messages file D:/001/EP4Ethernet/output_files/ethernet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190398105 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685190398585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685190398585 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clk125m.v" "" { Text "D:/001/EP4Ethernet/clk125m.v" 103 0 0 } } { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 141 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1685190398653 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_col " "No output dependent on input pin \"eth_rx_col\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_col"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_crs " "No output dependent on input pin \"eth_rx_crs\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_crs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdv " "No output dependent on input pin \"eth_rxdv\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_clk " "No output dependent on input pin \"eth_rx_clk\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[3\] " "No output dependent on input pin \"eth_rx_data\[3\]\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[2\] " "No output dependent on input pin \"eth_rx_data\[2\]\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[1\] " "No output dependent on input pin \"eth_rx_data\[1\]\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[0\] " "No output dependent on input pin \"eth_rx_data\[0\]\"" {  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685190398800 "|ethernet|eth_rx_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685190398800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1541 " "Implemented 1541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685190398800 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685190398800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1435 " "Implemented 1435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685190398800 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685190398800 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685190398800 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685190398800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685190398800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685190398840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:26:38 2023 " "Processing ended: Sat May 27 20:26:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685190398840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685190398840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685190398840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685190398840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685190400330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685190400335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 20:26:39 2023 " "Processing started: Sat May 27 20:26:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685190400335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685190400335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ethernet -c ethernet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685190400335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685190400589 ""}
{ "Info" "0" "" "Project  = ethernet" {  } {  } 0 0 "Project  = ethernet" 0 0 "Fitter" 0 0 1685190400590 ""}
{ "Info" "0" "" "Revision = ethernet" {  } {  } 0 0 "Revision = ethernet" 0 0 "Fitter" 0 0 1685190400590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685190400771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685190400771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ethernet EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ethernet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685190400805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685190400862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685190400863 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685190400913 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 -90 -1000 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of -90 degrees (-1000 ps) for clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685190400913 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[2\] 5 2 180 4000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 180 degrees (4000 ps) for clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685190400913 ""}  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1685190400913 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685190401136 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685190401844 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685190401844 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 5103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685190401848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 5105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685190401848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 5107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685190401848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 5109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685190401848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 5111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685190401848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685190401848 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685190401849 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685190402028 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j7k1 " "Entity dcfifo_j7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685190402849 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685190402849 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685190402849 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685190402849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ethernet.sdc " "Synopsys Design Constraints File file not found: 'ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685190402857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685190402857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685190402858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685190402876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685190402876 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685190402877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685190402997 ""}  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685190402997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685190402997 ""}  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685190402997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685190402997 ""}  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685190402997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685190402997 ""}  } { { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 5096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685190402997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "Automatically promoted node data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685190402997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_acq:d1\|fifo_pp:fifo\|next_state~10 " "Destination node data_acq:d1\|fifo_pp:fifo\|next_state~10" {  } { { "fifo_pp.v" "" { Text "D:/001/EP4Ethernet/fifo_pp.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 2892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685190402997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_acq:d1\|fifo_pp:fifo\|Selector0~0 " "Destination node data_acq:d1\|fifo_pp:fifo\|Selector0~0" {  } { { "fifo_pp.v" "" { Text "D:/001/EP4Ethernet/fifo_pp.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 3097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685190402997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685190402997 ""}  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/001/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/001/EP4Ethernet/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685190402997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685190403271 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685190403273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685190403273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685190403275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685190403279 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685190403281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685190403349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685190403351 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685190403351 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1 clk\[0\] eth_tx_clk_125m~output " "PLL \"clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"eth_tx_clk_125m~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk125m_altpll.v" "" { Text "D:/001/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clk125m.v" "" { Text "D:/001/EP4Ethernet/clk125m.v" 103 0 0 } } { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 141 0 0 } } { "ethernet.v" "" { Text "D:/001/EP4Ethernet/ethernet.v" 39 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1685190403375 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW17 " "Node \"SW17\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[0\] " "Node \"ad\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[10\] " "Node \"ad\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[11\] " "Node \"ad\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[12\] " "Node \"ad\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[13\] " "Node \"ad\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[14\] " "Node \"ad\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[15\] " "Node \"ad\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[1\] " "Node \"ad\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[2\] " "Node \"ad\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[3\] " "Node \"ad\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[4\] " "Node \"ad\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[5\] " "Node \"ad\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[6\] " "Node \"ad\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[7\] " "Node \"ad\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[8\] " "Node \"ad\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ad\[9\] " "Node \"ad\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685190403566 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685190403566 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685190403566 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685190403572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685190405163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685190405463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685190405504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685190410262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685190410262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685190410592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "D:/001/EP4Ethernet/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 12 { 0 ""} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685190413496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685190413496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685190414775 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685190414775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685190414779 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685190414899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685190414917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685190415146 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685190415147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685190415355 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685190415780 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685190416197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/001/EP4Ethernet/output_files/ethernet.fit.smsg " "Generated suppressed messages file D:/001/EP4Ethernet/output_files/ethernet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685190416319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6108 " "Peak virtual memory: 6108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685190416879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:26:56 2023 " "Processing ended: Sat May 27 20:26:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685190416879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685190416879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685190416879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685190416879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685190417929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685190417934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 20:26:57 2023 " "Processing started: Sat May 27 20:26:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685190417934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685190417934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ethernet -c ethernet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685190417934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685190418497 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685190420500 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685190420584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685190420921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:27:00 2023 " "Processing ended: Sat May 27 20:27:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685190420921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685190420921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685190420921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685190420921 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685190421528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685190422351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685190422356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 20:27:01 2023 " "Processing started: Sat May 27 20:27:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685190422356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685190422356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ethernet -c ethernet " "Command: quartus_sta ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685190422356 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685190422609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685190423611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685190423611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190423667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190423667 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_j7k1 " "Entity dcfifo_j7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685190424061 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685190424061 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685190424061 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1685190424061 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ethernet.sdc " "Synopsys Design Constraints File file not found: 'ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685190424067 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424068 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685190424068 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685190424068 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685190424068 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 180.00 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{c1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 180.00 -duty_cycle 50.00 -name \{c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1685190424068 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424068 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424068 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "create_clock -period 1.000 -name data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685190424069 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424069 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424078 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685190424079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685190424089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685190424132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685190424132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.832 " "Worst-case setup slack is -5.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.832            -735.319 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.832            -735.319 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.551              -4.551 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.551              -4.551 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809            -157.158 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -3.809            -157.158 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.590               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.040               0.000 sys_clk  " "   14.040               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.294               0.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 sys_clk  " "    0.358               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.386               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.404               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.557               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685190424144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685190424146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.693 " "Worst-case minimum pulse width slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -157.508 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.693            -157.508 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.708               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.695               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.695               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.708               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.708               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.534               0.000 sys_clk  " "    9.534               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424148 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685190424235 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424235 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685190424240 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685190424259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685190424503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685190424592 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685190424592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.146 " "Worst-case setup slack is -5.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.146            -633.302 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.146            -633.302 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.937              -3.937 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.937              -3.937 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654            -136.817 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -3.654            -136.817 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.840               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.609               0.000 sys_clk  " "   14.609               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.303               0.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.339               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 sys_clk  " "    0.354               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.356               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.506               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685190424609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685190424613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.649 " "Worst-case minimum pulse width slack is -2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -157.244 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -2.649            -157.244 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.710               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.710               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.687               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.687               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.712               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.712               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.568               0.000 sys_clk  " "    9.568               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685190424725 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424725 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685190424732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685190424822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685190424822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.577 " "Worst-case setup slack is -2.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577            -293.097 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.577            -293.097 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922              -1.922 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.922              -1.922 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589             -42.899 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.589             -42.899 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.312               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.312               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.099               0.000 sys_clk  " "   17.099               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "    0.102               0.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 sys_clk  " "    0.150               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.175               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.182               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.256               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685190424844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685190424849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -116.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid  " "   -1.000            -116.000 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.781               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.754               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.754               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.780               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.780               0.000 c1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 sys_clk  " "    9.372               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685190424855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685190424855 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685190424983 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685190424983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685190425270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685190425272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685190425362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:27:05 2023 " "Processing ended: Sat May 27 20:27:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685190425362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685190425362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685190425362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685190425362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685190426458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685190426463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 20:27:06 2023 " "Processing started: Sat May 27 20:27:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685190426463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685190426463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ethernet -c ethernet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685190426464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1685190427729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_7_1200mv_85c_slow.vo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_7_1200mv_85c_slow.vo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190428105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_7_1200mv_0c_slow.vo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_7_1200mv_0c_slow.vo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190428355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_min_1200mv_0c_fast.vo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_min_1200mv_0c_fast.vo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190428605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet.vo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet.vo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190428857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_7_1200mv_85c_v_slow.sdo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_7_1200mv_85c_v_slow.sdo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190428983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_7_1200mv_0c_v_slow.sdo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_7_1200mv_0c_v_slow.sdo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190429105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_min_1200mv_0c_v_fast.sdo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_min_1200mv_0c_v_fast.sdo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190429230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ethernet_v.sdo D:/001/EP4Ethernet/simulation/modelsim/ simulation " "Generated file ethernet_v.sdo in folder \"D:/001/EP4Ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685190429354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685190429411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 20:27:09 2023 " "Processing ended: Sat May 27 20:27:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685190429411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685190429411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685190429411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685190429411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685190430036 ""}
