 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep 12 02:57:01 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 93.82% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/CK (fds2d1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (757.57,383.97)        d              1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_2_/QN (fds2d1_hd)   0.1772               0.9250    0.5034 @   1.2534 r    (749.80,383.96)        d              1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n78 (net)     2   0.0071                           0.9250    0.0000     1.2534 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U10/C (nr3d1_hd)    0.0000    0.1772    0.0000     0.9250    0.0000 @   1.2534 r    (749.72,387.13)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U10/Y (nr3d1_hd)              0.1957               0.9250    0.1516 @   1.4050 f    (748.43,387.10)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/N29 (net)     3   0.0149                           0.9250    0.0000     1.4050 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_3_0)   0.9250   0.0000   1.4050 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/EN (net)   0.0149               0.9250    0.0000     1.4050 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1957   0.0000   0.9250   0.0001 @   1.4051 f (762.92,379.92) d u     1.05
  data arrival time                                                                                                   1.4051                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0754     1.0004                                            
  data required time                                                                                                  1.0004                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0004                                            
  data arrival time                                                                                                  -1.4051                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4047                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (998.78,754.34) d              1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/Q (fds2eqd1_hd)   0.2723         0.9250    0.4804 @   1.2304 f    (997.88,754.37)        d              1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg (net)     5   0.0222                 0.9250    0.0000     1.2304 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U92/B (nd2bd1_hd)   0.0000    0.2723    0.0000     0.9250    0.0001 @   1.2305 f    (990.72,750.87)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U92/Y (nd2bd1_hd)             0.1325               0.9250    0.1386 @   1.3691 r    (989.81,751.28)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n443 (net)     1   0.0042                          0.9250    0.0000     1.3691 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/EN (SNPS_CLOCK_GATE_HIGH_i2c_master_5_0)   0.9250   0.0000   1.3691 r (netlink)                  
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/EN (net)   0.0042         0.9250    0.0000     1.3691 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1325   0.0000   0.9250   0.0000 @   1.3691 r (986.88,751.33) d u  1.05
  data arrival time                                                                                                   1.3691                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_sda_o_reg_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.3691                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4341                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r  (719.44,430.39)        d              1.05
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb_reg/Q (fd4qd1_hd)     0.1412               0.9250    0.4086 @   1.1586 f    (729.48,430.73)        d              1.05
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb (net)     2   0.0075                       0.9250    0.0000     1.1586 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/i_A_STB (converter_f2i)                            0.9250    0.0000     1.1586 f    (netlink)                             
  khu_sensor_top/ads1292_filter/converter_f2i/i_A_STB (net)   0.0075                             0.9250    0.0000     1.1586 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U16/A (nd2d1_hd)    0.0000    0.1412    0.0000     0.9250    0.0000 @   1.1586 f    (729.43,420.06)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U16/Y (nd2d1_hd)              0.2135               0.9250    0.1312 @   1.2898 r    (729.19,420.24)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/N31 (net)     2   0.0087                           0.9250    0.0000     1.2898 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U5/A (nr2d1_hd)     0.0000    0.2135   -0.0009     0.9250   -0.0010 @   1.2888 r    (735.23,398.39)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U5/Y (nr2d1_hd)               0.1956               0.9250    0.1527 @   1.4415 f    (735.49,398.04)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n103 (net)     2   0.0174                          0.9250    0.0000     1.4415 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_0_0)   0.9250   0.0000   1.4415 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (net)   0.0174                 0.9250    0.0000     1.4415 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1956  -0.0059   0.9250  -0.0062 @   1.4353 f (705.72,372.71) d u       1.05
  data arrival time                                                                                                   1.4353                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0755     1.0005                                            
  data required time                                                                                                  1.0005                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0005                                            
  data arrival time                                                                                                  -1.4353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4349                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (488.00,319.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg/Q (fd4qd1_hd)      0.1381               0.9250    0.4064 @   1.1564 f    (498.04,318.90)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB (net)     2   0.0072                        0.9250    0.0000     1.1564 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_AB_STB (float_adder_0)                             0.9250    0.0000     1.1564 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_AB_STB (net)   0.0072                              0.9250    0.0000     1.1564 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U44/A (nd2d1_hd)      0.0000    0.1381    0.0000     0.9250    0.0000 @   1.1564 f    (495.35,315.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U44/Y (nd2d1_hd)                0.1991               0.9250    0.1241 @   1.2806 r    (495.11,315.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/N89 (net)     2   0.0079                             0.9250    0.0000     1.2806 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/A (nr2d1_hd)     0.0000    0.1991    0.0000     0.9250    0.0000 @   1.2806 r    (505.11,300.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/Y (nr2d1_hd)               0.2713               0.9250    0.1880 @   1.4686 f    (505.37,301.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n822 (net)     2   0.0268                            0.9250    0.0000     1.4686 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_0_0)   0.9250   0.0000   1.4686 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/EN (net)   0.0268                   0.9250    0.0000     1.4686 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2713  -0.0251   0.9250  -0.0267 @   1.4419 f (564.04,304.92) d u         1.05
  data arrival time                                                                                                   1.4419                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0672     0.9922                                            
  data required time                                                                                                  0.9922                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9922                                            
  data arrival time                                                                                                  -1.4419                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4498                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (420.24,646.40)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/Q (fd4qd1_hd)   0.1230             0.9250    0.3958 @   1.1458 f    (430.28,646.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB (net)     2   0.0056                   0.9250    0.0000     1.1458 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_AB_STB (float_multiplier_2)                   0.9250    0.0000     1.1458 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_AB_STB (net)   0.0056                         0.9250    0.0000     1.1458 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U45/A (nd2d1_hd)   0.0000   0.1230   0.0000     0.9250    0.0000 @   1.1458 f    (427.69,650.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U45/Y (nd2d1_hd)           0.2715               0.9250    0.1523 @   1.2982 r    (427.93,650.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N87 (net)     2   0.0122                        0.9250    0.0000     1.2982 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U49/B (nr2bd1_hd)   0.0000   0.2715  -0.0387    0.9250   -0.0415 @   1.2567 r    (396.32,660.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U49/Y (nr2bd1_hd)          0.2558               0.9250    0.2022 @   1.4589 f    (395.91,661.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n182 (net)     2   0.0234                       0.9250    0.0000     1.4589 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0_0)   0.9250   0.0000   1.4589 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/EN (net)   0.0234               0.9250    0.0000     1.4589 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch/EN (cglpd1_hd)   0.0000   0.2558  -0.0086   0.9250  -0.0090 @   1.4498 f (364.28,636.12) d u     1.05
  data arrival time                                                                                                   1.4498                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_52_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0679     0.9929                                            
  data required time                                                                                                  0.9929                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9929                                            
  data arrival time                                                                                                  -1.4498                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4570                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (926.67,603.27)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_1_/Q (fds2d1_hd)    0.1679               0.9250    0.4182 @   1.1682 f    (935.39,603.27)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state[1] (net)     2   0.0102                      0.9250    0.0000     1.1682 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U215/A (nd2d1_hd)   0.0000    0.1679   -0.0027     0.9250   -0.0029 @   1.1653 f    (933.59,607.26)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U215/Y (nd2d1_hd)             0.1956               0.9250    0.1284 @   1.2937 r    (933.35,607.44)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n140 (net)     2   0.0074                          0.9250    0.0000     1.2937 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U23/B (nr2d1_hd)    0.0000    0.1956    0.0000     0.9250    0.0000 @   1.2938 r    (931.44,610.82)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U23/Y (nr2d1_hd)              0.2269               0.9250    0.1664 @   1.4602 f    (930.85,610.80)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N45 (net)     3   0.0203                           0.9250    0.0000     1.4602 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_1_0)   0.9250   0.0000   1.4602 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/EN (net)   0.0203               0.9250    0.0000     1.4602 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2269  -0.0009   0.9250  -0.0009 @   1.4593 f (936.28,636.12) d u     1.05
  data arrival time                                                                                                   1.4593                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0701     0.9951                                            
  data required time                                                                                                  0.9951                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9951                                            
  data arrival time                                                                                                  -1.4593                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4642                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (493.56,329.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB_reg/Q (fd4qd1_hd)     0.1432               0.9250    0.4099 @   1.1599 f    (483.52,329.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB (net)     2   0.0077                       0.9250    0.0000     1.1599 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_AB_STB (float_multiplier_0)                       0.9250    0.0000     1.1599 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_AB_STB (net)   0.0077                             0.9250    0.0000     1.1599 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U46/A (nd2d1_hd)     0.0000    0.1432   -0.0010     0.9250   -0.0010 @   1.1589 f    (484.01,333.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U46/Y (nd2d1_hd)               0.3826               0.9250    0.2043 @   1.3632 r    (484.25,333.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N87 (net)     2   0.0185                            0.9250    0.0000     1.3632 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U49/B (nr2bd1_hd)    0.0000    0.3826   -0.0652     0.9250   -0.0699 @   1.2933 r    (427.56,343.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U49/Y (nr2bd1_hd)              0.2963               0.9250    0.2534 @   1.5467 f    (427.15,344.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n182 (net)     2   0.0280                           0.9250    0.0000     1.5467 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0_0)   0.9250   0.0000   1.5467 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/EN (net)   0.0280                  0.9250    0.0000     1.5467 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2963  -0.0563   0.9250  -0.0602 @   1.4865 f (390.68,355.33) d u        1.05
  data arrival time                                                                                                   1.4865                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0660     0.9910                                            
  data required time                                                                                                  0.9910                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9910                                            
  data arrival time                                                                                                  -1.4865                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4955                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0010   0.9250   0.0000   0.7500 r (465.51,556.91)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg/Q (fds2eqd1_hd)   0.1880           0.9250    0.4280 @   1.1780 f    (464.60,556.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB (net)     1   0.0125                   0.9250    0.0000     1.1780 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_AB_STB (float_multiplier_1)                   0.9250    0.0000     1.1780 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_AB_STB (net)   0.0125                         0.9250    0.0000     1.1780 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U45/A (nd2d1_hd)   0.0000   0.1880  -0.0031     0.9250   -0.0032 @   1.1748 f    (453.55,509.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U45/Y (nd2d1_hd)           0.2096               0.9250    0.1382 @   1.3130 r    (453.31,509.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/N87 (net)     2   0.0080                        0.9250    0.0000     1.3130 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U484/B (nr2bd1_hd)   0.0000   0.2096   0.0000   0.9250    0.0000 @   1.3130 r    (451.76,487.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U484/Y (nr2bd1_hd)         0.2462               0.9250    0.1794 @   1.4925 f    (451.35,488.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n182 (net)     2   0.0224                       0.9250    0.0000     1.4925 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0_0)   0.9250   0.0000   1.4925 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/EN (net)   0.0224               0.9250    0.0000     1.4925 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/EN (cglpd1_hd)   0.0000   0.2462  -0.0016   0.9250  -0.0014 @   1.4910 f (444.80,487.92) d u     1.05
  data arrival time                                                                                                   1.4910                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0683     0.9933                                            
  data required time                                                                                                  0.9933                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9933                                            
  data arrival time                                                                                                  -1.4910                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4977                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (682.47,563.97)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_/Q (fds2d1_hd)   0.3479              0.9250    0.5250 @   1.2750 f    (691.19,563.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[1] (net)     9   0.0315                    0.9250    0.0000     1.2750 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U370/A (oa22d1_hd)   0.0000   0.3479  -0.0037    0.9250   -0.0032 @   1.2718 f    (689.00,567.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U370/Y (oa22d1_hd)          0.3605               0.9250    0.2160 @   1.4878 r    (689.23,567.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1004 (net)     1   0.0075                       0.9250    0.0000     1.4878 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_12_0)   0.9250   0.0000   1.4878 r (netlink)                  
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/EN (net)   0.0075             0.9250    0.0000     1.4878 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3605  -0.0508   0.9250  -0.0545 @   1.4332 r (706.16,567.11) d u   1.05
  data arrival time                                                                                                   1.4332                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4332                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4982                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0141   0.9250   0.0000   0.7500 r   (966.72,945.57)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_1_/Q (fds2d1_hd)      0.2905               0.9250    0.4934 @   1.2434 f    (975.43,945.57)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[1] (net)     7   0.0246                        0.9250    0.0000     1.2434 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U366/A (oa22d1_hd)    0.0000    0.2905    0.0000     0.9250    0.0005 @   1.2439 f    (975.00,941.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U366/Y (oa22d1_hd)              0.3963               0.9250    0.2193 @   1.4632 r    (974.77,942.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n998 (net)     1   0.0089                            0.9250    0.0000     1.4632 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_12_0)   0.9250   0.0000   1.4632 r (netlink)                      
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/EN (net)   0.0089                 0.9250    0.0000     1.4632 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3963  -0.0276   0.9250  -0.0295 @   1.4336 r (984.24,960.12) d u       1.05
  data arrival time                                                                                                   1.4336                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4336                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4986                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (680.61,556.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2444            0.9250    0.4641 @   1.2141 f    (681.52,556.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0190                    0.9250    0.0000     1.2141 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U77/A (nr2d1_hd)   0.0000   0.2444    0.0000     0.9250    0.0003 @   1.2144 f    (681.99,552.85)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U77/Y (nr2d1_hd)            0.6125               0.9250    0.3186 @   1.5330 r    (682.25,553.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/N63 (net)     4   0.0206                         0.9250    0.0000     1.5330 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_3_0)   0.9250   0.0000   1.5330 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/EN (net)   0.0206             0.9250    0.0000     1.5330 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.6125  -0.0864   0.9250  -0.0928 @   1.4402 r (691.64,538.32) d u   1.05
  data arrival time                                                                                                   1.4402                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4402                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5052                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (775.60,300.80)        d              1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd4qd1_hd)    0.2203               0.9250    0.4596 @   1.2096 f    (765.56,301.14)        d              1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0163                      0.9250    0.0000     1.2096 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2096 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0163                          0.9250    0.0000     1.2096 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/icc_place2/B (ad2d4_hd)       0.0000    0.2203   -0.0008     0.9250   -0.0007 @   1.2089 f    (752.50,254.09)                       1.05
  khu_sensor_top/ads1292_controller/icc_place2/Y (ad2d4_hd)                 0.2549               0.9250    0.2841 @   1.4930 f    (753.48,254.39)                       1.05
  khu_sensor_top/ads1292_controller/n49 (net)    10     0.0918                                   0.9250    0.0000     1.4930 f    [0.07,0.09]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_1_0)   0.9250   0.0000   1.4930 f (netlink)               
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/EN (net)   0.0918              0.9250    0.0000     1.4930 f    [0.07,0.09]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2556   0.0000   0.9250   0.0078 @   1.5008 f (909.44,459.11) d u    1.05
  data arrival time                                                                                                   1.5008                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0679     0.9929                                            
  data required time                                                                                                  0.9929                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9929                                            
  data arrival time                                                                                                  -1.5008                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5079                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (495.48,247.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_1_/Q (fds2d1_hd)      0.3236               0.9250    0.5116 @   1.2616 f    (504.19,247.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[1] (net)     8   0.0286                        0.9250    0.0000     1.2616 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U360/A (oa22d1_hd)    0.0000    0.3236   -0.0020     0.9250   -0.0014 @   1.2602 f    (507.72,246.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U360/Y (oa22d1_hd)              0.3203               0.9250    0.1931 @   1.4533 r    (507.49,246.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n998 (net)     1   0.0059                            0.9250    0.0000     1.4533 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_12_0)   0.9250   0.0000   1.4533 r (netlink)                      
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/EN (net)   0.0059                 0.9250    0.0000     1.4533 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.3203   0.0000   0.9250   0.0000 @   1.4533 r (498.48,240.12) d u       1.05
  data arrival time                                                                                                   1.4533                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4533                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5183                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg/CK (fd4qd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (804.35,830.04)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg/Q (fd4qd2_hd)     0.2424               0.9250    0.4477 @   1.1977 f    (813.96,830.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB (net)     3   0.0379                       0.9250    0.0000     1.1977 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_AB_STB (float_multiplier_5)                     0.9250    0.0000     1.1977 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_AB_STB (net)   0.0379                           0.9250    0.0000     1.1977 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U45/A (nd2d1_hd)   0.0000    0.2424   -0.0084     0.9250   -0.0086 @   1.1891 f    (795.43,862.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U45/Y (nd2d1_hd)             0.3142               0.9250    0.1952 @   1.3843 r    (795.19,862.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N87 (net)     2   0.0137                          0.9250    0.0000     1.3843 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U49/B (nr2bd1_hd)   0.0000   0.3142   -0.0077     0.9250   -0.0081 @   1.3762 r    (776.04,895.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U49/Y (nr2bd1_hd)            0.1503               0.9250    0.1597 @   1.5359 f    (775.63,895.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n182 (net)     2   0.0112                         0.9250    0.0000     1.5359 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0_0)   0.9250   0.0000   1.5359 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/EN (net)   0.0112                0.9250    0.0000     1.5359 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1503   0.0000   0.9250   0.0001 @   1.5359 f (772.60,895.33) d u      1.05
  data arrival time                                                                                                   1.5359                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0832     1.0082                                            
  data required time                                                                                                  1.0082                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0082                                            
  data arrival time                                                                                                  -1.5359                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5277                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (775.60,300.80)        d              1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd4qd1_hd)    0.2203               0.9250    0.4596 @   1.2096 f    (765.56,301.14)        d              1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0163                      0.9250    0.0000     1.2096 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2096 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0163                          0.9250    0.0000     1.2096 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U426/A (ivd1_hd)              0.0000    0.2203   -0.0008     0.9250   -0.0007 @   1.2089 f    (752.80,247.21)                       1.05
  khu_sensor_top/ads1292_controller/U426/Y (ivd1_hd)                        0.2971               0.9250    0.1815 @   1.3904 r    (752.36,247.07)                       1.05
  khu_sensor_top/ads1292_controller/n296 (net)     3    0.0139                                   0.9250    0.0000     1.3904 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U335/C (nr4d2_hd)             0.0000    0.2971    0.0000     0.9250    0.0000 @   1.3904 r    (748.22,246.83)                       1.05
  khu_sensor_top/ads1292_controller/U335/Y (nr4d2_hd)                       0.1126               0.9250    0.1646 @   1.5550 f    (748.26,247.82)                       1.05
  khu_sensor_top/ads1292_controller/n160 (net)     1    0.0167                                   0.9250    0.0000     1.5550 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2_0)   0.9250   0.0000   1.5550 f (netlink)       
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0167      0.9250    0.0000     1.5550 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1126  -0.0110   0.9250  -0.0116 @   1.5435 f (785.36,290.52) d u  1.05
  data arrival time                                                                                                   1.5435                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0897     1.0147                                            
  data required time                                                                                                  1.0147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0147                                            
  data arrival time                                                                                                  -1.5435                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5288                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (663.11,621.57)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/Q (fds2d1_hd)   0.3540              0.9250    0.5283 @   1.2783 f    (671.83,621.57)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[1] (net)     9   0.0322                    0.9250    0.0000     1.2783 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U366/A (oa22d1_hd)   0.0000   0.3540  -0.0014    0.9250   -0.0006 @   1.2777 f    (669.20,625.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U366/Y (oa22d1_hd)          0.2969               0.9250    0.1906 @   1.4683 r    (669.43,625.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1000 (net)     1   0.0051                       0.9250    0.0000     1.4683 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_12_0)   0.9250   0.0000   1.4683 r (netlink)                  
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/EN (net)   0.0051             0.9250    0.0000     1.4683 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.2969  -0.0020   0.9250  -0.0022 @   1.4661 r (678.88,624.72) d u   1.05
  data arrival time                                                                                                   1.4661                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4661                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5311                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_2_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (923.59,588.87)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_2_/Q (fds2d1_hd)    0.2405               0.9250    0.4648 @   1.2148 f    (932.31,588.87)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state[2] (net)     5   0.0187                      0.9250    0.0000     1.2148 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U212/A (nd2d1_hd)   0.0000    0.2405   -0.0007     0.9250   -0.0007 @   1.2141 f    (933.59,600.06)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U212/Y (nd2d1_hd)             0.2609               0.9250    0.1711 @   1.3851 r    (933.35,600.24)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n125 (net)     3   0.0105                          0.9250    0.0000     1.3851 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U17/B (nr2d1_hd)    0.0000    0.2609    0.0000     0.9250    0.0000 @   1.3852 r    (935.84,603.62)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U17/Y (nr2d1_hd)              0.1961               0.9250    0.1615 @   1.5467 f    (936.43,603.60)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N42 (net)     2   0.0149                           0.9250    0.0000     1.5467 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_0_0)   0.9250   0.0000   1.5467 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/EN (net)   0.0149                 0.9250    0.0000     1.5467 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1961  -0.0099   0.9250  -0.0106 @   1.5361 f (949.04,639.11) d u       1.05
  data arrival time                                                                                                   1.5361                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0754     1.0004                                            
  data required time                                                                                                  1.0004                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0004                                            
  data arrival time                                                                                                  -1.5361                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5358                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (422.88,916.77)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_/Q (fds2d1_hd)   0.3394             0.9250    0.5203 @   1.2703 f    (431.59,916.77)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[0] (net)     8   0.0305                   0.9250    0.0000     1.2703 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U295/C (ao21d1_hd)   0.0000   0.3394   0.0000   0.9250    0.0008 @   1.2710 f    (429.39,902.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U295/Y (ao21d1_hd)         0.2077               0.9250    0.1741 @   1.4451 r    (429.08,902.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n603 (net)     1   0.0039                       0.9250    0.0000     1.4451 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U292/A (oa22d1_hd)   0.0000   0.2077   0.0000   0.9250    0.0000 @   1.4451 r    (428.08,905.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U292/Y (oa22d1_hd)         0.1575               0.9250    0.1259 @   1.5710 f    (427.85,906.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n706 (net)     1   0.0064                       0.9250    0.0000     1.5710 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9_0)   0.9250   0.0000   1.5710 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/EN (net)   0.0064            0.9250    0.0000     1.5710 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1575  -0.0006   0.9250  -0.0006 @   1.5704 f (420.16,916.92) d u  1.05
  data arrival time                                                                                                   1.5704                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0820     1.0070                                            
  data required time                                                                                                  1.0070                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0070                                            
  data arrival time                                                                                                  -1.5704                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5634                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0142   0.9250   0.0000   0.7500 r (977.22,927.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2712               0.9250    0.4798 @   1.2298 f    (976.32,927.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0221                        0.9250    0.0000     1.2298 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U74/A (nr2d1_hd)      0.0000    0.2712   -0.0009     0.9250   -0.0006 @   1.2292 f    (980.68,938.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U74/Y (nr2d1_hd)                0.5714               0.9250    0.3069 @   1.5361 r    (980.43,938.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/N63 (net)     4   0.0190                             0.9250    0.0000     1.5361 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_3_0)   0.9250   0.0000   1.5361 r (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/EN (net)   0.0190                 0.9250    0.0000     1.5361 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.5714  -0.0346   0.9250  -0.0371 @   1.4990 r (984.24,963.11) d u       1.05
  data arrival time                                                                                                   1.4990                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4990                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5640                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg/CK (fd4qd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (804.35,830.04)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB_reg/Q (fd4qd2_hd)     0.2424               0.9250    0.4477 @   1.1977 f    (813.96,830.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_AB_STB (net)     3   0.0379                       0.9250    0.0000     1.1977 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_AB_STB (float_multiplier_4)                     0.9250    0.0000     1.1977 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_AB_STB (net)   0.0379                           0.9250    0.0000     1.1977 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U45/A (nd2d1_hd)   0.0000    0.2424   -0.0084     0.9250   -0.0086 @   1.1891 f    (828.97,739.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U45/Y (nd2d1_hd)             0.3563               0.9250    0.2140 @   1.4031 r    (829.21,739.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/N87 (net)     2   0.0163                          0.9250    0.0000     1.4031 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U49/B (nr2bd1_hd)   0.0000   0.3563   -0.0021     0.9250   -0.0022 @   1.4010 r    (846.44,693.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U49/Y (nr2bd1_hd)            0.1672               0.9250    0.1803 @   1.5813 f    (846.03,693.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n182 (net)     2   0.0132                         0.9250    0.0000     1.5813 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0_0)   0.9250   0.0000   1.5813 f (netlink)                  
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/EN (net)   0.0132                 0.9250    0.0000     1.5813 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/latch/EN (cglpd1_hd)   0.0000   0.1672  -0.0007   0.9250  -0.0007 @   1.5806 f (841.24,664.92) d u       1.05
  data arrival time                                                                                                   1.5806                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_50_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0803     1.0053                                            
  data required time                                                                                                  1.0053                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0053                                            
  data arrival time                                                                                                  -1.5806                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5752                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (430.80,394.47)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/Q (fds2d1_hd)   0.4112             0.9250    0.5598 @   1.3098 f    (439.51,394.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[0] (net)     8   0.0390                   0.9250    0.0000     1.3098 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U290/C (ao21d1_hd)   0.0000   0.4112   0.0000   0.9250    0.0009 @   1.3107 f    (447.89,391.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U290/Y (ao21d1_hd)         0.1997               0.9250    0.1823 @   1.4930 r    (448.20,391.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n606 (net)     1   0.0036                       0.9250    0.0000     1.4930 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U287/A (oa22d1_hd)   0.0000   0.1997   0.0000   0.9250    0.0000 @   1.4931 r    (448.76,387.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U287/Y (oa22d1_hd)         0.1632               0.9250    0.1281 @   1.6211 f    (448.53,387.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n718 (net)     1   0.0071                       0.9250    0.0000     1.6211 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_10_0)   0.9250   0.0000   1.6211 f (netlink)            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/EN (net)   0.0071            0.9250    0.0000     1.6211 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1632  -0.0239   0.9250  -0.0256 @   1.5955 f (437.32,387.11) d u  1.05
  data arrival time                                                                                                   1.5955                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0810     1.0060                                            
  data required time                                                                                                  1.0060                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0060                                            
  data arrival time                                                                                                  -1.5955                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5895                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (491.36,592.84)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/Q (fd4qd1_hd)   0.3978              0.9250    0.5608 @   1.3108 f    (481.32,592.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB (net)     2   0.0371                    0.9250    0.0000     1.3108 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (float_adder_2)                         0.9250    0.0000     1.3108 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (net)   0.0371                          0.9250    0.0000     1.3108 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U47/A (nd2d1_hd)   0.0000   0.3979   -0.0288     0.9250   -0.0303 @   1.2806 f    (588.73,621.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U47/Y (nd2d1_hd)            0.3467               0.9250    0.2458 @   1.5264 r    (588.97,621.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/N89 (net)     2   0.0151                         0.9250    0.0000     1.5264 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U331/A (nr2d1_hd)   0.0000   0.3467  -0.0780     0.9250   -0.0837 @   1.4426 r    (640.20,628.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U331/Y (nr2d1_hd)           0.2065               0.9250    0.1885 @   1.6312 f    (640.45,628.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n822 (net)     2   0.0171                        0.9250    0.0000     1.6312 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_0_0)   0.9250   0.0000   1.6312 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/EN (net)   0.0171               0.9250    0.0000     1.6312 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2065  -0.0361   0.9250  -0.0387 @   1.5925 f (628.72,628.92) d u     1.05
  data arrival time                                                                                                   1.5925                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0736     0.9986                                            
  data required time                                                                                                  0.9986                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9986                                            
  data arrival time                                                                                                  -1.5925                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5939                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (652.02,628.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2793            0.9250    0.4843 @   1.2343 f    (652.92,628.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0231                    0.9250    0.0000     1.2343 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U74/A (nr2ad1_hd)   0.0000   0.2793  -0.0022     0.9250   -0.0020 @   1.2323 f    (662.15,638.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U74/Y (nr2ad1_hd)           0.5696               0.9250    0.3047 @   1.5370 r    (662.44,639.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/N63 (net)     4   0.0394                         0.9250    0.0000     1.5370 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_3_0)   0.9250   0.0000   1.5370 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/EN (net)   0.0394             0.9250    0.0000     1.5370 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.5696  -0.0016   0.9250  -0.0013 @   1.5357 r (724.64,672.12) d u   1.05
  data arrival time                                                                                                   1.5357                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5357                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6007                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (329.05,333.70)       d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/Q (fds2eqd1_hd)   0.4076               0.9250    0.5558 @   1.3058 f    (329.96,333.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[3] (net)    10   0.0382                       0.9250    0.0000     1.3058 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U276/C (oa22d1_hd)   0.0000    0.4076    0.0000     0.9250    0.0013 @   1.3071 f    (308.89,329.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U276/Y (oa22d1_hd)             0.2726               0.9250    0.2369 @   1.5440 r    (308.17,330.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n709 (net)     1   0.0041                           0.9250    0.0000     1.5440 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_10_0)   0.9250   0.0000   1.5440 r (netlink)                
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/EN (net)   0.0041                0.9250    0.0000     1.5440 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.2726  -0.0066   0.9250  -0.0070 @   1.5370 r (304.88,329.52) d u      1.05
  data arrival time                                                                                                   1.5370                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.5370                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6020                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (844.84,646.47)       d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/Q (fds2d1_hd)   0.4265               0.9250    0.5682 @   1.3182 f    (853.55,646.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[0] (net)     9   0.0408                     0.9250    0.0000     1.3182 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U289/C (ao21d1_hd)   0.0000   0.4265  -0.0014     0.9250   -0.0004 @   1.3178 f    (855.33,650.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U289/Y (ao21d1_hd)           0.1930               0.9250    0.1802 @   1.4980 r    (855.64,650.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n602 (net)     1   0.0033                         0.9250    0.0000     1.4980 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U286/A (oa22d1_hd)   0.0000   0.1930   0.0000     0.9250    0.0000 @   1.4980 r    (855.32,646.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U286/Y (oa22d1_hd)           0.1478               0.9250    0.1189 @   1.6169 f    (855.55,646.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n715 (net)     1   0.0058                         0.9250    0.0000     1.6169 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_10_0)   0.9250   0.0000   1.6169 f (netlink)              
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/EN (net)   0.0058              0.9250    0.0000     1.6169 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1478   0.0000   0.9250   0.0000 @   1.6169 f (850.92,639.11) d u    1.05
  data arrival time                                                                                                   1.6169                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0836     1.0086                                            
  data required time                                                                                                  1.0086                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0086                                            
  data arrival time                                                                                                  -1.6169                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6083                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (430.80,650.45)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB_reg/Q (fd4qd1_hd)   0.1632             0.9250    0.4239 @   1.1739 f    (440.84,650.10)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_AB_STB (net)     2   0.0099                   0.9250    0.0000     1.1739 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_AB_STB (float_multiplier_3)                   0.9250    0.0000     1.1739 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_AB_STB (net)   0.0099                         0.9250    0.0000     1.1739 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U47/A (nd2d1_hd)   0.0000   0.1632  -0.0009     0.9250   -0.0009 @   1.1731 f    (439.13,672.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U47/Y (nd2d1_hd)           0.5095               0.9250    0.2624 @   1.4355 r    (439.37,672.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N87 (net)     2   0.0257                        0.9250    0.0000     1.4355 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U482/B (nr2bd1_hd)   0.0000   0.5095  -0.0656   0.9250   -0.0701 @   1.3654 r    (435.92,797.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U482/Y (nr2bd1_hd)         0.2794               0.9250    0.2785 @   1.6438 f    (435.51,797.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n182 (net)     2   0.0262                       0.9250    0.0000     1.6438 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0_0)   0.9250   0.0000   1.6438 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/EN (net)   0.0262               0.9250    0.0000     1.6438 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch/EN (cglpd1_hd)   0.0000   0.2794  -0.0399   0.9250  -0.0425 @   1.6013 f (415.32,823.33) d u     1.05
  data arrival time                                                                                                   1.6013                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_51_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0668     0.9918                                            
  data required time                                                                                                  0.9918                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9918                                            
  data arrival time                                                                                                  -1.6013                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6095                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r  (736.60,470.45)        d              1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb_reg/Q (fd4qd1_hd)     0.1729               0.9250    0.4301 @   1.1801 f    (746.64,470.11)        d              1.05
  khu_sensor_top/ads1292_filter/r_converter_i2f_a_stb (net)     2   0.0109                       0.9250    0.0000     1.1801 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/i_A_STB (converter_i2f)                            0.9250    0.0000     1.1801 f    (netlink)                             
  khu_sensor_top/ads1292_filter/converter_i2f/i_A_STB (net)   0.0109                             0.9250    0.0000     1.1801 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U190/A (clknd2d2_hd)   0.0000   0.1729   0.0000    0.9250    0.0001 @   1.1801 f    (753.63,484.92)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U190/Y (clknd2d2_hd)          0.4857               0.9250    0.2451 @   1.4252 r    (753.85,484.91)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N47 (net)     2   0.0517                           0.9250    0.0000     1.4252 r    [0.05,0.05]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U24/B (nr2bd1_hd)   0.0000    0.4868    0.0000     0.9250    0.0032 @   1.4284 r    (917.72,574.34)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U24/Y (nr2bd1_hd)             0.1538               0.9250    0.1990 @   1.6274 f    (917.31,574.60)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n123 (net)     2   0.0117                          0.9250    0.0000     1.6274 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_4_0)   0.9250   0.0000   1.6274 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/EN (net)   0.0117                 0.9250    0.0000     1.6274 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1538  -0.0006   0.9250  -0.0006 @   1.6268 f (923.96,578.53) d u       1.05
  data arrival time                                                                                                   1.6268                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0826     1.0076                                            
  data required time                                                                                                  1.0076                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0076                                            
  data arrival time                                                                                                  -1.6268                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6192                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (663.11,621.57)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_1_/QN (fds2d1_hd)   0.5770             0.9250    0.6735 @   1.4235 r    (670.88,621.56)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n55 (net)     7   0.0299                         0.9250    0.0000     1.4235 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U73/A (nr2d1_hd)   0.0000   0.5771   -0.0321     0.9250   -0.0337 @   1.3897 r    (668.79,628.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U73/Y (nr2d1_hd)            0.2363               0.9250    0.2616 @   1.6513 f    (669.05,628.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/N87 (net)     3   0.0210                         0.9250    0.0000     1.6513 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_2_0)   0.9250   0.0000   1.6513 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/EN (net)   0.0210             0.9250    0.0000     1.6513 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2363  -0.0353   0.9250  -0.0378 @   1.6135 f (622.12,628.92) d u   1.05
  data arrival time                                                                                                   1.6135                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0688     0.9938                                            
  data required time                                                                                                  0.9938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9938                                            
  data arrival time                                                                                                  -1.6135                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6197                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_2_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (511.76,257.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_2_/Q (fds2d1_hd)      0.2617               0.9250    0.4775 @   1.2275 f    (520.47,257.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[2] (net)     6   0.0212                        0.9250    0.0000     1.2275 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U63/A (nd2d1_hd)      0.0000    0.2617   -0.0033     0.9250   -0.0032 @   1.2243 f    (522.19,261.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U63/Y (nd2d1_hd)                0.2854               0.9250    0.1859 @   1.4102 r    (521.95,261.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n627 (net)     2   0.0118                            0.9250    0.0000     1.4102 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U73/B (nr2d1_hd)      0.0000    0.2854   -0.0050     0.9250   -0.0053 @   1.4049 r    (521.80,246.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U73/Y (nr2d1_hd)                0.3127               0.9250    0.2285 @   1.6333 f    (521.21,246.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/N63 (net)     4   0.0288                             0.9250    0.0000     1.6333 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_3_0)   0.9250   0.0000   1.6333 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/EN (net)   0.0288                 0.9250    0.0000     1.6333 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3127  -0.0011   0.9250  -0.0010 @   1.6323 f (556.56,232.93) d u       1.05
  data arrival time                                                                                                   1.6323                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0652     0.9902                                            
  data required time                                                                                                  0.9902                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9902                                            
  data arrival time                                                                                                  -1.6323                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6421                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.39,667.93)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.4022             0.9250    0.5528 @   1.3028 f    (861.48,667.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[3] (net)    10   0.0376                     0.9250    0.0000     1.3028 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U15/A (nd2d1_hd)   0.0000    0.4022    0.0000     0.9250    0.0012 @   1.3041 f    (854.49,664.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U15/Y (nd2d1_hd)             0.3012               0.9250    0.2288 @   1.5328 r    (854.73,665.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n447 (net)     2   0.0127                         0.9250    0.0000     1.5328 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U51/A (ivd1_hd)    0.0000    0.3012    0.0000     0.9250    0.0001 @   1.5329 r    (854.88,700.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U51/Y (ivd1_hd)              0.1417               0.9250    0.1233 @   1.6562 f    (855.32,700.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/N85 (net)     2   0.0082                          0.9250    0.0000     1.6562 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2_0)   0.9250   0.0000   1.6562 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/EN (net)   0.0082              0.9250    0.0000     1.6562 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1417   0.0000   0.9250   0.0000 @   1.6562 f (857.52,715.33) d u    1.05
  data arrival time                                                                                                   1.6562                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0847     1.0097                                            
  data required time                                                                                                  1.0097                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0097                                            
  data arrival time                                                                                                  -1.6562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6465                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (747.98,391.30)      d              1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state_reg_1_/Q (fds2eqd1_hd)   0.1882              0.9250    0.4281 @   1.1781 f    (747.08,391.27)        d              1.05
  khu_sensor_top/ads1292_filter/converter_f2i/state[1] (net)     4   0.0126                      0.9250    0.0000     1.1781 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U25/A (nd2d1_hd)    0.0000    0.1882    0.0000     0.9250    0.0000 @   1.1782 f    (744.93,387.18)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U25/Y (nd2d1_hd)              0.3803               0.9250    0.2138 @   1.3919 r    (745.17,387.00)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n213 (net)     3   0.0182                          0.9250    0.0000     1.3919 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U52/C (ao21d2_hd)   0.0000    0.3803   -0.0048     0.9250   -0.0051 @   1.3868 r    (733.91,387.63)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U52/Y (ao21d2_hd)             0.3389               0.9250    0.2508 @   1.6376 f    (733.82,387.13)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n75 (net)    11   0.0599                           0.9250    0.0000     1.6376 f    [0.02,0.06]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_1_0)   0.9250   0.0000   1.6376 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/EN (net)   0.0599               0.9250    0.0000     1.6376 f    [0.02,0.06]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3383   0.0000   0.9250   0.0010 @   1.6386 f (716.28,379.92) d u     1.05
  data arrival time                                                                                                   1.6386                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0640     0.9890                                            
  data required time                                                                                                  0.9890                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9890                                            
  data arrival time                                                                                                  -1.6386                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6495                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (364.36,711.27)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/Q (fds2d1_hd)   0.4355             0.9250    0.5728 @   1.3228 f    (373.07,711.27)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[0] (net)     9   0.0419                   0.9250    0.0000     1.3228 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U291/C (ao21d1_hd)   0.0000   0.4355  -0.0032   0.9250   -0.0023 @   1.3204 f    (378.80,710.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U291/Y (ao21d1_hd)         0.2397               0.9250    0.2084 @   1.5288 r    (378.48,711.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n603 (net)     1   0.0053                       0.9250    0.0000     1.5288 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U288/A (oa22d1_hd)   0.0000   0.2397   0.0000   0.9250    0.0000 @   1.5289 r    (383.20,714.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U288/Y (oa22d1_hd)         0.1580               0.9250    0.1296 @   1.6584 f    (383.43,714.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n716 (net)     1   0.0058                       0.9250    0.0000     1.6584 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_10_0)   0.9250   0.0000   1.6584 f (netlink)            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/EN (net)   0.0058            0.9250    0.0000     1.6584 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1580   0.0000   0.9250   0.0000 @   1.6585 f (392.88,718.32) d u  1.05
  data arrival time                                                                                                   1.6585                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0819     1.0069                                            
  data required time                                                                                                  1.0069                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0069                                            
  data arrival time                                                                                                  -1.6585                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6516                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (788.36,952.77)       d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/Q (fds2d1_hd)   0.4475               0.9250    0.5787 @   1.3287 f    (779.65,952.77)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[0] (net)     9   0.0433                     0.9250    0.0000     1.3287 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U290/C (ao21d1_hd)   0.0000   0.4475  -0.0023     0.9250   -0.0012 @   1.3275 f    (774.79,953.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U290/Y (ao21d1_hd)           0.2226               0.9250    0.1879 @   1.5153 r    (774.48,952.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n602 (net)     1   0.0036                         0.9250    0.0000     1.5153 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U287/A (oa22d1_hd)   0.0000   0.2226   0.0000     0.9250    0.0000 @   1.5153 r    (776.56,949.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U287/Y (oa22d1_hd)           0.1788               0.9250    0.1397 @   1.6550 f    (776.33,949.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n714 (net)     1   0.0082                         0.9250    0.0000     1.6550 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_10_0)   0.9250   0.0000   1.6550 f (netlink)              
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/EN (net)   0.0082              0.9250    0.0000     1.6550 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch/EN (cglpd1_hd)   0.0000   0.1788   0.0000   0.9250   0.0001 @   1.6551 f (780.96,970.32) d u    1.05
  data arrival time                                                                                                   1.6551                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_m_reg_1/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0783     1.0033                                            
  data required time                                                                                                  1.0033                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0033                                            
  data arrival time                                                                                                  -1.6551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6517                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0013   0.9250   0.0000   0.7500 r (490.64,574.40)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/Q (fd4qd1_hd)   0.1697              0.9250    0.4281 @   1.1781 f    (500.68,574.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB (net)     2   0.0106                    0.9250    0.0000     1.1781 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (float_adder_1)                         0.9250    0.0000     1.1781 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (net)   0.0106                          0.9250    0.0000     1.1781 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U51/A (nd2d1_hd)   0.0000   0.1697   -0.0012     0.9250   -0.0012 @   1.1769 f    (508.21,571.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U51/Y (nd2d1_hd)            0.7127               0.9250    0.3487 @   1.5256 r    (508.45,571.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/N89 (net)     2   0.0371                         0.9250    0.0000     1.5256 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U335/A (nr2ad1_hd)   0.0000   0.7127  -0.1451    0.9250   -0.1554 @   1.3703 r    (634.43,559.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U335/Y (nr2ad1_hd)          0.3455               0.9250    0.3468 @   1.7171 f    (634.72,559.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n825 (net)     2   0.0294                        0.9250    0.0000     1.7171 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0_0)   0.9250   0.0000   1.7171 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/EN (net)   0.0294               0.9250    0.0000     1.7171 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3455  -0.0560   0.9250  -0.0599 @   1.6572 f (639.72,585.72) d u     1.05
  data arrival time                                                                                                   1.6572                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0637     0.9887                                            
  data required time                                                                                                  0.9887                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9887                                            
  data arrival time                                                                                                  -1.6572                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6685                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (430.74,895.30)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3502           0.9250    0.5239 @   1.2739 f    (429.84,895.27)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0314                   0.9250    0.0000     1.2739 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U17/A (nd2d1_hd)   0.0000   0.3502  -0.0014     0.9250   -0.0007 @   1.2732 f    (440.35,898.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U17/Y (nd2d1_hd)           0.2562               0.9250    0.1957 @   1.4688 r    (440.11,898.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n447 (net)     2   0.0099                       0.9250    0.0000     1.4688 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U50/A (ivd1_hd)   0.0000   0.2562   -0.0029     0.9250   -0.0031 @   1.4657 r    (443.04,884.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U50/Y (ivd1_hd)            0.3044               0.9250    0.2139 @   1.6796 f    (443.48,884.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N85 (net)     2   0.0303                        0.9250    0.0000     1.6796 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2_0)   0.9250   0.0000   1.6796 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/EN (net)   0.0303            0.9250    0.0000     1.6796 f    [0.03,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3044  -0.0142   0.9250  -0.0148 @   1.6649 f (464.16,852.12) d u  1.05
  data arrival time                                                                                                   1.6649                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0656     0.9906                                            
  data required time                                                                                                  0.9906                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9906                                            
  data arrival time                                                                                                  -1.6649                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6742                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (814.04,833.59)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg/Q (fd4qd1_hd)      0.2480               0.9250    0.4768 @   1.2268 f    (824.08,833.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB (net)     2   0.0194                        0.9250    0.0000     1.2268 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_AB_STB (float_adder_3)                             0.9250    0.0000     1.2268 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_AB_STB (net)   0.0194                              0.9250    0.0000     1.2268 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U46/A (nd2d1_hd)      0.0000    0.2480   -0.0605     0.9250   -0.0649 @   1.1620 f    (851.85,859.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U46/Y (nd2d1_hd)                0.5545               0.9250    0.3006 @   1.4626 r    (852.09,859.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/N89 (net)     2   0.0278                             0.9250    0.0000     1.4626 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U331/A (nr2d1_hd)     0.0000    0.5545   -0.0018     0.9250   -0.0015 @   1.4611 r    (944.67,902.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U331/Y (nr2d1_hd)               0.2196               0.9250    0.2313 @   1.6924 f    (944.93,902.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n822 (net)     2   0.0168                            0.9250    0.0000     1.6924 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_0_0)   0.9250   0.0000   1.6924 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/EN (net)   0.0168                   0.9250    0.0000     1.6924 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2196  -0.0010   0.9250  -0.0010 @   1.6914 f (944.64,895.33) d u         1.05
  data arrival time                                                                                                   1.6914                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0714     0.9964                                            
  data required time                                                                                                  0.9964                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9964                                            
  data arrival time                                                                                                  -1.6914                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6951                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (956.60,423.20)        d              1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in_reg_0_/Q (fd4qd1_hd)       0.1690               0.9250    0.4277 @   1.1777 f    (966.64,423.54)        d              1.05
  khu_sensor_top/mpr121_controller/r_i2c_data_in[0] (net)     2   0.0105                         0.9250    0.0000     1.1777 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/data_in[0] (i2c_master)                            0.9250    0.0000     1.1777 f    (netlink)                             
  khu_sensor_top/mpr121_controller/i2c_master/data_in[0] (net)   0.0105                          0.9250    0.0000     1.1777 f    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U30/B (nd2d1_hd)    0.0000    0.1690   -0.0011     0.9250   -0.0011 @   1.1766 f    (970.16,441.61)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U30/Y (nd2d1_hd)              0.2808               0.9250    0.1733 @   1.3499 r    (970.75,441.84)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n433 (net)     2   0.0120                          0.9250    0.0000     1.3499 r    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U196/A (nd3d1_hd)   0.0000    0.2808   -0.0092     0.9250   -0.0098 @   1.3401 r    (976.71,470.51)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U196/Y (nd3d1_hd)             0.1844               0.9250    0.1387 @   1.4787 f    (976.76,470.12)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n432 (net)     1   0.0058                          0.9250    0.0000     1.4787 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U195/D (nd4d1_hd)   0.0000    0.1844   -0.0178     0.9250   -0.0191 @   1.4596 f    (982.92,477.61)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U195/Y (nd4d1_hd)             0.1831               0.9250    0.1557 @   1.6153 r    (984.49,477.35)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n431 (net)     1   0.0040                          0.9250    0.0000     1.6153 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U194/B (nr2d1_hd)   0.0000    0.1831   -0.0012     0.9250   -0.0013 @   1.6140 r    (986.44,474.02)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U194/Y (nr2d1_hd)             0.1018               0.9250    0.0990 @   1.7130 f    (987.03,474.00)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n479 (net)     1   0.0055                          0.9250    0.0000     1.7130 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/EN (SNPS_CLOCK_GATE_HIGH_i2c_master_0_0)   0.9250   0.0000   1.7130 f (netlink)                   
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/EN (net)   0.0055          0.9250    0.0000     1.7130 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1018  -0.0009   0.9250  -0.0009 @   1.7121 f (984.68,466.32) d u  1.05
  data arrival time                                                                                                   1.7121                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_data_reg_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0915     1.0165                                            
  data required time                                                                                                  1.0165                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0165                                            
  data arrival time                                                                                                  -1.7121                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6956                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (510.33,257.54)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_3_/Q (fds2eqd1_hd)    0.4745               0.9250    0.5900 @   1.3400 f    (511.24,257.57)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[3] (net)    12   0.0459                        0.9250    0.0000     1.3400 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U65/A (nd2d1_hd)      0.0000    0.4745    0.0000     0.9250    0.0001 @   1.3402 f    (510.75,250.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U65/Y (nd2d1_hd)                0.2296               0.9250    0.1924 @   1.5325 r    (510.51,250.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n568 (net)     2   0.0070                            0.9250    0.0000     1.5325 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U72/B (nr2d1_hd)      0.0000    0.2296    0.0000     0.9250    0.0000 @   1.5326 r    (505.08,250.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U72/Y (nr2d1_hd)                0.2190               0.9250    0.1689 @   1.7015 f    (504.49,250.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/N87 (net)     3   0.0185                             0.9250    0.0000     1.7015 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_2_0)   0.9250   0.0000   1.7015 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/EN (net)   0.0185                 0.9250    0.0000     1.7015 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2190  -0.0066   0.9250  -0.0070 @   1.6945 f (501.12,307.92) d u       1.05
  data arrival time                                                                                                   1.6945                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0715     0.9965                                            
  data required time                                                                                                  0.9965                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9965                                            
  data arrival time                                                                                                  -1.6945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.6980                                            


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (998.78,754.34) d              1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg_reg/Q (fds2eqd1_hd)   0.2723         0.9250    0.4804 @   1.2304 f    (997.88,754.37)        d              1.05
  khu_sensor_top/mpr121_controller/i2c_master/delay_scl_reg (net)     5   0.0222                 0.9250    0.0000     1.2304 f    [0.01,0.02]                           
  khu_sensor_top/mpr121_controller/i2c_master/U96/A (ivd1_hd)     0.0000    0.2723    0.0000     0.9250    0.0001 @   1.2305 f    (990.40,761.63)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U96/Y (ivd1_hd)               0.2892               0.9250    0.1873 @   1.4178 r    (989.97,761.77)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n236 (net)     3   0.0128                          0.9250    0.0000     1.4178 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/i2c_master/U248/C (oa21d1_hd)   0.0000   0.2892    0.0000     0.9250    0.0000 @   1.4178 r    (990.42,754.67)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U248/Y (oa21d1_hd)            0.1157               0.9250    0.1219 @   1.5398 f    (990.70,754.47)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n247 (net)     1   0.0039                          0.9250    0.0000     1.5398 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/U157/C (nd3bd1_hd)   0.0000   0.1157    0.0000     0.9250    0.0000 @   1.5398 f    (989.56,758.35)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/U157/Y (nd3bd1_hd)            0.1448               0.9250    0.1155 @   1.6553 r    (988.51,757.83)                       1.05
  khu_sensor_top/mpr121_controller/i2c_master/n459 (net)     1   0.0037                          0.9250    0.0000     1.6553 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/EN (SNPS_CLOCK_GATE_HIGH_i2c_master_2_0)   0.9250   0.0000   1.6553 r (netlink)                  
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/EN (net)   0.0037         0.9250    0.0000     1.6553 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1448  -0.0008   0.9250  -0.0008 @   1.6545 r (987.32,754.32) d u  1.05
  data arrival time                                                                                                   1.6545                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/i2c_master/clk_gate_delay_reg_reg_0/latch/CK (cglpd1_hd)                0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.6545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7195                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_e_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/a_e_reg_7_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (710.97,387.14)        d              1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a_e_reg_7_/Q (fds2eqd1_hd)    0.1859               0.9250    0.4266 @   1.1766 f    (711.88,387.17)        d              1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a_e[7] (net)     3   0.0123                        0.9250    0.0000     1.1766 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U260/B (nr2bd1_hd)   0.0000   0.1859    0.0000     0.9250    0.0000 @   1.1767 f    (726.48,391.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U260/Y (nr2bd1_hd)            0.2673               0.9250    0.1691 @   1.3458 r    (726.89,391.04)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n244 (net)     2   0.0070                          0.9250    0.0000     1.3458 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U253/C (ao211d1_hd)   0.0000   0.2673   0.0000     0.9250    0.0000 @   1.3458 r    (730.80,391.19)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U253/Y (ao211d1_hd)           0.1733               0.9250    0.1443 @   1.4901 f    (730.83,391.22)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n82 (net)     2   0.0104                           0.9250    0.0000     1.4901 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U4/C (ao21d1_hd)    0.0000    0.1733   -0.0219     0.9250   -0.0235 @   1.4666 f    (742.67,386.99)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U4/Y (ao21d1_hd)              0.3081               0.9250    0.1759 @   1.6425 r    (742.36,387.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n217 (net)     2   0.0075                          0.9250    0.0000     1.6425 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_f2i/U252/A (ivd1_hd)    0.0000    0.3081   -0.0016     0.9250   -0.0016 @   1.6409 r    (745.32,380.03)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/U252/Y (ivd1_hd)              0.1123               0.9250    0.0948 @   1.7356 f    (745.76,380.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/n241 (net)     1   0.0040                          0.9250    0.0000     1.7356 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_2_0)   0.9250   0.0000   1.7356 f (netlink)                       
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/EN (net)   0.0040                 0.9250    0.0000     1.7356 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1123   0.0000   0.9250   0.0000 @   1.7357 f (747.52,376.92) d u       1.05
  data arrival time                                                                                                   1.7357                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0897     1.0147                                            
  data required time                                                                                                  1.0147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0147                                            
  data arrival time                                                                                                  -1.7357                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7210                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (387.18,703.93)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.4542           0.9250    0.5801 @   1.3301 f    (386.28,703.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[3] (net)    10   0.0436                   0.9250    0.0000     1.3301 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U15/A (nd2d1_hd)   0.0000   0.4542   0.0000     0.9250    0.0003 @   1.3303 f    (381.39,696.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U15/Y (nd2d1_hd)           0.3886               0.9250    0.2800 @   1.6103 r    (381.15,696.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n447 (net)     2   0.0177                       0.9250    0.0000     1.6103 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U51/A (ivd1_hd)   0.0000   0.3886   -0.0419     0.9250   -0.0449 @   1.5653 r    (431.60,689.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U51/Y (ivd1_hd)            0.1941               0.9250    0.1681 @   1.7335 f    (432.04,689.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N85 (net)     2   0.0126                        0.9250    0.0000     1.7335 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2_0)   0.9250   0.0000   1.7335 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/EN (net)   0.0126            0.9250    0.0000     1.7335 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1941  -0.0013   0.9250  -0.0013 @   1.7322 f (436.44,703.91) d u  1.05
  data arrival time                                                                                                   1.7322                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0757     1.0007                                            
  data required time                                                                                                  1.0007                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0007                                            
  data arrival time                                                                                                  -1.7322                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7315                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (452.74,415.93)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/Q (fds2eqd1_hd)   0.4509           0.9250    0.5782 @   1.3282 f    (451.84,415.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[3] (net)    11   0.0430                   0.9250    0.0000     1.3282 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U15/A (nd2d1_hd)   0.0000   0.4509  -0.0035     0.9250   -0.0037 @   1.3245 f    (451.79,408.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U15/Y (nd2d1_hd)           0.3988               0.9250    0.2821 @   1.6066 r    (451.55,408.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n449 (net)     2   0.0181                       0.9250    0.0000     1.6066 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U50/A (ivd1_hd)   0.0000   0.3988   -0.0232     0.9250   -0.0247 @   1.5819 r    (456.68,466.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U50/Y (ivd1_hd)            0.1887               0.9250    0.1638 @   1.7457 f    (457.11,466.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/N85 (net)     2   0.0115                        0.9250    0.0000     1.7457 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2_0)   0.9250   0.0000   1.7457 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/EN (net)   0.0115            0.9250    0.0000     1.7457 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1887  -0.0115   0.9250  -0.0123 @   1.7333 f (460.20,499.33) d u  1.05
  data arrival time                                                                                                   1.7333                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0766     1.0016                                            
  data required time                                                                                                  1.0016                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0016                                            
  data arrival time                                                                                                  -1.7333                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7317                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0141   0.9250   0.0000   0.7500 r (958.74,927.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_3_/Q (fds2eqd1_hd)    0.4966               0.9250    0.6010 @   1.3510 f    (957.84,927.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[3] (net)    12   0.0483                        0.9250    0.0000     1.3510 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U66/A (nd2d1_hd)      0.0000    0.4966   -0.0029     0.9250   -0.0031 @   1.3479 f    (957.45,938.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U66/Y (nd2d1_hd)                0.2290               0.9250    0.2026 @   1.5504 r    (957.69,938.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n568 (net)     2   0.0077                            0.9250    0.0000     1.5504 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U73/B (nr2d1_hd)      0.0000    0.2290    0.0000     0.9250    0.0000 @   1.5505 r    (963.12,938.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U73/Y (nr2d1_hd)                0.2810               0.9250    0.2002 @   1.7506 f    (963.71,938.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/N87 (net)     3   0.0260                             0.9250    0.0000     1.7506 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_2_0)   0.9250   0.0000   1.7506 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/EN (net)   0.0260                 0.9250    0.0000     1.7506 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2810  -0.0200   0.9250  -0.0213 @   1.7293 f (925.28,880.92) d u       1.05
  data arrival time                                                                                                   1.7293                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0667     0.9917                                            
  data required time                                                                                                  0.9917                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9917                                            
  data arrival time                                                                                                  -1.7293                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7376                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (329.05,333.70)       d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/Q (fds2eqd1_hd)   0.4076               0.9250    0.5558 @   1.3058 f    (329.96,333.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[3] (net)    10   0.0382                       0.9250    0.0000     1.3058 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U16/A (nd2d1_hd)     0.0000    0.4076    0.0000     0.9250    0.0013 @   1.3071 f    (321.99,340.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U16/Y (nd2d1_hd)               0.5827               0.9250    0.3504 @   1.6575 r    (321.75,341.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n447 (net)     2   0.0287                           0.9250    0.0000     1.6575 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U51/A (ivd1_hd)      0.0000    0.5827   -0.0610     0.9250   -0.0652 @   1.5923 r    (428.96,344.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U51/Y (ivd1_hd)                0.1913               0.9250    0.1532 @   1.7455 f    (429.39,344.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N85 (net)     2   0.0067                            0.9250    0.0000     1.7455 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2_0)   0.9250   0.0000   1.7455 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/EN (net)   0.0067                0.9250    0.0000     1.7455 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1913  -0.0013   0.9250  -0.0014 @   1.7441 f (435.12,343.92) d u      1.05
  data arrival time                                                                                                   1.7441                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0762     1.0012                                            
  data required time                                                                                                  1.0012                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0012                                            
  data arrival time                                                                                                  -1.7441                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7429                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (682.47,563.97)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_1_/QN (fds2d1_hd)   0.4308             0.9250    0.7449 @   1.4949 f    (690.24,563.96)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n55 (net)     9   0.0438                         0.9250    0.0000     1.4949 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U76/A (nr2ad1_hd)   0.0000   0.4308  -0.0027     0.9250   -0.0029 @   1.4920 f    (691.19,566.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U76/Y (nr2ad1_hd)           0.3988               0.9250    0.2625 @   1.7544 r    (691.48,567.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/N87 (net)     3   0.0256                         0.9250    0.0000     1.7544 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_2_0)   0.9250   0.0000   1.7544 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/EN (net)   0.0256             0.9250    0.0000     1.7544 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3988  -0.0706   0.9250  -0.0757 @   1.6788 r (637.52,564.12) d u   1.05
  data arrival time                                                                                                   1.6788                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.6788                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7438                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (784.07,967.30)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.5366             0.9250    0.6199 @   1.3699 f    (783.16,967.27)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[3] (net)    12   0.0530                     0.9250    0.0000     1.3699 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U15/A (nd2d1_hd)   0.0000    0.5366    0.0000     0.9250    0.0010 @   1.3709 f    (773.87,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U15/Y (nd2d1_hd)             0.3530               0.9250    0.2827 @   1.6536 r    (773.63,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n447 (net)     2   0.0156                         0.9250    0.0000     1.6536 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U51/A (ivd1_hd)    0.0000    0.3530   -0.0385     0.9250   -0.0413 @   1.6123 r    (793.28,920.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U51/Y (ivd1_hd)              0.1777               0.9250    0.1550 @   1.7673 f    (793.72,920.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N85 (net)     2   0.0115                          0.9250    0.0000     1.7673 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2_0)   0.9250   0.0000   1.7673 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/EN (net)   0.0115              0.9250    0.0000     1.7673 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1777   0.0000   0.9250   0.0001 @   1.7674 f (797.68,919.91) d u    1.05
  data arrival time                                                                                                   1.7674                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0785     1.0035                                            
  data required time                                                                                                  1.0035                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0035                                            
  data arrival time                                                                                                  -1.7674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.7639                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (464.52,412.77)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/Q (fds2d1_hd)   0.1381             0.9250    0.3965 @   1.1465 f    (455.81,412.77)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[1] (net)     2   0.0070                   0.9250    0.0000     1.1465 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/A (nd2d1_hd)   0.0000   0.1381  -0.0004    0.9250   -0.0004 @   1.1460 f    (454.43,405.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/Y (nd2d1_hd)          0.3302               0.9250    0.1807 @   1.3267 r    (454.19,405.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n470 (net)     2   0.0155                       0.9250    0.0000     1.3267 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U6/B (nr2d4_hd)   0.0000   0.3302    0.0000     0.9250    0.0001 @   1.3268 r    (452.44,387.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U6/Y (nr2d4_hd)            0.3257               0.9250    0.2394 @   1.5663 f    (452.63,387.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n89 (net)    31   0.1144                        0.9250    0.0000     1.5663 f    [0.06,0.11]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U364/A (scg14d1_hd)   0.0000   0.3260   0.0000   0.9250   0.0025 @   1.5687 f    (453.29,361.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U364/Y (scg14d1_hd)        0.1757               0.9250    0.2823 @   1.8510 f    (454.22,362.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n778 (net)     1   0.0093                       0.9250    0.0000     1.8510 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5_0)   0.9250   0.0000   1.8510 f (netlink)           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/EN (net)   0.0093          0.9250    0.0000     1.8510 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1757  -0.0291   0.9250  -0.0313 @   1.8197 f (458.88,343.92) d u  1.05
  data arrival time                                                                                                   1.8197                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0789     1.0039                                            
  data required time                                                                                                  1.0039                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0039                                            
  data arrival time                                                                                                  -1.8197                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8158                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.78,639.14)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1769             0.9250    0.4209 @   1.1709 f    (863.68,639.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)     3   0.0113                     0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/A (nd2d1_hd)   0.0000   0.1769   -0.0009     0.9250   -0.0009 @   1.1700 f    (865.39,650.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/Y (nd2d1_hd)            0.3107               0.9250    0.1812 @   1.3512 r    (865.15,650.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n468 (net)     2   0.0142                         0.9250    0.0000     1.3512 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U3/B (nr2d4_hd)    0.0000    0.3107    0.0000     0.9250    0.0001 @   1.3513 r    (866.92,646.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U3/Y (nr2d4_hd)              0.3103               0.9250    0.2283 @   1.5796 f    (867.11,646.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n87 (net)    31   0.1090                          0.9250    0.0000     1.5796 f    [0.05,0.11]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U365/A (scg14d1_hd)   0.0000   0.3106  -0.0020    0.9250   -0.0006 @   1.5790 f    (901.40,633.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U365/Y (scg14d1_hd)          0.1491               0.9250    0.2627 @   1.8417 f    (900.46,631.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n774 (net)     1   0.0069                         0.9250    0.0000     1.8417 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5_0)   0.9250   0.0000   1.8417 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/EN (net)   0.0069            0.9250    0.0000     1.8417 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1491  -0.0146   0.9250  -0.0157 @   1.8260 f (914.72,631.91) d u  1.05
  data arrival time                                                                                                   1.8260                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0834     1.0084                                            
  data required time                                                                                                  1.0084                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0084                                            
  data arrival time                                                                                                  -1.8260                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8176                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (367.39,700.91)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1852           0.9250    0.4262 @   1.1762 f    (366.48,700.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[1] (net)     3   0.0122                   0.9250    0.0000     1.1762 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/A (nd2d1_hd)   0.0000   0.1852  -0.0012    0.9250   -0.0012 @   1.1750 f    (368.73,708.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/Y (nd2d1_hd)          0.3070               0.9250    0.1812 @   1.3562 r    (368.97,708.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n468 (net)     2   0.0139                       0.9250    0.0000     1.3562 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U3/B (nr2d4_hd)   0.0000   0.3070    0.0000     0.9250    0.0000 @   1.3563 r    (366.76,715.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U3/Y (nr2d4_hd)            0.3013               0.9250    0.2226 @   1.5789 f    (366.57,714.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n87 (net)    31   0.1048                        0.9250    0.0000     1.5789 f    [0.05,0.10]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U366/A (scg14d1_hd)   0.0000   0.3026  -0.0009   0.9250   0.0023 @   1.5811 f    (378.48,771.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U366/Y (scg14d1_hd)        0.1315               0.9250    0.2505 @   1.8316 f    (379.42,773.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n775 (net)     1   0.0053                       0.9250    0.0000     1.8316 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5_0)   0.9250   0.0000   1.8316 f (netlink)           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/EN (net)   0.0053          0.9250    0.0000     1.8316 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1315   0.0000   0.9250   0.0000 @   1.8316 f (376.60,783.11) d u  1.05
  data arrival time                                                                                                   1.8316                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0864     1.0114                                            
  data required time                                                                                                  1.0114                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0114                                            
  data arrival time                                                                                                  -1.8316                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8202                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (777.91,945.71)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/Q (fds2eqd1_hd)   0.1902             0.9250    0.4294 @   1.1794 f    (777.00,945.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[1] (net)     3   0.0128                     0.9250    0.0000     1.1794 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/A (nd2d1_hd)   0.0000   0.1902   -0.0015     0.9250   -0.0016 @   1.1778 f    (770.89,948.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/Y (nd2d1_hd)            0.3049               0.9250    0.1812 @   1.3590 r    (771.13,948.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n468 (net)     2   0.0137                         0.9250    0.0000     1.3590 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U6/B (nr2d4_hd)    0.0000    0.3049    0.0000     0.9250    0.0000 @   1.3591 r    (768.36,952.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U6/Y (nr2d4_hd)              0.3133               0.9250    0.2275 @   1.5866 f    (768.55,952.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n87 (net)    31   0.1102                          0.9250    0.0000     1.5866 f    [0.06,0.11]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U365/A (scg14d1_hd)   0.0000   0.3141   0.0000    0.9250    0.0032 @   1.5898 f    (737.97,985.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U365/Y (scg14d1_hd)          0.1366               0.9250    0.2565 @   1.8463 f    (738.90,984.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n773 (net)     1   0.0057                         0.9250    0.0000     1.8463 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5_0)   0.9250   0.0000   1.8463 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/EN (net)   0.0057            0.9250    0.0000     1.8463 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1366  -0.0052   0.9250  -0.0055 @   1.8407 f (731.24,988.92) d u  1.05
  data arrival time                                                                                                   1.8407                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0856     1.0106                                            
  data required time                                                                                                  1.0106                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0106                                            
  data arrival time                                                                                                  -1.8407                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8302                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (701.29,523.93)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fds2eqd1_hd)   0.1916               0.9250    0.4303 @   1.1803 f    (702.20,523.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0129                       0.9250    0.0000     1.1803 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U72/B (scg22d1_hd)   0.0000   0.1916  -0.0172    0.9250   -0.0184 @   1.1618 f    (703.95,535.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U72/Y (scg22d1_hd)          0.3052               0.9250    0.3458 @   1.5076 f    (702.39,535.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n317 (net)     5   0.0215                        0.9250    0.0000     1.5076 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U513/B (or3d1_hd)   0.0000   0.3052   0.0000     0.9250    0.0001 @   1.5077 f    (702.16,520.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U513/Y (or3d1_hd)           0.1771               0.9250    0.3506 @   1.8583 f    (703.52,520.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1060 (net)     1   0.0096                       0.9250    0.0000     1.8583 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_6_0)   0.9250   0.0000   1.8583 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/EN (net)   0.0096             0.9250    0.0000     1.8583 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1771  -0.0154   0.9250  -0.0165 @   1.8418 f (736.52,520.92) d u   1.05
  data arrival time                                                                                                   1.8418                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0786     1.0036                                            
  data required time                                                                                                  1.0036                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0036                                            
  data arrival time                                                                                                  -1.8418                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8381                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (788.36,952.77)       d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_0_/QN (fds2d1_hd)   0.6103              0.9250    0.6873 @   1.4373 r    (780.60,952.76)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n58 (net)     7   0.0318                          0.9250    0.0000     1.4373 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U52/A (nr2ad1_hd)   0.0000   0.6103   -0.0443     0.9250   -0.0469 @   1.3904 r    (767.77,955.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U52/Y (nr2ad1_hd)            0.6635               0.9250    0.4849 @   1.8754 f    (767.48,955.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/N61 (net)    13   0.0666                          0.9250    0.0000     1.8754 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3_0)   0.9250   0.0000   1.8754 f (netlink)                  
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/EN (net)   0.0666                 0.9250    0.0000     1.8754 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch/EN (cglpd1_hd)   0.0000   0.6635  -0.0591   0.9250  -0.0633 @   1.8121 f (729.92,970.32) d u       1.05
  data arrival time                                                                                                   1.8121                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_R_40_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0489     0.9739                                            
  data required time                                                                                                  0.9739                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9739                                            
  data arrival time                                                                                                  -1.8121                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8382                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (387.18,703.93)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_3_/Q (fds2eqd1_hd)   0.4542           0.9250    0.5801 @   1.3301 f    (386.28,703.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[3] (net)    10   0.0436                   0.9250    0.0000     1.3301 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U125/A (clknd2d4_hd)   0.0000   0.4542   0.0000   0.9250   0.0001 @   1.3302 f   (387.73,708.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U125/Y (clknd2d4_hd)       0.6165               0.9250    0.3642 @   1.6944 r    (388.08,707.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n391 (net)    33   0.1310                       0.9250    0.0000     1.6944 r    [0.05,0.13]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U50/A (nd2d1_hd)   0.0000   0.6170   0.0000     0.9250    0.0026 @   1.6969 r    (413.07,722.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U50/Y (nd2d1_hd)           0.1079               0.9250    0.1584 @   1.8554 f    (412.83,722.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n838 (net)     1   0.0055                       0.9250    0.0000     1.8554 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1_0)   0.9250   0.0000   1.8554 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/EN (net)   0.0055              0.9250    0.0000     1.8554 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1079   0.0000   0.9250   0.0000 @   1.8554 f (412.68,729.72) d u    1.05
  data arrival time                                                                                                   1.8554                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0905     1.0155                                            
  data required time                                                                                                  1.0155                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0155                                            
  data arrival time                                                                                                  -1.8554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8399                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_pstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_pstate_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (965.24,444.80)        d              1.05
  khu_sensor_top/mpr121_controller/r_pstate_reg_1_/Q (fd4qd1_hd)            0.1751               0.9250    0.4315 @   1.1815 f    (955.20,445.14)        d              1.05
  khu_sensor_top/mpr121_controller/r_pstate[1] (net)     3   0.0112                              0.9250    0.0000     1.1815 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U195/B (nr2d1_hd)              0.0000    0.1751   -0.0006     0.9250   -0.0006 @   1.1808 f    (948.16,448.42)                       1.05
  khu_sensor_top/mpr121_controller/U195/Y (nr2d1_hd)                        0.3883               0.9250    0.2185 @   1.3993 r    (947.57,448.44)                       1.05
  khu_sensor_top/mpr121_controller/n200 (net)     2     0.0120                                   0.9250    0.0000     1.3993 r    [0.01,0.01]                           
  khu_sensor_top/mpr121_controller/U6/B (nd2d1_hd)                0.0000    0.3883   -0.0516     0.9250   -0.0554 @   1.3439 r    (946.84,444.83)                       1.05
  khu_sensor_top/mpr121_controller/U6/Y (nd2d1_hd)                          0.1648               0.9250    0.1470 @   1.4909 f    (947.43,444.60)                       1.05
  khu_sensor_top/mpr121_controller/n180 (net)     2     0.0080                                   0.9250    0.0000     1.4909 f    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U194/A (ivd1_hd)               0.0000    0.1648   -0.0091     0.9250   -0.0097 @   1.4812 f    (949.92,434.41)                       1.05
  khu_sensor_top/mpr121_controller/U194/Y (ivd1_hd)                         0.1646               0.9250    0.1118 @   1.5930 r    (950.35,434.27)                       1.05
  khu_sensor_top/mpr121_controller/n84 (net)     2      0.0065                                   0.9250    0.0000     1.5930 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U24/A (scg9d1_hd)              0.0000    0.1646   -0.0047     0.9250   -0.0051 @   1.5879 r    (948.18,426.93)                       1.05
  khu_sensor_top/mpr121_controller/U24/Y (scg9d1_hd)                        0.1217               0.9250    0.1873 @   1.7753 r    (946.40,426.98)                       1.05
  khu_sensor_top/mpr121_controller/n210 (net)     1     0.0035                                   0.9250    0.0000     1.7753 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/EN (SNPS_CLOCK_GATE_HIGH_mpr121_controller_0_0)   0.9250   0.0000   1.7753 r (netlink)                 
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/EN (net)   0.0035               0.9250    0.0000     1.7753 r    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1217   0.0000   0.9250   0.0000 @   1.7753 r (946.40,423.11) d u     1.05
  data arrival time                                                                                                   1.7753                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_addr_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.7753                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8403                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1qd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r  (975.93,635.76)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1qd1_hd)     0.4946               0.9250    0.6312 @   1.3812 r    (969.72,635.90)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0252                       0.9250    0.0000     1.3812 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U20/B (scg9d1_hd)   0.0000    0.4946   -0.0498     0.9250   -0.0534 @   1.3278 r    (941.64,606.55)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U20/Y (scg9d1_hd)             0.1217               0.9250    0.2522 @   1.5801 r    (944.20,606.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n361 (net)     1   0.0032                          0.9250    0.0000     1.5801 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U73/A (nd2d1_hd)    0.0000    0.1217    0.0000     0.9250    0.0000 @   1.5801 r    (945.91,607.26)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U73/Y (nd2d1_hd)              0.5371               0.9250    0.2868 @   1.8669 f    (945.67,607.44)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n13 (net)     9   0.0426                           0.9250    0.0000     1.8669 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2_0)   0.9250   0.0000   1.8669 f (netlink)                     
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/EN (net)   0.0426               0.9250    0.0000     1.8669 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.5371  -0.0405   0.9250  -0.0426 @   1.8243 f (973.24,639.11) d u     1.05
  data arrival time                                                                                                   1.8243                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_m_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0548     0.9798                                            
  data required time                                                                                                  0.9798                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9798                                            
  data arrival time                                                                                                  -1.8243                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8445                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_lstate_reg_0_/CK (fd1qd1_hd)   0.0000   0.7000  -0.0016    0.9250    0.0000     0.7500 r    (754.07,189.35)        d              1.05
  khu_sensor_top/ads1292_controller/r_lstate_reg_0_/Q (fd1qd1_hd)           0.2099               0.9250    0.4412 @   1.1912 f    (760.28,189.50)        d              1.05
  khu_sensor_top/ads1292_controller/r_lstate[0] (net)     4   0.0154                             0.9250    0.0000     1.1912 f    [0.00,0.02]                           
  khu_sensor_top/ads1292_controller/U482/D (nd4d1_hd)             0.0000    0.2099    0.0000     0.9250    0.0000 @   1.1912 f    (758.52,204.01)                       1.05
  khu_sensor_top/ads1292_controller/U482/Y (nd4d1_hd)                       0.1602               0.9250    0.1609 @   1.3522 r    (756.95,203.75)                       1.05
  khu_sensor_top/ads1292_controller/n541 (net)     1    0.0038                                   0.9250    0.0000     1.3522 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U481/B (or2d1_hd)             0.0000    0.1602   -0.0011     0.9250   -0.0011 @   1.3510 r    (759.38,207.22)                       1.05
  khu_sensor_top/ads1292_controller/U481/Y (or2d1_hd)                       0.4311               0.9250    0.2953 @   1.6463 r    (760.25,207.30)                       1.05
  khu_sensor_top/ads1292_controller/n298 (net)     2    0.0217                                   0.9250    0.0000     1.6463 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U127/C (nr3d4_hd)             0.0000    0.4311    0.0000     0.9250    0.0001 @   1.6465 r    (765.87,224.88)                       1.05
  khu_sensor_top/ads1292_controller/U127/Y (nr3d4_hd)                       0.1469               0.9250    0.2073 @   1.8538 f    (766.89,225.82)                       1.05
  khu_sensor_top/ads1292_controller/n1 (net)     1      0.0498                                   0.9250    0.0000     1.8538 f    [0.05,0.05]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0_0)   0.9250   0.0000   1.8538 f (netlink)           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (net)   0.0498          0.9250    0.0000     1.8538 f    [0.05,0.05]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1470  -0.0007   0.9250   0.0021 @   1.8559 f (872.04,408.71) d u  1.05
  data arrival time                                                                                                   1.8559                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0838     1.0088                                            
  data required time                                                                                                  1.0088                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0088                                            
  data arrival time                                                                                                  -1.8559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8471                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (430.80,394.47)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_0_/QN (fds2d1_hd)   0.5281            0.9250    0.6531 @   1.4031 r    (438.56,394.48)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n60 (net)     6   0.0272                        0.9250    0.0000     1.4031 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U51/A (nr2ad1_hd)   0.0000   0.5282  -0.0035    0.9250   -0.0032 @   1.3999 r    (455.81,391.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U51/Y (nr2ad1_hd)          0.6223               0.9250    0.4389 @   1.8388 f    (455.52,391.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/N61 (net)    13   0.0615                        0.9250    0.0000     1.8388 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3_0)   0.9250   0.0000   1.8388 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/EN (net)   0.0615            0.9250    0.0000     1.8388 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.6222   0.0000   0.9250   0.0001 @   1.8389 f (452.72,384.12) d u  1.05
  data arrival time                                                                                                   1.8389                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0508     0.9758                                            
  data required time                                                                                                  0.9758                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9758                                            
  data arrival time                                                                                                  -1.8389                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8631                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (422.88,916.77)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_0_/QN (fds2d1_hd)   0.5317            0.9250    0.6546 @   1.4046 r    (430.64,916.76)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n58 (net)     6   0.0274                        0.9250    0.0000     1.4046 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U51/A (nr2ad1_hd)   0.0000   0.5317   0.0000    0.9250    0.0007 @   1.4053 r    (445.25,902.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U51/Y (nr2ad1_hd)          0.6161               0.9250    0.4377 @   1.8430 f    (444.96,902.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/N61 (net)    13   0.0610                        0.9250    0.0000     1.8430 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3_0)   0.9250   0.0000   1.8430 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/EN (net)   0.0610               0.9250    0.0000     1.8430 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch/EN (cglpd1_hd)   0.0000   0.6158  -0.0020   0.9250  -0.0017 @   1.8413 f (443.04,927.11) d u     1.05
  data arrival time                                                                                                   1.8413                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_42_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0511     0.9761                                            
  data required time                                                                                                  0.9761                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9761                                            
  data arrival time                                                                                                  -1.8413                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8652                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (723.78,650.51)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/Q (fds2eqd1_hd)   0.1742               0.9250    0.4191 @   1.1691 f    (722.88,650.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard (net)     3   0.0110                       0.9250    0.0000     1.1691 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U69/B (scg22d1_hd)   0.0000   0.1742   0.0000    0.9250    0.0000 @   1.1692 f    (711.46,653.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U69/Y (scg22d1_hd)          0.3564               0.9250    0.3656 @   1.5347 f    (713.02,653.69)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n315 (net)     5   0.0260                        0.9250    0.0000     1.5347 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U509/B (or3d1_hd)   0.0000   0.3564   0.0000     0.9250    0.0001 @   1.5348 f    (710.97,646.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U509/Y (or3d1_hd)           0.1574               0.9250    0.3441 @   1.8789 f    (712.32,646.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1056 (net)     1   0.0076                       0.9250    0.0000     1.8789 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_6_0)   0.9250   0.0000   1.8789 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/EN (net)   0.0076             0.9250    0.0000     1.8789 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1574  -0.0014   0.9250  -0.0014 @   1.8775 f (720.24,628.92) d u   1.05
  data arrival time                                                                                                   1.8775                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0820     1.0070                                            
  data required time                                                                                                  1.0070                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0070                                            
  data arrival time                                                                                                  -1.8775                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8705                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (535.47,228.74)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/Q (fds2eqd1_hd)       0.1441               0.9250    0.3989 @   1.1489 f    (534.56,228.77)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard (net)     3   0.0078                           0.9250    0.0000     1.1489 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U68/B (scg22d1_hd)    0.0000    0.1441    0.0000     0.9250    0.0000 @   1.1489 f    (532.38,239.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U68/Y (scg22d1_hd)              0.3277               0.9250    0.3431 @   1.4920 f    (533.93,239.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n315 (net)     5   0.0234                            0.9250    0.0000     1.4920 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U507/B (or3d1_hd)     0.0000    0.3277    0.0000     0.9250    0.0001 @   1.4921 f    (534.59,221.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U507/Y (or3d1_hd)               0.2218               0.9250    0.3840 @   1.8761 f    (533.24,221.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1054 (net)     1   0.0147                           0.9250    0.0000     1.8761 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_6_0)   0.9250   0.0000   1.8761 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/EN (net)   0.0147                 0.9250    0.0000     1.8761 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.2218  -0.0033   0.9250  -0.0034 @   1.8726 f (479.12,211.32) d u       1.05
  data arrival time                                                                                                   1.8726                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0710     0.9960                                            
  data required time                                                                                                  0.9960                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9960                                            
  data arrival time                                                                                                  -1.8726                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8766                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (844.84,646.47)       d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_0_/QN (fds2d1_hd)   0.5449              0.9250    0.6601 @   1.4101 r    (852.60,646.48)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n58 (net)     7   0.0281                          0.9250    0.0000     1.4101 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U52/A (nr2ad1_hd)   0.0000   0.5449    0.0000     0.9250    0.0006 @   1.4107 r    (865.45,658.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U52/Y (nr2ad1_hd)            0.6343               0.9250    0.4484 @   1.8591 f    (865.16,657.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/N61 (net)    13   0.0627                          0.9250    0.0000     1.8591 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3_0)   0.9250   0.0000   1.8591 f (netlink)                  
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/EN (net)   0.0627                 0.9250    0.0000     1.8591 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch/EN (cglpd1_hd)   0.0000   0.6335  -0.0053   0.9250  -0.0041 @   1.8550 f (901.08,650.53) d u       1.05
  data arrival time                                                                                                   1.8550                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_41_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0503     0.9753                                            
  data required time                                                                                                  0.9753                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9753                                            
  data arrival time                                                                                                  -1.8550                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8797                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0141   0.9250   0.0000   0.7500 r    (990.42,970.34)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fds2eqd1_hd)       0.2319               0.9250    0.4561 @   1.2061 f    (989.52,970.37)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0176                           0.9250    0.0000     1.2061 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U69/B (scg22d1_hd)    0.0000    0.2319   -0.0115     0.9250   -0.0123 @   1.1939 f    (970.61,967.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U69/Y (scg22d1_hd)              0.3122               0.9250    0.3605 @   1.5544 f    (972.17,967.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n315 (net)     5   0.0221                            0.9250    0.0000     1.5544 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U507/B (or3d1_hd)     0.0000    0.3122   -0.0019     0.9250   -0.0020 @   1.5524 f    (957.80,970.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U507/Y (or3d1_hd)               0.1617               0.9250    0.3400 @   1.8924 f    (959.16,970.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1054 (net)     1   0.0080                           0.9250    0.0000     1.8924 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_6_0)   0.9250   0.0000   1.8924 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/EN (net)   0.0080                 0.9250    0.0000     1.8924 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch/EN (cglpd1_hd)   0.0000   0.1617   0.0000   0.9250   0.0001 @   1.8925 f (969.28,984.72) d u       1.05
  data arrival time                                                                                                   1.8925                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_m_reg_2/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0813     1.0063                                            
  data required time                                                                                                  1.0063                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0063                                            
  data arrival time                                                                                                  -1.8925                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8862                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (364.36,711.27)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_0_/QN (fds2d1_hd)   0.5266            0.9250    0.6525 @   1.4025 r    (372.12,711.28)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n58 (net)     7   0.0271                        0.9250    0.0000     1.4025 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U52/A (nr2ad1_hd)   0.0000   0.5266  -0.0015    0.9250   -0.0010 @   1.4015 r    (365.61,708.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U52/Y (nr2ad1_hd)          0.6616               0.9250    0.4591 @   1.8605 f    (365.32,708.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/N61 (net)    13   0.0667                        0.9250    0.0000     1.8605 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3_0)   0.9250   0.0000   1.8605 f (netlink)                
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/EN (net)   0.0667               0.9250    0.0000     1.8605 f    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch/EN (cglpd1_hd)   0.0000   0.6616   0.0000   0.9250   0.0001 @   1.8607 f (362.08,718.32) d u     1.05
  data arrival time                                                                                                   1.8607                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_43_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0490     0.9740                                            
  data required time                                                                                                  0.9740                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9740                                            
  data arrival time                                                                                                  -1.8607                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.8867                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (535.47,228.74)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard_reg/Q (fds2eqd1_hd)       0.1441               0.9250    0.3989 @   1.1489 f    (534.56,228.77)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/guard (net)     3   0.0078                           0.9250    0.0000     1.1489 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U347/A (ad4d1_hd)     0.0000    0.1441    0.0000     0.9250    0.0000 @   1.1489 f    (531.91,239.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U347/Y (ad4d1_hd)               0.0994               0.9250    0.2232 @   1.3721 f    (529.30,239.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n300 (net)     1   0.0031                            0.9250    0.0000     1.3721 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U341/C (scg7d1_hd)    0.0000    0.0994    0.0000     0.9250    0.0000 @   1.3722 f    (527.11,242.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U341/Y (scg7d1_hd)              0.2040               0.9250    0.3388 @   1.7110 f    (525.10,243.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n282 (net)     2   0.0116                            0.9250    0.0000     1.7110 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U340/A (ivd1_hd)      0.0000    0.2040   -0.0124     0.9250   -0.0132 @   1.6977 f    (501.56,240.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U340/Y (ivd1_hd)                0.1820               0.9250    0.1252 @   1.8230 r    (501.12,239.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n288 (net)     2   0.0070                            0.9250    0.0000     1.8230 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U470/B (nd2bd1_hd)    0.0000    0.1820    0.0000     0.9250    0.0000 @   1.8230 r    (496.60,243.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U470/Y (nd2bd1_hd)              0.1247               0.9250    0.1025 @   1.9255 f    (495.69,243.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1028 (net)     1   0.0058                           0.9250    0.0000     1.9255 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_7_0)   0.9250   0.0000   1.9255 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/EN (net)   0.0058                 0.9250    0.0000     1.9255 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1247   0.0000   0.9250   0.0000 @   1.9255 f (482.64,235.91) d u       1.05
  data arrival time                                                                                                   1.9255                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0876     1.0126                                            
  data required time                                                                                                  1.0126                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0126                                            
  data arrival time                                                                                                  -1.9255                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9129                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (713.72,243.20)        d              1.05
  khu_sensor_top/ads1292_controller/r_data_counter_reg_3_/Q (fd4qd1_hd)     0.2617               0.9250    0.4848 @   1.2348 f    (723.76,243.54)        d              1.05
  khu_sensor_top/ads1292_controller/r_data_counter[3] (net)     4   0.0210                       0.9250    0.0000     1.2348 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U59/B (nd2d1_hd)              0.0000    0.2617   -0.0024     0.9250   -0.0025 @   1.2323 f    (738.28,254.41)                       1.05
  khu_sensor_top/ads1292_controller/U59/Y (nd2d1_hd)                        0.4868               0.9250    0.2855 @   1.5178 r    (738.87,254.64)                       1.05
  khu_sensor_top/ads1292_controller/n228 (net)     4    0.0238                                   0.9250    0.0000     1.5178 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U341/C (nd4d1_hd)             0.0000    0.4868   -0.0487     0.9250   -0.0522 @   1.4656 r    (741.22,218.07)                       1.05
  khu_sensor_top/ads1292_controller/U341/Y (nd4d1_hd)                       0.1990               0.9250    0.1933 @   1.6589 f    (740.23,218.15)                       1.05
  khu_sensor_top/ads1292_controller/n302 (net)     1    0.0058                                   0.9250    0.0000     1.6589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U340/A (nr2d1_hd)             0.0000    0.1990   -0.0331     0.9250   -0.0356 @   1.6234 f    (749.32,218.39)                       1.05
  khu_sensor_top/ads1292_controller/U340/Y (nr2d1_hd)                       0.1832               0.9250    0.1244 @   1.7478 r    (749.57,218.04)                       1.05
  khu_sensor_top/ads1292_controller/n299 (net)     1    0.0038                                   0.9250    0.0000     1.7478 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U337/A (ao21d1_hd)            0.0000    0.1832    0.0000     0.9250    0.0000 @   1.7478 r    (750.67,214.41)                       1.05
  khu_sensor_top/ads1292_controller/U337/Y (ao21d1_hd)                      0.1874               0.9250    0.1792 @   1.9270 f    (750.04,214.48)                       1.05
  khu_sensor_top/ads1292_controller/N985 (net)     4    0.0167                                   0.9250    0.0000     1.9270 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_3_0)   0.9250   0.0000   1.9270 f (netlink)                     
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/EN (net)   0.0167                    0.9250    0.0000     1.9270 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1874   0.0000   0.9250   0.0001 @   1.9270 f (751.04,189.73) d u          1.05
  data arrival time                                                                                                   1.9270                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_r_lstate_reg_0/latch/CK (cglpd1_hd)                           0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0769     1.0019                                            
  data required time                                                                                                  1.0019                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0019                                            
  data arrival time                                                                                                  -1.9270                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9252                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (322.89,326.51)       d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/Q (fds2eqd1_hd)   0.1884               0.9250    0.4282 @   1.1782 f    (323.80,326.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[1] (net)     3   0.0126                       0.9250    0.0000     1.1782 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/A (nd2d1_hd)    0.0000    0.1884    0.0000     0.9250    0.0001 @   1.1783 f    (315.83,343.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/Y (nd2d1_hd)              0.4336               0.9250    0.2367 @   1.4150 r    (315.59,343.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n468 (net)     2   0.0213                           0.9250    0.0000     1.4150 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U4/B (nr2d4_hd)      0.0000    0.4336    0.0000     0.9250    0.0001 @   1.4151 r    (312.96,351.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U4/Y (nr2d4_hd)                0.3489               0.9250    0.2698 @   1.6849 f    (313.15,351.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n87 (net)    31   0.1164                            0.9250    0.0000     1.6849 f    [0.06,0.12]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U360/A (scg14d1_hd)   0.0000   0.3495   -0.0013     0.9250    0.0000 @   1.6849 f    (328.08,382.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U360/Y (scg14d1_hd)            0.1319               0.9250    0.2633 @   1.9482 f    (327.14,384.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n768 (net)     1   0.0053                           0.9250    0.0000     1.9482 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5_0)   0.9250   0.0000   1.9482 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/EN (net)   0.0053              0.9250    0.0000     1.9482 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1319  -0.0015   0.9250  -0.0015 @   1.9467 f (333.92,384.12) d u    1.05
  data arrival time                                                                                                   1.9467                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0864     1.0114                                            
  data required time                                                                                                  1.0114                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0114                                            
  data arrival time                                                                                                  -1.9467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9353                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/CK (fds2d1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r  (302.76,322.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/QN (fds2d1_hd)    0.3822               0.9250    0.7212 @   1.4712 f    (310.52,322.48)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n58 (net)     7   0.0382                            0.9250    0.0000     1.4712 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U52/A (nr2ad1_hd)    0.0000    0.3822    0.0000     0.9250    0.0010 @   1.4722 f    (315.89,348.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U52/Y (nr2ad1_hd)              0.9242               0.9250    0.4745 @   1.9467 r    (315.60,348.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N61 (net)    13   0.0662                            0.9250    0.0000     1.9467 r    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3_0)   0.9250   0.0000   1.9467 r (netlink)                    
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/EN (net)   0.0662                   0.9250    0.0000     1.9467 r    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch/EN (cglpd1_hd)   0.0000   0.9232  -0.0708   0.9250  -0.0752 @   1.8715 r (305.76,376.92) d u         1.05
  data arrival time                                                                                                   1.8715                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_R_45_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.8715                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9365                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (652.02,628.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2793            0.9250    0.4843 @   1.2343 f    (652.92,628.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0231                    0.9250    0.0000     1.2343 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/A (nd2d1_hd)   0.0000   0.2793   -0.0022     0.9250   -0.0020 @   1.2323 f    (653.41,639.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/Y (nd2d1_hd)            0.2221               0.9250    0.1571 @   1.3894 r    (653.65,639.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n614 (net)     2   0.0076                        0.9250    0.0000     1.3894 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U195/C (scg12d1_hd)   0.0000   0.2221  -0.0008   0.9250   -0.0008 @   1.3886 r    (654.68,643.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U195/Y (scg12d1_hd)         0.1115               0.9250    0.1033 @   1.4920 f    (654.10,643.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n596 (net)     1   0.0048                        0.9250    0.0000     1.4920 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place27/A (ivd2_hd)   0.0000   0.1115   0.0000   0.9250   0.0000 @   1.4920 f (652.42,643.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place27/Y (ivd2_hd)     0.6960               0.9250    0.3170 @   1.8090 r    (652.91,643.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n33 (net)    19   0.0779                         0.9250    0.0000     1.8090 r    [0.03,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U910/A (oa21d1_hd)   0.0000   0.6958   0.0000    0.9250    0.0002 @   1.8092 r    (658.66,646.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U910/Y (oa21d1_hd)          0.1438               0.9250    0.1650 @   1.9742 f    (658.06,646.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1149 (net)     1   0.0043                       0.9250    0.0000     1.9742 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_1_0)   0.9250   0.0000   1.9742 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/EN (net)   0.0043               0.9250    0.0000     1.9742 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1438  -0.0039   0.9250  -0.0042 @   1.9701 f (655.12,646.32) d u     1.05
  data arrival time                                                                                                   1.9701                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0843     1.0093                                            
  data required time                                                                                                  1.0093                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0093                                            
  data arrival time                                                                                                  -1.9701                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9607                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (322.89,326.51)       d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_1_/Q (fds2eqd1_hd)   0.1884               0.9250    0.4282 @   1.1782 f    (323.80,326.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[1] (net)     3   0.0126                       0.9250    0.0000     1.1782 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/A (nd2d1_hd)    0.0000    0.1884    0.0000     0.9250    0.0001 @   1.1783 f    (315.83,343.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U114/Y (nd2d1_hd)              0.4336               0.9250    0.2367 @   1.4150 r    (315.59,343.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n468 (net)     2   0.0213                           0.9250    0.0000     1.4150 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U510/B (nr2d4_hd)    0.0000    0.4336    0.0000     0.9250    0.0001 @   1.4151 r    (316.92,351.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U510/Y (nr2d4_hd)              0.3051               0.9250    0.2458 @   1.6608 f    (317.11,351.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/N12 (net)    26   0.0946                            0.9250    0.0000     1.6608 f    [0.05,0.09]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U23/A (nd2d1_hd)     0.0000    0.3063   -0.0009     0.9250    0.0000 @   1.6608 f    (322.97,379.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U23/Y (nd2d1_hd)               0.2178               0.9250    0.1580 @   1.8188 r    (323.21,379.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n454 (net)     2   0.0069                           0.9250    0.0000     1.8188 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U81/B (nd2d1_hd)     0.0000    0.2178   -0.0010     0.9250   -0.0011 @   1.8177 r    (325.57,380.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U81/Y (nd2d1_hd)               0.2790               0.9250    0.1874 @   2.0052 f    (326.15,379.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n113 (net)     2   0.0201                           0.9250    0.0000     2.0052 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7_0)   0.9250   0.0000   2.0052 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/EN (net)   0.0201                0.9250    0.0000     2.0052 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2790  -0.0441   0.9250  -0.0473 @   1.9579 f (326.88,326.52) d u      1.05
  data arrival time                                                                                                   1.9579                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0668     0.9918                                            
  data required time                                                                                                  0.9918                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9918                                            
  data arrival time                                                                                                  -1.9579                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9661                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (701.29,523.93)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard_reg/Q (fds2eqd1_hd)   0.1916               0.9250    0.4303 @   1.1803 f    (702.20,523.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/guard (net)     3   0.0129                       0.9250    0.0000     1.1803 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U350/A (ad4d1_hd)   0.0000   0.1916  -0.0172     0.9250   -0.0184 @   1.1618 f    (690.32,527.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U350/Y (ad4d1_hd)           0.1302               0.9250    0.2604 @   1.4222 f    (687.70,527.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n302 (net)     1   0.0064                        0.9250    0.0000     1.4222 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U344/C (scg7d1_hd)   0.0000   0.1302  -0.0011    0.9250   -0.0012 @   1.4210 f    (695.57,542.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U344/Y (scg7d1_hd)          0.1812               0.9250    0.3329 @   1.7539 f    (697.58,542.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n284 (net)     2   0.0096                        0.9250    0.0000     1.7539 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U343/A (ivd1_hd)   0.0000   0.1812   -0.0010     0.9250   -0.0010 @   1.7529 f    (702.20,549.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U343/Y (ivd1_hd)            0.1766               0.9250    0.1200 @   1.8729 r    (702.64,549.47)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n290 (net)     2   0.0070                        0.9250    0.0000     1.8729 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U485/B (nd2bd1_hd)   0.0000   0.1766  -0.0005    0.9250   -0.0006 @   1.8723 r    (708.92,549.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U485/Y (nd2bd1_hd)          0.1406               0.9250    0.1107 @   1.9830 f    (709.83,549.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034 (net)     1   0.0074                       0.9250    0.0000     1.9830 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_7_0)   0.9250   0.0000   1.9830 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/EN (net)   0.0074             0.9250    0.0000     1.9830 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1406   0.0000   0.9250   0.0001 @   1.9830 f (732.56,542.53) d u   1.05
  data arrival time                                                                                                   1.9830                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0849     1.0099                                            
  data required time                                                                                                  1.0099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0099                                            
  data arrival time                                                                                                  -1.9830                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9732                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (922.66,595.93)      d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state_reg_0_/Q (fds2eqd1_hd)   0.1006              0.9250    0.3677 @   1.1177 f    (921.76,595.97)        d              1.05
  khu_sensor_top/ads1292_filter/converter_i2f/state[0] (net)     1   0.0035                      0.9250    0.0000     1.1177 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place19/A (ivd1_hd)   0.0000   0.1006   0.0000   0.9250   0.0000 @   1.1177 f   (923.52,600.01)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place19/Y (ivd1_hd)       0.5177               0.9250    0.2476 @   1.3653 r    (923.96,599.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n30 (net)     7   0.0272                           0.9250    0.0000     1.3653 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U219/A (nr2ad1_hd)   0.0000   0.5177   -0.0015     0.9250   -0.0010 @   1.3643 r    (928.35,600.47)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U219/Y (nr2ad1_hd)            0.4084               0.9250    0.3348 @   1.6991 f    (928.64,600.21)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/N30 (net)     6   0.0379                           0.9250    0.0000     1.6991 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place33/A (ivd1_hd)   0.0000   0.4081  -0.0073   0.9250  -0.0074 @   1.6917 f   (943.76,600.01)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/icc_place33/Y (ivd1_hd)       0.2402               0.9250    0.1757 @   1.8674 r    (944.20,599.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n44 (net)     2   0.0076                           0.9250    0.0000     1.8674 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U143/B (nr2d1_hd)   0.0000    0.2402   -0.0011     0.9250   -0.0011 @   1.8662 r    (945.96,596.42)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U143/Y (nr2d1_hd)             0.1582               0.9250    0.1369 @   2.0031 f    (946.55,596.40)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n111 (net)     2   0.0106                          0.9250    0.0000     2.0031 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_3_0)   0.9250   0.0000   2.0031 f (netlink)                   
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/EN (net)   0.0106             0.9250    0.0000     2.0031 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1582  -0.0009   0.9250  -0.0009 @   2.0022 f (949.92,588.72) d u   1.05
  data arrival time                                                                                                   2.0022                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0819     1.0069                                            
  data required time                                                                                                  1.0069                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0069                                            
  data arrival time                                                                                                  -2.0022                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9953                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (680.61,556.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2444            0.9250    0.4641 @   1.2141 f    (681.52,556.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0190                    0.9250    0.0000     1.2141 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2444    0.0000     0.9250    0.0003 @   1.2144 f    (674.97,564.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.2354               0.9250    0.1593 @   1.3737 r    (675.21,564.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0089                        0.9250    0.0000     1.3737 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U199/C (scg12d1_hd)   0.0000   0.2354  -0.0007   0.9250   -0.0008 @   1.3729 r    (672.72,567.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U199/Y (scg12d1_hd)         0.1222               0.9250    0.1112 @   1.4841 f    (672.14,567.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n598 (net)     1   0.0058                        0.9250    0.0000     1.4841 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place29/A (ivd2_hd)   0.0000   0.1222  -0.0008   0.9250  -0.0009 @   1.4832 f (666.17,567.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place29/Y (ivd2_hd)     0.7578               0.9250    0.3453 @   1.8285 r    (665.68,567.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n34 (net)    19   0.0852                         0.9250    0.0000     1.8285 r    [0.03,0.09]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U913/A (oa21d1_hd)   0.0000   0.7577   0.0000    0.9250    0.0001 @   1.8286 r    (663.07,563.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U913/Y (oa21d1_hd)          0.1891               0.9250    0.2146 @   2.0432 f    (662.46,563.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1153 (net)     1   0.0087                       0.9250    0.0000     2.0432 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_1_0)   0.9250   0.0000   2.0432 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/EN (net)   0.0087               0.9250    0.0000     2.0432 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1891  -0.0428   0.9250  -0.0460 @   1.9973 f (645.00,564.12) d u     1.05
  data arrival time                                                                                                   1.9973                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                      0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0766     1.0016                                            
  data required time                                                                                                  1.0016                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0016                                            
  data arrival time                                                                                                  -1.9973                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.9957                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (723.78,650.51)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard_reg/Q (fds2eqd1_hd)   0.1742               0.9250    0.4191 @   1.1691 f    (722.88,650.47)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/guard (net)     3   0.0110                       0.9250    0.0000     1.1691 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U347/A (ad4d1_hd)   0.0000   0.1742   0.0000     0.9250    0.0000 @   1.1692 f    (703.09,650.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U347/Y (ad4d1_hd)           0.1188               0.9250    0.2472 @   1.4164 f    (705.70,650.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n300 (net)     1   0.0051                        0.9250    0.0000     1.4164 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U341/C (scg7d1_hd)   0.0000   0.1188  -0.0045    0.9250   -0.0048 @   1.4116 f    (712.28,657.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U341/Y (scg7d1_hd)          0.2183               0.9250    0.3513 @   1.7630 f    (714.29,657.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n282 (net)     2   0.0129                        0.9250    0.0000     1.7630 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U340/A (ivd1_hd)   0.0000   0.2183   -0.0031     0.9250   -0.0033 @   1.7597 f    (722.00,682.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U340/Y (ivd1_hd)            0.2456               0.9250    0.1583 @   1.9180 r    (722.43,682.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n288 (net)     2   0.0108                        0.9250    0.0000     1.9180 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U481/B (nd2bd1_hd)   0.0000   0.2456   0.0000    0.9250    0.0001 @   1.9180 r    (721.24,711.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U481/Y (nd2bd1_hd)          0.1211               0.9250    0.1100 @   2.0281 f    (722.15,711.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1030 (net)     1   0.0055                       0.9250    0.0000     2.0281 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_7_0)   0.9250   0.0000   2.0281 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/EN (net)   0.0055             0.9250    0.0000     2.0281 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1211   0.0000   0.9250   0.0000 @   2.0281 f (732.56,715.33) d u   1.05
  data arrival time                                                                                                   2.0281                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0882     1.0132                                            
  data required time                                                                                                  1.0132                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0132                                            
  data arrival time                                                                                                  -2.0281                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0149                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0141   0.9250   0.0000   0.7500 r    (990.42,970.34)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard_reg/Q (fds2eqd1_hd)       0.2319               0.9250    0.4561 @   1.2061 f    (989.52,970.37)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/guard (net)     3   0.0176                           0.9250    0.0000     1.2061 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U347/A (ad4d1_hd)     0.0000    0.2319   -0.0115     0.9250   -0.0123 @   1.1939 f    (941.55,963.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U347/Y (ad4d1_hd)               0.1468               0.9250    0.2836 @   1.4775 f    (938.94,963.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n300 (net)     1   0.0083                            0.9250    0.0000     1.4775 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U341/C (scg7d1_hd)    0.0000    0.1468   -0.0023     0.9250   -0.0024 @   1.4751 f    (965.72,953.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U341/Y (scg7d1_hd)              0.1934               0.9250    0.3436 @   1.8187 f    (967.73,952.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n282 (net)     2   0.0107                            0.9250    0.0000     1.8187 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U340/A (ivd1_hd)      0.0000    0.1934    0.0000     0.9250    0.0001 @   1.8187 f    (985.12,941.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U340/Y (ivd1_hd)                0.1722               0.9250    0.1193 @   1.9380 r    (985.55,941.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n288 (net)     2   0.0065                            0.9250    0.0000     1.9380 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U470/B (nd2bd1_hd)    0.0000    0.1722    0.0000     0.9250    0.0000 @   1.9380 r    (991.16,941.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U470/Y (nd2bd1_hd)              0.1091               0.9250    0.0927 @   2.0307 f    (990.25,941.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1028 (net)     1   0.0045                           0.9250    0.0000     2.0307 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_7_0)   0.9250   0.0000   2.0307 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/EN (net)   0.0045                 0.9250    0.0000     2.0307 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1091   0.0000   0.9250   0.0000 @   2.0307 f (990.84,952.92) d u       1.05
  data arrival time                                                                                                   2.0307                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0903     1.0153                                            
  data required time                                                                                                  1.0153                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0153                                            
  data arrival time                                                                                                  -2.0307                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0154                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0142   0.9250   0.0000   0.7500 r (977.22,927.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2712               0.9250    0.4798 @   1.2298 f    (976.32,927.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0221                        0.9250    0.0000     1.2298 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/A (nd2d1_hd)      0.0000    0.2712   -0.0009     0.9250   -0.0006 @   1.2292 f    (970.65,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/Y (nd2d1_hd)                0.2454               0.9250    0.1719 @   1.4011 r    (970.89,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n614 (net)     2   0.0096                            0.9250    0.0000     1.4011 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U195/C (scg12d1_hd)   0.0000    0.2454    0.0000     0.9250    0.0000 @   1.4011 r    (959.60,923.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U195/Y (scg12d1_hd)             0.1151               0.9250    0.1105 @   1.5116 f    (959.02,923.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n596 (net)     1   0.0052                            0.9250    0.0000     1.5116 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place57/A (ivd2_hd)   0.0000   0.1151   0.0000   0.9250    0.0000 @   1.5117 f    (956.58,924.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place57/Y (ivd2_hd)         0.7351               0.9250    0.3336 @   1.8452 r    (956.09,923.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n139 (net)    19   0.0824                            0.9250    0.0000     1.8452 r    [0.03,0.08]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U908/A (oa21d1_hd)    0.0000    0.7341    0.0000     0.9250    0.0011 @   1.8463 r    (956.54,902.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U908/Y (oa21d1_hd)              0.1374               0.9250    0.1824 @   2.0287 f    (955.94,902.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1147 (net)     1   0.0055                           0.9250    0.0000     2.0287 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_1_0)   0.9250   0.0000   2.0287 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/EN (net)   0.0055                   0.9250    0.0000     2.0287 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1374  -0.0004   0.9250  -0.0004 @   2.0283 f (951.24,895.33) d u         1.05
  data arrival time                                                                                                   2.0283                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0854     1.0104                                            
  data required time                                                                                                  1.0104                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0104                                            
  data arrival time                                                                                                  -2.0283                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0179                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (430.74,895.30)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3502           0.9250    0.5239 @   1.2739 f    (429.84,895.27)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0314                   0.9250    0.0000     1.2739 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place20/A (ad2d2_hd)   0.0000   0.3502  -0.0014   0.9250  -0.0007 @   1.2732 f (440.85,894.85)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place20/Y (ad2d2_hd)   0.2957               0.9250    0.3406 @   1.6137 f    (442.40,895.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n228 (net)    11   0.0556                       0.9250    0.0000     1.6137 f    [0.02,0.06]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place109/A (ivd4_hd)   0.0000   0.2947   0.0000   0.9250   0.0015 @   1.6152 f (474.76,883.99)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place109/Y (ivd4_hd)   0.5315               0.9250    0.2910 @   1.9062 r    (475.23,883.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n197 (net)    32   0.1147                       0.9250    0.0000     1.9062 r    [0.03,0.11]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U49/A (nd2d1_hd)   0.0000   0.5312   0.0000     0.9250    0.0009 @   1.9072 r    (457.07,880.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U49/Y (nd2d1_hd)           0.0963               0.9250    0.1385 @   2.0456 f    (456.83,881.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n823 (net)     1   0.0045                       0.9250    0.0000     2.0456 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1_0)   0.9250   0.0000   2.0456 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/EN (net)   0.0045              0.9250    0.0000     2.0456 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0963   0.0000   0.9250   0.0000 @   2.0457 f (463.72,880.92) d u    1.05
  data arrival time                                                                                                   2.0457                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0925     1.0175                                            
  data required time                                                                                                  1.0175                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0175                                            
  data arrival time                                                                                                  -2.0457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0282                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (431.67,912.87)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/Q (fds2d1_hd)   0.1360             0.9250    0.3949 @   1.1449 f    (440.39,912.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[1] (net)     2   0.0068                   0.9250    0.0000     1.1449 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/A (nd2d1_hd)   0.0000   0.1360  -0.0010    0.9250   -0.0010 @   1.1439 f    (439.47,909.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/Y (nd2d1_hd)          0.1991               0.9250    0.1237 @   1.2676 r    (439.23,909.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n468 (net)     2   0.0079                       0.9250    0.0000     1.2676 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place24/B (or2d2_hd)   0.0000   0.1991  -0.0013   0.9250  -0.0014 @   1.2662 r (434.61,916.85)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place24/Y (or2d2_hd)   0.1982               0.9250    0.2070 @   1.4732 r    (435.52,916.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n229 (net)     3   0.0186                       0.9250    0.0000     1.4732 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place113/A (ivd2_hd)   0.0000   0.1982  -0.0012   0.9250  -0.0012 @   1.4720 r (439.46,938.41)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place113/Y (ivd2_hd)   0.4952               0.9250    0.2892 @   1.7612 f    (439.95,938.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n205 (net)    30   0.1071                       0.9250    0.0000     1.7612 f    [0.06,0.11]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U358/A (scg14d1_hd)   0.0000   0.4952  -0.0026   0.9250  -0.0008 @   1.7604 f    (444.23,973.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U358/Y (scg14d1_hd)        0.1177               0.9250    0.2867 @   2.0471 f    (443.30,974.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n760 (net)     1   0.0040                       0.9250    0.0000     2.0471 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5_0)   0.9250   0.0000   2.0471 f (netlink)           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/EN (net)   0.0040          0.9250    0.0000     2.0471 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1177   0.0000   0.9250   0.0000 @   2.0472 f (440.84,970.32) d u  1.05
  data arrival time                                                                                                   2.0472                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0888     1.0138                                            
  data required time                                                                                                  1.0138                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0138                                            
  data arrival time                                                                                                  -2.0472                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0334                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (431.67,912.87)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/Q (fds2d1_hd)   0.1360             0.9250    0.3949 @   1.1449 f    (440.39,912.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[1] (net)     2   0.0068                   0.9250    0.0000     1.1449 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/A (nd2d1_hd)   0.0000   0.1360  -0.0010    0.9250   -0.0010 @   1.1439 f    (439.47,909.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U115/Y (nd2d1_hd)          0.1991               0.9250    0.1237 @   1.2676 r    (439.23,909.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n468 (net)     2   0.0079                       0.9250    0.0000     1.2676 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place27/B (or2d2_hd)   0.0000   0.1991  -0.0013   0.9250  -0.0014 @   1.2662 r (440.77,916.85)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place27/Y (or2d2_hd)   0.2970               0.9250    0.2490 @   1.5152 r    (441.68,916.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n230 (net)     4   0.0306                       0.9250    0.0000     1.5152 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place117/A (ivd4_hd)   0.0000   0.2970  -0.0009   0.9250  -0.0008 @   1.5144 r (443.88,931.24)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place117/Y (ivd4_hd)   0.3382               0.9250    0.2332 @   1.7476 f    (443.40,931.49)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n209 (net)    34   0.1343                       0.9250    0.0000     1.7476 f    [0.07,0.13]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U24/A (nd2d1_hd)   0.0000   0.3382   0.0000     0.9250    0.0060 @   1.7536 f    (462.01,916.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U24/Y (nd2d1_hd)           0.2787               0.9250    0.2006 @   1.9542 r    (462.25,917.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n454 (net)     2   0.0110                       0.9250    0.0000     1.9542 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U82/B (nd2d1_hd)   0.0000   0.2787  -0.0013     0.9250   -0.0014 @   1.9528 r    (458.88,916.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U82/Y (nd2d1_hd)           0.1719               0.9250    0.1392 @   2.0920 f    (458.29,917.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n113 (net)     2   0.0095                       0.9250    0.0000     2.0920 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7_0)   0.9250   0.0000   2.0920 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/EN (net)   0.0095            0.9250    0.0000     2.0920 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1719  -0.0059   0.9250  -0.0063 @   2.0857 f (458.88,924.12) d u  1.05
  data arrival time                                                                                                   2.0857                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0795     1.0045                                            
  data required time                                                                                                  1.0045                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0045                                            
  data arrival time                                                                                                  -2.0857                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0812                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (680.61,556.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2444            0.9250    0.4641 @   1.2141 f    (681.52,556.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0190                    0.9250    0.0000     1.2141 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2444    0.0000     0.9250    0.0003 @   1.2144 f    (674.97,564.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.2354               0.9250    0.1593 @   1.3737 r    (675.21,564.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0089                        0.9250    0.0000     1.3737 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/B (or2d2_hd)   0.0000   0.2354   -0.0007     0.9250   -0.0008 @   1.3729 r    (667.95,567.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/Y (or2d2_hd)            0.2510               0.9250    0.2385 @   1.6114 r    (667.04,567.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 (net)     3   0.0250                          0.9250    0.0000     1.6114 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/A (ivd2_hd)   0.0000   0.2510  -0.0015   0.9250  -0.0015 @   1.6098 r (648.03,564.01)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/Y (ivd2_hd)    0.2609               0.9250    0.1879 @   1.7978 f    (648.52,563.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n289 (net)    11   0.0503                        0.9250    0.0000     1.7978 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U73/A (nd2d1_hd)   0.0000   0.2606   -0.0010     0.9250   -0.0003 @   1.7975 f    (626.03,585.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U73/Y (nd2d1_hd)            0.3363               0.9250    0.2104 @   2.0079 r    (625.79,585.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n854 (net)     2   0.0151                        0.9250    0.0000     2.0079 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U79/B (nd2d1_hd)   0.0000   0.3363   -0.0376     0.9250   -0.0403 @   1.9676 r    (645.01,574.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U79/Y (nd2d1_hd)            0.1538               0.9250    0.1315 @   2.0991 f    (645.59,574.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1013 (net)     1   0.0069                       0.9250    0.0000     2.0991 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_9_0)   0.9250   0.0000   2.0991 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/EN (net)   0.0069             0.9250    0.0000     2.0991 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1538  -0.0041   0.9250  -0.0044 @   2.0947 f (657.76,578.53) d u   1.05
  data arrival time                                                                                                   2.0947                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_s_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0826     1.0076                                            
  data required time                                                                                                  1.0076                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0076                                            
  data arrival time                                                                                                  -2.0947                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0870                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (500.65,250.34)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2985               0.9250    0.4950 @   1.2450 f    (501.56,250.37)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0253                        0.9250    0.0000     1.2450 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/A (nd2d1_hd)      0.0000    0.2986   -0.0043     0.9250   -0.0041 @   1.2410 f    (528.45,257.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/Y (nd2d1_hd)                0.3157               0.9250    0.2088 @   1.4498 r    (528.69,257.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n614 (net)     2   0.0135                            0.9250    0.0000     1.4498 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U194/C (scg12d4_hd)   0.0000    0.3157    0.0000     0.9250    0.0000 @   1.4499 r    (532.14,257.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U194/Y (scg12d4_hd)             0.2619               0.9250    0.2127 @   1.6626 f    (533.36,257.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n596 (net)    24   0.0932                            0.9250    0.0000     1.6626 f    [0.03,0.09]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U193/C (ao21d1_hd)    0.0000    0.2617   -0.0008     0.9250   -0.0007 @   1.6619 f    (532.80,264.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U193/Y (ao21d1_hd)              0.5695               0.9250    0.3148 @   1.9767 r    (533.12,264.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n99 (net)     4   0.0183                             0.9250    0.0000     1.9767 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U908/C (oa21d1_hd)    0.0000    0.5695   -0.0424     0.9250   -0.0455 @   1.9312 r    (526.17,272.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U908/Y (oa21d1_hd)              0.1358               0.9250    0.1775 @   2.1087 f    (525.90,272.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1147 (net)     1   0.0055                           0.9250    0.0000     2.1087 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_1_0)   0.9250   0.0000   2.1087 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/EN (net)   0.0055                   0.9250    0.0000     2.1087 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1358  -0.0019   0.9250  -0.0021 @   2.1066 f (529.28,279.11) d u         1.05
  data arrival time                                                                                                   2.1066                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0857     1.0107                                            
  data required time                                                                                                  1.0107                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0107                                            
  data arrival time                                                                                                  -2.1066                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.0959                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (329.05,333.70)       d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_3_/Q (fds2eqd1_hd)   0.4076               0.9250    0.5558 @   1.3058 f    (329.96,333.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[3] (net)    10   0.0382                       0.9250    0.0000     1.3058 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place2/A (ad2d2_hd)   0.0000   0.4076   0.0000   0.9250   0.0013 @   1.3071 f    (328.20,347.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place2/Y (ad2d2_hd)        0.3099               0.9250    0.3612 @   1.6683 f    (329.76,347.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n245 (net)    11   0.0595                           0.9250    0.0000     1.6683 f    [0.03,0.06]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place124/A (ivd4_hd)   0.0000   0.3099  -0.0021   0.9250  -0.0012 @   1.6671 f   (368.28,358.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/icc_place124/Y (ivd4_hd)       0.5931               0.9250    0.3180 @   1.9851 r    (368.76,358.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n213 (net)    32   0.1282                           0.9250    0.0000     1.9851 r    [0.05,0.13]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U50/A (nd2d1_hd)     0.0000    0.5921   -0.0016     0.9250   -0.0008 @   1.9842 r    (380.07,358.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U50/Y (nd2d1_hd)               0.1196               0.9250    0.1569 @   2.1412 f    (379.83,358.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n831 (net)     1   0.0057                           0.9250    0.0000     2.1412 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1_0)   0.9250   0.0000   2.1412 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/EN (net)   0.0057                  0.9250    0.0000     2.1412 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1196  -0.0140   0.9250  -0.0150 @   2.1262 f (388.92,358.32) d u        1.05
  data arrival time                                                                                                   2.1262                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0885     1.0135                                            
  data required time                                                                                                  1.0135                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0135                                            
  data arrival time                                                                                                  -2.1262                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1127                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (662.54,603.48)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e_reg_5_/Q (fd1qd1_hd)    0.2285               0.9250    0.4532 @   1.2032 f    (668.76,603.34)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_e[5] (net)     4   0.0176                      0.9250    0.0000     1.2032 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U599/A (nr2d1_hd)   0.0000   0.2285  -0.0009     0.9250   -0.0009 @   1.2023 f    (661.76,596.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U599/Y (nr2d1_hd)           0.2826               0.9250    0.1741 @   1.3764 r    (662.01,596.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n646 (net)     2   0.0077                        0.9250    0.0000     1.3764 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U581/A (nr4d1_hd)   0.0000   0.2826  -0.0013     0.9250   -0.0014 @   1.3750 r    (661.28,588.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U581/Y (nr4d1_hd)           0.1058               0.9250    0.1163 @   1.4912 f    (660.98,588.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n637 (net)     1   0.0037                        0.9250    0.0000     1.4912 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U576/A (nd4d1_hd)   0.0000   0.1058   0.0000     0.9250    0.0000 @   1.4913 f    (663.04,592.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U576/Y (nd4d1_hd)           0.4786               0.9250    0.2366 @   1.7278 r    (663.23,592.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n126 (net)     2   0.0222                        0.9250    0.0000     1.7278 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U37/B (ao21d1_hd)   0.0000   0.4786  -0.0491     0.9250   -0.0526 @   1.6752 r    (660.30,564.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U37/Y (ao21d1_hd)           0.1634               0.9250    0.1607 @   1.8359 f    (658.96,563.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n142 (net)     2   0.0052                        0.9250    0.0000     1.8359 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U246/A (ivd1_hd)   0.0000   0.1634    0.0000     0.9250    0.0000 @   1.8359 f    (658.20,567.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U246/Y (ivd1_hd)            0.5655               0.9250    0.2836 @   2.1195 r    (657.77,567.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n105 (net)     5   0.0298                        0.9250    0.0000     2.1195 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_5_0)   0.9250   0.0000   2.1195 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/EN (net)   0.0298             0.9250    0.0000     2.1195 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.5655  -0.0665   0.9250  -0.0713 @   2.0482 r (625.20,549.72) d u   1.05
  data arrival time                                                                                                   2.0482                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.0482                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1132                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (452.74,415.93)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_3_/Q (fds2eqd1_hd)   0.4509           0.9250    0.5782 @   1.3282 f    (451.84,415.97)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[3] (net)    11   0.0430                   0.9250    0.0000     1.3282 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place18/A (ad2d2_hd)   0.0000   0.4509  -0.0035   0.9250  -0.0037 @   1.3245 f (452.73,412.45)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place18/Y (ad2d2_hd)   0.2880               0.9250    0.3584 @   1.6829 f    (454.28,412.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n220 (net)    11   0.0538                       0.9250    0.0000     1.6829 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place107/A (ivd4_hd)   0.0000   0.2870   0.0000   0.9250   0.0010 @   1.6839 f (462.36,456.05)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place107/Y (ivd4_hd)   0.5404               0.9250    0.2929 @   1.9768 r    (461.89,456.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n163 (net)    32   0.1170                       0.9250    0.0000     1.9768 r    [0.03,0.12]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U49/A (nd2d1_hd)   0.0000   0.5402  -0.0018     0.9250   -0.0018 @   1.9750 r    (464.11,459.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U49/Y (nd2d1_hd)           0.1261               0.9250    0.1653 @   2.1403 f    (463.87,459.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n841 (net)     1   0.0072                       0.9250    0.0000     2.1403 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1_0)   0.9250   0.0000   2.1403 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/EN (net)   0.0072              0.9250    0.0000     2.1403 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1261  -0.0095   0.9250  -0.0102 @   2.1301 f (472.08,470.52) d u    1.05
  data arrival time                                                                                                   2.1301                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0874     1.0124                                            
  data required time                                                                                                  1.0124                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0124                                            
  data arrival time                                                                                                  -2.1301                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1178                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (680.61,556.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2444            0.9250    0.4641 @   1.2141 f    (681.52,556.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0190                    0.9250    0.0000     1.2141 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2444    0.0000     0.9250    0.0003 @   1.2144 f    (674.97,564.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.2354               0.9250    0.1593 @   1.3737 r    (675.21,564.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0089                        0.9250    0.0000     1.3737 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/B (or2d2_hd)   0.0000   0.2354   -0.0007     0.9250   -0.0008 @   1.3729 r    (667.95,567.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/Y (or2d2_hd)            0.2510               0.9250    0.2385 @   1.6114 r    (667.04,567.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 (net)     3   0.0250                          0.9250    0.0000     1.6114 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place116/A (ivd4_hd)   0.0000   0.2510  -0.0015   0.9250  -0.0015 @   1.6098 r (641.44,567.20)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place116/Y (ivd4_hd)    0.4112               0.9250    0.2567 @   1.8665 f    (640.97,566.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n280 (net)    37   0.1707                        0.9250    0.0000     1.8665 f    [0.08,0.17]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U74/A (nd2d1_hd)   0.0000   0.4112    0.0000     0.9250    0.0034 @   1.8700 f    (625.59,600.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U74/Y (nd2d1_hd)            0.1922               0.9250    0.1804 @   2.0504 r    (625.35,600.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n859 (net)     2   0.0069                        0.9250    0.0000     2.0504 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U78/B (nd2d1_hd)   0.0000   0.1922    0.0000     0.9250    0.0000 @   2.0504 r    (628.72,596.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U78/Y (nd2d1_hd)            0.1125               0.9250    0.0982 @   2.1486 f    (629.31,595.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n1022 (net)     1   0.0053                       0.9250    0.0000     2.1486 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_8_0)   0.9250   0.0000   2.1486 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/EN (net)   0.0053             0.9250    0.0000     2.1486 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1125   0.0000   0.9250   0.0000 @   2.1486 f (634.44,603.11) d u   1.05
  data arrival time                                                                                                   2.1486                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0897     1.0147                                            
  data required time                                                                                                  1.0147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0147                                            
  data arrival time                                                                                                  -2.1486                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1340                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000  -0.0010   0.9250   0.0000   0.7500 r (707.97,779.76)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e_reg_5_/Q (fd1qd1_hd)    0.2300               0.9250    0.4542 @   1.2042 f    (701.76,779.90)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_e[5] (net)     4   0.0178                      0.9250    0.0000     1.2042 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U596/A (nr2d1_hd)   0.0000   0.2300  -0.0008     0.9250   -0.0008 @   1.2034 f    (692.99,758.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U596/Y (nr2d1_hd)           0.2660               0.9250    0.1668 @   1.3702 r    (693.25,758.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n644 (net)     2   0.0070                        0.9250    0.0000     1.3702 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U578/A (nr4d1_hd)   0.0000   0.2660   0.0000     0.9250    0.0000 @   1.3702 r    (694.72,751.12)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U578/Y (nr4d1_hd)           0.1086               0.9250    0.1178 @   1.4880 f    (695.02,751.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n635 (net)     1   0.0044                        0.9250    0.0000     1.4880 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U573/A (nd4d1_hd)   0.0000   0.1086   0.0000     0.9250    0.0000 @   1.4880 f    (689.00,750.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U573/Y (nd4d1_hd)           0.5126               0.9250    0.2514 @   1.7393 r    (689.19,750.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n124 (net)     2   0.0241                        0.9250    0.0000     1.7393 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U48/B (ao21d1_hd)   0.0000   0.5126  -0.0696     0.9250   -0.0745 @   1.6648 r    (675.27,729.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U48/Y (ao21d1_hd)           0.1900               0.9250    0.1807 @   1.8455 f    (673.92,729.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n140 (net)     2   0.0072                        0.9250    0.0000     1.8455 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U243/A (ivd1_hd)   0.0000   0.1900    0.0000     0.9250    0.0000 @   1.8455 f    (671.84,740.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U243/Y (ivd1_hd)            0.4304               0.9250    0.2336 @   2.0791 r    (671.41,740.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n103 (net)     5   0.0220                        0.9250    0.0000     2.0791 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_5_0)   0.9250   0.0000   2.0791 r (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/EN (net)   0.0220             0.9250    0.0000     2.0791 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.4304  -0.0012   0.9250  -0.0012 @   2.0778 r (648.52,751.33) d u   1.05
  data arrival time                                                                                                   2.0778                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.0778                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1428                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (784.07,967.30)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.5366             0.9250    0.6199 @   1.3699 f    (783.16,967.27)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[3] (net)    12   0.0530                     0.9250    0.0000     1.3699 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place16/A (ad2d2_hd)   0.0000   0.5366   0.0000   0.9250   0.0009 @   1.3709 f (773.92,934.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place16/Y (ad2d2_hd)     0.2901               0.9250    0.3773 @   1.7481 f    (775.48,934.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n228 (net)    11   0.0544                         0.9250    0.0000     1.7481 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place111/A (ivd4_hd)   0.0000   0.2894   0.0000   0.9250   0.0008 @   1.7489 f (787.96,938.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place111/Y (ivd4_hd)     0.5651               0.9250    0.3038 @   2.0528 r    (787.48,938.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n195 (net)    32   0.1229                         0.9250    0.0000     2.0528 r    [0.04,0.12]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U50/A (nd2d1_hd)   0.0000    0.5645    0.0000     0.9250    0.0007 @   2.0534 r    (798.07,945.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U50/Y (nd2d1_hd)             0.0933               0.9250    0.1392 @   2.1926 f    (797.83,945.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n836 (net)     1   0.0043                         0.9250    0.0000     2.1926 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1_0)   0.9250   0.0000   2.1926 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/EN (net)   0.0043                0.9250    0.0000     2.1926 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.0933  -0.0006   0.9250  -0.0006 @   2.1920 f (797.24,952.92) d u      1.05
  data arrival time                                                                                                   2.1920                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0930     1.0180                                            
  data required time                                                                                                  1.0180                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0180                                            
  data arrival time                                                                                                  -2.1920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1741                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r (464.52,412.77)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg_1_/Q (fds2d1_hd)   0.1381             0.9250    0.3965 @   1.1465 f    (455.81,412.77)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state[1] (net)     2   0.0070                   0.9250    0.0000     1.1465 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/A (nd2d1_hd)   0.0000   0.1381  -0.0004    0.9250   -0.0004 @   1.1460 f    (454.43,405.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U113/Y (nd2d1_hd)          0.3302               0.9250    0.1807 @   1.3267 r    (454.19,405.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n470 (net)     2   0.0155                       0.9250    0.0000     1.3267 r    [0.00,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place20/B (or2d2_hd)   0.0000   0.3302   0.0000   0.9250   0.0001 @   1.3268 r (453.67,391.25)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place20/Y (or2d2_hd)   0.2468               0.9250    0.2592 @   1.5860 r    (452.76,391.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n221 (net)     4   0.0243                       0.9250    0.0000     1.5860 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place114/A (ivd4_hd)   0.0000   0.2468   0.0000   0.9250   0.0001 @   1.5861 r (454.96,387.20)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/icc_place114/Y (ivd4_hd)   0.3531               0.9250    0.2324 @   1.8184 f    (455.43,386.95)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n199 (net)    34   0.1470                       0.9250    0.0000     1.8184 f    [0.08,0.15]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U22/A (nd2d1_hd)   0.0000   0.3531   0.0000     0.9250    0.0004 @   1.8188 f    (461.13,387.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U22/Y (nd2d1_hd)           0.2868               0.9250    0.2029 @   2.0217 r    (461.37,387.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n456 (net)     2   0.0107                       0.9250    0.0000     2.0217 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U80/B (nd2d1_hd)   0.0000   0.2868  -0.0160     0.9250   -0.0171 @   2.0046 r    (465.48,394.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U80/Y (nd2d1_hd)           0.2230               0.9250    0.1680 @   2.1726 f    (466.07,394.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n113 (net)     2   0.0142                       0.9250    0.0000     2.1726 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7_0)   0.9250   0.0000   2.1726 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/EN (net)   0.0142            0.9250    0.0000     2.1726 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2230  -0.0011   0.9250  -0.0011 @   2.1715 f (479.56,415.92) d u  1.05
  data arrival time                                                                                                   2.1715                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0708     0.9958                                            
  data required time                                                                                                  0.9958                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9958                                            
  data arrival time                                                                                                  -2.1715                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1757                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.78,639.14)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1769             0.9250    0.4209 @   1.1709 f    (863.68,639.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)     3   0.0113                     0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place25/A (ivd1_hd)   0.0000   0.1769  -0.0009   0.9250  -0.0009 @   1.1700 f  (861.48,653.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place25/Y (ivd1_hd)      0.5011               0.9250    0.2602 @   1.4302 r    (861.04,653.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n30 (net)     8   0.0261                          0.9250    0.0000     1.4302 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U480/A (nr2d1_hd)   0.0000   0.5011    0.0000     0.9250    0.0005 @   1.4307 r    (861.01,664.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U480/Y (nr2d1_hd)            0.2115               0.9250    0.1965 @   1.6272 f    (860.75,664.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n419 (net)     3   0.0128                         0.9250    0.0000     1.6272 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U20/A (clknd2d2_hd)   0.0000   0.2115   0.0000    0.9250    0.0000 @   1.6272 f    (862.31,664.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U20/Y (clknd2d2_hd)          0.6196               0.9250    0.3099 @   1.9371 r    (862.53,664.91)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n186 (net)    16   0.0673                         0.9250    0.0000     1.9371 r    [0.03,0.07]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U580/C (scg6d1_hd)   0.0000   0.6188  -0.0302     0.9250   -0.0314 @   1.9057 r    (864.55,689.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U580/Y (scg6d1_hd)           0.1295               0.9250    0.2207 @   2.1263 r    (863.68,689.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n706 (net)     1   0.0036                         0.9250    0.0000     2.1263 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U50/B (nd2d1_hd)   0.0000    0.1295    0.0000     0.9250    0.0000 @   2.1263 r    (865.45,693.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U50/Y (nd2d1_hd)             0.1038               0.9250    0.0860 @   2.2124 f    (866.03,693.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n837 (net)     1   0.0053                         0.9250    0.0000     2.2124 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1_0)   0.9250   0.0000   2.2124 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/EN (net)   0.0053                0.9250    0.0000     2.2124 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1038  -0.0034   0.9250  -0.0037 @   2.2087 f (872.04,696.72) d u      1.05
  data arrival time                                                                                                   2.2087                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0912     1.0162                                            
  data required time                                                                                                  1.0162                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0162                                            
  data arrival time                                                                                                  -2.2087                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1925                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.78,639.14)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1769             0.9250    0.4209 @   1.1709 f    (863.68,639.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/state[1] (net)     3   0.0113                     0.9250    0.0000     1.1709 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/A (nd2d1_hd)   0.0000   0.1769   -0.0009     0.9250   -0.0009 @   1.1700 f    (865.39,650.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U114/Y (nd2d1_hd)            0.3107               0.9250    0.1812 @   1.3512 r    (865.15,650.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n468 (net)     2   0.0142                         0.9250    0.0000     1.3512 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place2/B (or2d2_hd)   0.0000   0.3107   0.0000   0.9250   0.0001 @   1.3513 r  (868.02,650.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place2/Y (or2d2_hd)      0.3023               0.9250    0.2780 @   1.6293 r    (868.92,650.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n241 (net)     4   0.0311                         0.9250    0.0000     1.6293 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place127/A (ivd4_hd)   0.0000   0.3023   0.0000   0.9250   0.0002 @   1.6295 r (872.52,646.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/icc_place127/Y (ivd4_hd)     0.3464               0.9250    0.2414 @   1.8709 f    (872.99,646.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n218 (net)    34   0.1401                         0.9250    0.0000     1.8709 f    [0.07,0.14]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U22/A (nd2d1_hd)   0.0000    0.3464    0.0000     0.9250    0.0021 @   1.8730 f    (888.71,646.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U22/Y (nd2d1_hd)             0.2443               0.9250    0.1799 @   2.0528 r    (888.47,646.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n454 (net)     2   0.0082                         0.9250    0.0000     2.0528 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U80/B (nd2d1_hd)   0.0000    0.2443   -0.0008     0.9250   -0.0008 @   2.0520 r    (887.43,653.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U80/Y (nd2d1_hd)             0.1889               0.9250    0.1448 @   2.1968 f    (886.85,653.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n113 (net)     2   0.0116                         0.9250    0.0000     2.1968 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7_0)   0.9250   0.0000   2.1968 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/EN (net)   0.0116              0.9250    0.0000     2.1968 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1889  -0.0018   0.9250  -0.0019 @   2.1949 f (901.96,657.72) d u    1.05
  data arrival time                                                                                                   2.1949                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0766     1.0016                                            
  data required time                                                                                                  1.0016                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0016                                            
  data arrival time                                                                                                  -2.1949                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1933                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (777.91,945.71)     d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state_reg_1_/Q (fds2eqd1_hd)   0.1902             0.9250    0.4294 @   1.1794 f    (777.00,945.67)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/state[1] (net)     3   0.0128                     0.9250    0.0000     1.1794 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/A (nd2d1_hd)   0.0000   0.1902   -0.0015     0.9250   -0.0016 @   1.1778 f    (770.89,948.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U114/Y (nd2d1_hd)            0.3049               0.9250    0.1812 @   1.3590 r    (771.13,948.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n468 (net)     2   0.0137                         0.9250    0.0000     1.3590 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place15/B (or2d2_hd)   0.0000   0.3049   0.0000   0.9250   0.0000 @   1.3591 r (771.22,955.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place15/Y (or2d2_hd)     0.2921               0.9250    0.2723 @   1.6314 r    (772.12,956.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n227 (net)     4   0.0298                         0.9250    0.0000     1.6314 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place118/A (ivd4_hd)   0.0000   0.2921   0.0000   0.9250   0.0002 @   1.6315 r (747.92,967.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/icc_place118/Y (ivd4_hd)     0.3343               0.9250    0.2324 @   1.8639 f    (747.45,967.49)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n208 (net)    34   0.1337                         0.9250    0.0000     1.8639 f    [0.07,0.13]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U22/A (nd2d1_hd)   0.0000    0.3334    0.0000     0.9250    0.0011 @   1.8650 f    (762.09,970.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U22/Y (nd2d1_hd)             0.2383               0.9250    0.1754 @   2.0404 r    (762.33,970.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n454 (net)     2   0.0081                         0.9250    0.0000     2.0404 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U80/B (nd2d1_hd)   0.0000    0.2383    0.0000     0.9250    0.0000 @   2.0404 r    (764.68,970.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U80/Y (nd2d1_hd)             0.2194               0.9250    0.1599 @   2.2003 f    (765.27,970.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n113 (net)     2   0.0145                         0.9250    0.0000     2.2003 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7_0)   0.9250   0.0000   2.2003 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/EN (net)   0.0145              0.9250    0.0000     2.2003 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2194  -0.0092   0.9250  -0.0098 @   2.1905 f (791.52,988.92) d u    1.05
  data arrival time                                                                                                   2.1905                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0714     0.9964                                            
  data required time                                                                                                  0.9964                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9964                                            
  data arrival time                                                                                                  -2.1905                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.1941                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (367.39,700.91)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state_reg_1_/Q (fds2eqd1_hd)   0.1852           0.9250    0.4262 @   1.1762 f    (366.48,700.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/state[1] (net)     3   0.0122                   0.9250    0.0000     1.1762 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/A (nd2d1_hd)   0.0000   0.1852  -0.0012    0.9250   -0.0012 @   1.1750 f    (368.73,708.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U114/Y (nd2d1_hd)          0.3070               0.9250    0.1812 @   1.3562 r    (368.97,708.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n468 (net)     2   0.0139                       0.9250    0.0000     1.3562 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place1/B (or2d2_hd)   0.0000   0.3070   0.0000   0.9250   0.0000 @   1.3563 r (370.82,715.25)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place1/Y (or2d2_hd)    0.3345               0.9250    0.2908 @   1.6470 r    (371.72,715.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n226 (net)     4   0.0350                       0.9250    0.0000     1.6470 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place114/A (ivd4_hd)   0.0000   0.3345  -0.0126   0.9250  -0.0132 @   1.6338 r (384.92,708.04)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/icc_place114/Y (ivd4_hd)   0.3393               0.9250    0.2445 @   1.8783 f    (384.45,708.29)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n204 (net)    34   0.1341                       0.9250    0.0000     1.8783 f    [0.07,0.13]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U22/A (nd2d1_hd)   0.0000   0.3393   0.0000     0.9250    0.0018 @   1.8801 f    (396.45,736.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U22/Y (nd2d1_hd)           0.2755               0.9250    0.1967 @   2.0768 r    (396.69,737.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n454 (net)     2   0.0104                       0.9250    0.0000     2.0768 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U80/B (nd2d1_hd)   0.0000   0.2755  -0.0041     0.9250   -0.0044 @   2.0724 r    (405.20,732.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U80/Y (nd2d1_hd)           0.1789               0.9250    0.1430 @   2.2155 f    (405.79,732.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n113 (net)     2   0.0103                       0.9250    0.0000     2.2155 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7_0)   0.9250   0.0000   2.2155 f (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/EN (net)   0.0103            0.9250    0.0000     2.2155 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1789   0.0000   0.9250   0.0000 @   2.2155 f (406.08,729.72) d u  1.05
  data arrival time                                                                                                   2.2155                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_e_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0783     1.0033                                            
  data required time                                                                                                  1.0033                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0033                                            
  data arrival time                                                                                                  -2.2155                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2122                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (680.61,556.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg_0_/Q (fds2eqd1_hd)   0.2444            0.9250    0.4641 @   1.2141 f    (681.52,556.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state[0] (net)     6   0.0190                    0.9250    0.0000     1.2141 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/A (nd2d1_hd)   0.0000   0.2444    0.0000     0.9250    0.0003 @   1.2144 f    (674.97,564.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U41/Y (nd2d1_hd)            0.2354               0.9250    0.1593 @   1.3737 r    (675.21,564.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n616 (net)     2   0.0089                        0.9250    0.0000     1.3737 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/B (or2d2_hd)   0.0000   0.2354   -0.0007     0.9250   -0.0008 @   1.3729 r    (667.95,567.19)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U58/Y (or2d2_hd)            0.2510               0.9250    0.2385 @   1.6114 r    (667.04,567.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n4 (net)     3   0.0250                          0.9250    0.0000     1.6114 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/A (ivd2_hd)   0.0000   0.2510  -0.0015   0.9250  -0.0015 @   1.6098 r (648.03,564.01)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/icc_place119/Y (ivd2_hd)    0.2609               0.9250    0.1879 @   1.7978 f    (648.52,563.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n289 (net)    11   0.0503                        0.9250    0.0000     1.7978 f    [0.02,0.05]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U45/C (ao21d1_hd)   0.0000   0.2607  -0.0010     0.9250   -0.0009 @   1.7969 f    (650.72,564.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U45/Y (ao21d1_hd)           0.3612               0.9250    0.2301 @   2.0271 r    (650.40,563.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n242 (net)     2   0.0105                        0.9250    0.0000     2.0271 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U320/A (ivd1_hd)   0.0000   0.3612   -0.0335     0.9250   -0.0360 @   1.9911 r    (640.60,564.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U320/Y (ivd1_hd)            0.2723               0.9250    0.2192 @   2.2103 f    (640.16,563.87)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n230 (net)     5   0.0242                        0.9250    0.0000     2.2103 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_4_0)   0.9250   0.0000   2.2103 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/EN (net)   0.0242             0.9250    0.0000     2.2103 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2723  -0.0013   0.9250  -0.0013 @   2.2090 f (625.64,545.52) d u   1.05
  data arrival time                                                                                                   2.2090                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0671     0.9921                                            
  data required time                                                                                                  0.9921                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9921                                            
  data arrival time                                                                                                  -2.2090                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2169                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (652.02,628.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2793            0.9250    0.4843 @   1.2343 f    (652.92,628.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0231                    0.9250    0.0000     1.2343 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/A (nd2d1_hd)   0.0000   0.2793   -0.0022     0.9250   -0.0020 @   1.2323 f    (653.41,639.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/Y (nd2d1_hd)            0.2221               0.9250    0.1571 @   1.3894 r    (653.65,639.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n614 (net)     2   0.0076                        0.9250    0.0000     1.3894 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/B (or2d2_hd)   0.0000   0.2221   -0.0008     0.9250   -0.0008 @   1.3886 r    (648.59,643.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/Y (or2d2_hd)            0.4104               0.9250    0.3025 @   1.6912 r    (647.68,643.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n4 (net)     3   0.0443                          0.9250    0.0000     1.6912 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place76/A (ivd2_hd)   0.0000   0.4104  -0.0414   0.9250  -0.0440 @   1.6472 r (648.91,740.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place76/Y (ivd2_hd)     0.3761               0.9250    0.2789 @   1.9261 f    (649.40,740.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n180 (net)    15   0.0726                        0.9250    0.0000     1.9261 f    [0.04,0.07]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U70/A (nd2d1_hd)   0.0000   0.3761   -0.0023     0.9250   -0.0014 @   1.9246 f    (649.79,768.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U70/Y (nd2d1_hd)            0.2770               0.9250    0.2163 @   2.1409 r    (649.55,768.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n850 (net)     2   0.0118                        0.9250    0.0000     2.1409 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U76/B (nd2d1_hd)   0.0000   0.2770   -0.0331     0.9250   -0.0356 @   2.1054 r    (674.04,768.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U76/Y (nd2d1_hd)            0.1512               0.9250    0.1262 @   2.2315 f    (674.63,768.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1009 (net)     1   0.0076                       0.9250    0.0000     2.2315 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_9_0)   0.9250   0.0000   2.2315 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/EN (net)   0.0076             0.9250    0.0000     2.2315 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1512   0.0000   0.9250   0.0001 @   2.2316 f (673.60,794.53) d u   1.05
  data arrival time                                                                                                   2.2316                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_s_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0831     1.0081                                            
  data required time                                                                                                  1.0081                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0081                                            
  data arrival time                                                                                                  -2.2316                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2235                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/a_e_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_e_reg_5_/CK (fd1qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (985.07,858.96)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_e_reg_5_/Q (fd1qd1_hd)        0.2493               0.9250    0.4667 @   1.2167 f    (991.28,859.10)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/a_e[5] (net)     4   0.0201                          0.9250    0.0000     1.2167 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U596/A (nr2d1_hd)     0.0000    0.2493   -0.0023     0.9250   -0.0024 @   1.2143 f    (994.33,866.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U596/Y (nr2d1_hd)               0.3316               0.9250    0.2006 @   1.4149 r    (994.07,866.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n644 (net)     2   0.0097                            0.9250    0.0000     1.4149 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U578/A (nr4d1_hd)     0.0000    0.3316   -0.0096     0.9250   -0.0103 @   1.4046 r    (997.44,880.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U578/Y (nr4d1_hd)               0.1110               0.9250    0.1333 @   1.5379 f    (997.14,881.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n635 (net)     1   0.0046                            0.9250    0.0000     1.5379 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U573/A (nd4d1_hd)     0.0000    0.1110    0.0000     0.9250    0.0000 @   1.5379 f    (993.48,877.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U573/Y (nd4d1_hd)               0.4584               0.9250    0.2295 @   1.7675 r    (993.67,877.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n124 (net)     2   0.0210                            0.9250    0.0000     1.7675 r    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U47/B (ao21d1_hd)     0.0000    0.4584   -0.0015     0.9250   -0.0014 @   1.7661 r    (973.15,909.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U47/Y (ao21d1_hd)               0.1815               0.9250    0.1704 @   1.9365 f    (971.80,909.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n140 (net)     2   0.0069                            0.9250    0.0000     1.9365 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U243/A (ivd1_hd)      0.0000    0.1815   -0.0085     0.9250   -0.0091 @   1.9274 f    (965.32,912.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U243/Y (ivd1_hd)                0.5434               0.9250    0.2789 @   2.2062 r    (964.89,912.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n103 (net)     5   0.0285                            0.9250    0.0000     2.2062 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_5_0)   0.9250   0.0000   2.2062 r (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/EN (net)   0.0285                 0.9250    0.0000     2.2062 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.5434  -0.0439   0.9250  -0.0471 @   2.1592 r (927.48,919.91) d u       1.05
  data arrival time                                                                                                   2.1592                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.1592                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2242                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/CK (fds2d1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (431.67,912.87)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_1_/QN (fds2d1_hd)   0.5834            0.9250    0.6761 @   1.4261 r    (439.44,912.88)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n57 (net)     8   0.0303                        0.9250    0.0000     1.4261 r    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U18/B (nd2d1_hd)   0.0000   0.5834  -0.0023     0.9250   -0.0018 @   1.4243 r    (438.20,898.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U18/Y (nd2d1_hd)           0.2020               0.9250    0.1934 @   1.6178 f    (437.61,898.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n469 (net)     2   0.0108                       0.9250    0.0000     1.6178 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U125/B (or2d4_hd)   0.0000   0.2020  -0.0020    0.9250   -0.0021 @   1.6156 f    (427.20,895.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U125/Y (or2d4_hd)          0.3922               0.9250    0.3754 @   1.9910 f    (426.27,895.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n5 (net)    32   0.1507                         0.9250    0.0000     1.9910 f    [0.06,0.15]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U320/C (oa21d1_hd)   0.0000   0.3922   0.0000   0.9250    0.0033 @   1.9944 f    (399.51,869.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U320/Y (oa21d1_hd)         0.2797               0.9250    0.1813 @   2.1756 r    (399.78,869.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n98 (net)     2   0.0066                        0.9250    0.0000     2.1756 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4_0)   0.9250   0.0000   2.1756 r (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/EN (net)   0.0066            0.9250    0.0000     2.1756 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2797   0.0000   0.9250   0.0000 @   2.1756 r (396.84,869.52) d u  1.05
  data arrival time                                                                                                   2.1756                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_m_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.1756                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2406                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0142   0.9250   0.0000   0.7500 r (977.22,927.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2712               0.9250    0.4798 @   1.2298 f    (976.32,927.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0221                        0.9250    0.0000     1.2298 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/A (nd2d1_hd)      0.0000    0.2712   -0.0009     0.9250   -0.0006 @   1.2292 f    (970.65,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/Y (nd2d1_hd)                0.2454               0.9250    0.1719 @   1.4011 r    (970.89,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n614 (net)     2   0.0096                            0.9250    0.0000     1.4011 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/B (or2d2_hd)      0.0000    0.2454    0.0000     0.9250    0.0000 @   1.4011 r    (961.42,919.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/Y (or2d2_hd)                0.3864               0.9250    0.2984 @   1.6995 r    (960.52,920.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n4 (net)     3   0.0415                              0.9250    0.0000     1.6995 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/A (ivd2_hd)   0.0000   0.3864  -0.0364   0.9250   -0.0387 @   1.6608 r    (962.62,902.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/Y (ivd2_hd)         0.4762               0.9250    0.3261 @   1.9869 f    (963.11,902.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n193 (net)    24   0.0984                            0.9250    0.0000     1.9869 f    [0.04,0.10]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U70/A (nd2d1_hd)      0.0000    0.4762    0.0000     0.9250    0.0021 @   1.9890 f    (950.85,862.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U70/Y (nd2d1_hd)                0.2055               0.9250    0.1976 @   2.1866 r    (951.09,862.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n848 (net)     2   0.0075                            0.9250    0.0000     2.1866 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U76/B (nd2d1_hd)      0.0000    0.2055    0.0000     0.9250    0.0000 @   2.1867 r    (955.65,866.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U76/Y (nd2d1_hd)                0.1039               0.9250    0.0930 @   2.2797 f    (956.23,866.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1007 (net)     1   0.0042                           0.9250    0.0000     2.2797 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_9_0)   0.9250   0.0000   2.2797 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/EN (net)   0.0042                 0.9250    0.0000     2.2797 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1039   0.0000   0.9250   0.0000 @   2.2797 f (953.00,866.53) d u       1.05
  data arrival time                                                                                                   2.2797                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_s_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0912     1.0162                                            
  data required time                                                                                                  1.0162                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0162                                            
  data arrival time                                                                                                  -2.2797                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2635                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0142   0.9250   0.0000   0.7500 r (977.22,927.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2712               0.9250    0.4798 @   1.2298 f    (976.32,927.17)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/state[0] (net)     6   0.0221                        0.9250    0.0000     1.2298 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/A (nd2d1_hd)      0.0000    0.2712   -0.0009     0.9250   -0.0006 @   1.2292 f    (970.65,931.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U36/Y (nd2d1_hd)                0.2454               0.9250    0.1719 @   1.4011 r    (970.89,931.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n614 (net)     2   0.0096                            0.9250    0.0000     1.4011 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/B (or2d2_hd)      0.0000    0.2454    0.0000     0.9250    0.0000 @   1.4011 r    (961.42,919.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U53/Y (or2d2_hd)                0.3864               0.9250    0.2984 @   1.6995 r    (960.52,920.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n4 (net)     3   0.0415                              0.9250    0.0000     1.6995 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/A (ivd2_hd)   0.0000   0.3864  -0.0364   0.9250   -0.0387 @   1.6608 r    (962.62,902.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place82/Y (ivd2_hd)         0.4762               0.9250    0.3261 @   1.9869 f    (963.11,902.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n193 (net)    24   0.0984                            0.9250    0.0000     1.9869 f    [0.04,0.10]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U71/A (nd2d1_hd)      0.0000    0.4762    0.0000     0.9250    0.0021 @   1.9890 f    (967.47,840.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U71/Y (nd2d1_hd)                0.1851               0.9250    0.1874 @   2.1764 r    (967.23,840.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n853 (net)     2   0.0065                            0.9250    0.0000     2.1764 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U75/B (nd2d1_hd)      0.0000    0.1851    0.0000     0.9250    0.0000 @   2.1765 r    (973.24,840.83)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U75/Y (nd2d1_hd)                0.1288               0.9250    0.1065 @   2.2830 f    (973.83,840.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n1016 (net)     1   0.0069                           0.9250    0.0000     2.2830 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_8_0)   0.9250   0.0000   2.2830 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/EN (net)   0.0069                 0.9250    0.0000     2.2830 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1288  -0.0006   0.9250  -0.0006 @   2.2824 f (979.84,830.53) d u       1.05
  data arrival time                                                                                                   2.2824                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0869     1.0119                                            
  data required time                                                                                                  1.0119                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0119                                            
  data arrival time                                                                                                  -2.2824                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2705                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (430.74,895.30)   d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg_3_/Q (fds2eqd1_hd)   0.3502           0.9250    0.5239 @   1.2739 f    (429.84,895.27)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state[3] (net)     8   0.0314                   0.9250    0.0000     1.2739 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place21/A (ivd1_hd)   0.0000   0.3502  -0.0014   0.9250  -0.0007 @   1.2732 f (439.08,898.43)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/icc_place21/Y (ivd1_hd)    0.3037               0.9250    0.2077 @   1.4808 r    (438.64,898.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n26 (net)     3   0.0127                        0.9250    0.0000     1.4808 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U14/B (nd2d1_hd)   0.0000   0.3037   0.0000     0.9250    0.0000 @   1.4809 r    (434.67,898.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U14/Y (nd2d1_hd)           0.4078               0.9250    0.2642 @   1.7451 f    (434.09,898.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n163 (net)     4   0.0308                       0.9250    0.0000     1.7451 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U328/B (scg20d1_hd)   0.0000   0.4078  -0.0012   0.9250  -0.0012 @   1.7439 f    (410.83,873.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U328/Y (scg20d1_hd)        0.2564               0.9250    0.3495 @   2.0934 f    (409.38,873.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n140 (net)     2   0.0214                       0.9250    0.0000     2.0934 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U52/A (nd2d1_hd)   0.0000   0.2564  -0.0058     0.9250   -0.0060 @   2.0873 f    (369.95,837.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U52/Y (nd2d1_hd)           0.1517               0.9250    0.1209 @   2.2082 r    (369.71,837.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n734 (net)     1   0.0040                       0.9250    0.0000     2.2082 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6_0)   0.9250   0.0000   2.2082 r (netlink)             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/EN (net)   0.0040            0.9250    0.0000     2.2082 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1517   0.0000   0.9250   0.0000 @   2.2083 r (369.56,833.52) d u  1.05
  data arrival time                                                                                                   2.2083                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_m_reg_0/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -2.2083                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2733                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (652.02,628.91)    d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg_0_/Q (fds2eqd1_hd)   0.2793            0.9250    0.4843 @   1.2343 f    (652.92,628.87)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state[0] (net)     6   0.0231                    0.9250    0.0000     1.2343 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/A (nd2d1_hd)   0.0000   0.2793   -0.0022     0.9250   -0.0020 @   1.2323 f    (653.41,639.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U35/Y (nd2d1_hd)            0.2221               0.9250    0.1571 @   1.3894 r    (653.65,639.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n614 (net)     2   0.0076                        0.9250    0.0000     1.3894 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/B (or2d2_hd)   0.0000   0.2221   -0.0008     0.9250   -0.0008 @   1.3886 r    (648.59,643.25)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U53/Y (or2d2_hd)            0.4104               0.9250    0.3025 @   1.6912 r    (647.68,643.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n4 (net)     3   0.0443                          0.9250    0.0000     1.6912 r    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place74/A (ivd2_hd)   0.0000   0.4104  -0.0414   0.9250  -0.0440 @   1.6472 r (639.34,744.01)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/icc_place74/Y (ivd2_hd)     0.4212               0.9250    0.3037 @   1.9509 f    (638.84,743.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n176 (net)    22   0.0842                        0.9250    0.0000     1.9509 f    [0.03,0.08]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U71/A (nd2d1_hd)   0.0000   0.4212    0.0000     0.9250    0.0001 @   1.9510 f    (636.15,751.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U71/Y (nd2d1_hd)            0.2759               0.9250    0.2253 @   2.1763 r    (635.91,751.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n855 (net)     2   0.0117                        0.9250    0.0000     2.1763 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U75/B (nd2d1_hd)   0.0000   0.2759   -0.0014     0.9250   -0.0014 @   2.1749 r    (660.84,765.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U75/Y (nd2d1_hd)            0.1304               0.9250    0.1132 @   2.2881 f    (661.43,765.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n1018 (net)     1   0.0056                       0.9250    0.0000     2.2881 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_8_0)   0.9250   0.0000   2.2881 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/EN (net)   0.0056             0.9250    0.0000     2.2881 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1304   0.0000   0.9250   0.0000 @   2.2881 f (661.28,780.12) d u   1.05
  data arrival time                                                                                                   2.2881                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0866     1.0116                                            
  data required time                                                                                                  1.0116                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0116                                            
  data arrival time                                                                                                  -2.2881                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2765                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (500.65,250.34)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg_0_/Q (fds2eqd1_hd)    0.2985               0.9250    0.4950 @   1.2450 f    (501.56,250.37)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/state[0] (net)     6   0.0253                        0.9250    0.0000     1.2450 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/A (nd2d1_hd)      0.0000    0.2986   -0.0043     0.9250   -0.0041 @   1.2410 f    (528.45,257.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U35/Y (nd2d1_hd)                0.3157               0.9250    0.2088 @   1.4498 r    (528.69,257.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n614 (net)     2   0.0135                            0.9250    0.0000     1.4498 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/B (or2d2_hd)      0.0000    0.3157    0.0000     0.9250    0.0000 @   1.4499 r    (527.90,264.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U51/Y (or2d2_hd)                0.4374               0.9250    0.3366 @   1.7865 r    (528.80,264.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n4 (net)     3   0.0475                              0.9250    0.0000     1.7865 r    [0.04,0.05]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/A (ivd2_hd)   0.0000   0.4374  -0.0594   0.9250   -0.0633 @   1.7232 r    (640.10,279.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place50/Y (ivd2_hd)         0.4041               0.9250    0.2985 @   2.0217 f    (640.59,279.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n59 (net)    18   0.0783                             0.9250    0.0000     2.0217 f    [0.03,0.08]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U70/A (nd2d1_hd)      0.0000    0.4041    0.0000     0.9250    0.0017 @   2.0233 f    (669.59,276.06)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U70/Y (nd2d1_hd)                0.1771               0.9250    0.1679 @   2.1912 r    (669.35,276.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n853 (net)     2   0.0057                            0.9250    0.0000     2.1912 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/U74/B (nd2d1_hd)      0.0000    0.1771    0.0000     0.9250    0.0000 @   2.1912 r    (669.20,268.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U74/Y (nd2d1_hd)                0.1367               0.9250    0.1101 @   2.3013 f    (668.61,269.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/n1016 (net)     1   0.0078                           0.9250    0.0000     2.3013 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_8_0)   0.9250   0.0000   2.3013 f (netlink)                       
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/EN (net)   0.0078                 0.9250    0.0000     2.3013 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1367  -0.0123   0.9250  -0.0132 @   2.2881 f (692.96,268.92) d u       1.05
  data arrival time                                                                                                   2.2881                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_e_reg_0/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0855     1.0105                                            
  data required time                                                                                                  1.0105                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0105                                            
  data arrival time                                                                                                  -2.2881                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         1.2775                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (666.04,196.85)      d              1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/Q (fd4qd1_hd)   0.1443              0.9250    0.4107 @   1.1607 f    (656.00,196.51)        d              1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk (net)     2   0.0079                    0.9250    0.0000     1.1607 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/D (fd4qd1_hd)   0.0000   0.1443   0.0000   0.9250   0.0000 @   1.1607 f (653.72,189.71)     d              1.05
  data arrival time                                                                                                   1.1607                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0546     1.0446                                            
  data required time                                                                                                  1.0446                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0446                                            
  data arrival time                                                                                                  -1.1607                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1162                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (697.00,873.65)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_/Q (fd4qd1_hd)    0.1272               0.9250    0.3988 @   1.1488 f    (707.04,873.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[22] (net)     2   0.0061                      0.9250    0.0000     1.1488 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U554/AN (nd2bd1_hd)       0.0000    0.1272   -0.0021     0.9250   -0.0022 @   1.1466 f    (700.36,870.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U554/Y (nd2bd1_hd)                  0.0862               0.9250    0.1509 @   1.2975 f    (698.97,869.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n566 (net)     1   0.0023                                0.9250    0.0000     1.2975 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_/D (fd4qd1_hd)   0.0000   0.0862   0.0000   0.9250   0.0000 @   1.2975 f (698.60,873.71)       d              1.05
  data arrival time                                                                                                   1.2975                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_22_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0663     1.0563                                            
  data required time                                                                                                  1.0563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0563                                            
  data arrival time                                                                                                  -1.2975                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2412                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r (635.40,837.65)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/Q (fd4qd1_hd)    0.1199               0.9250    0.3937 @   1.1437 f    (645.44,837.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[17] (net)     2   0.0053                      0.9250    0.0000     1.1437 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U560/AN (nd2bd1_hd)       0.0000    0.1199    0.0000     0.9250    0.0000 @   1.1437 f    (642.72,834.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U560/Y (nd2bd1_hd)                  0.0972               0.9250    0.1556 @   1.2993 f    (641.33,833.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n569 (net)     1   0.0033                                0.9250    0.0000     1.2993 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/D (fd4qd1_hd)   0.0000   0.0972   0.0000   0.9250   0.0000 @   1.2993 f (637.00,837.71)       d              1.05
  data arrival time                                                                                                   1.2993                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0641     1.0541                                            
  data required time                                                                                                  1.0541                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0541                                            
  data arrival time                                                                                                  -1.2993                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2452                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (755.96,653.59)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_/Q (fd4qd1_hd)    0.1322               0.9250    0.4023 @   1.1523 f    (766.00,653.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[29] (net)     2   0.0066                      0.9250    0.0000     1.1523 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U96/AN (nd2bd1_hd)        0.0000    0.1322   -0.0007     0.9250   -0.0008 @   1.1515 f    (759.76,649.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U96/Y (nd2bd1_hd)                   0.0855               0.9250    0.1518 @   1.3033 f    (758.37,650.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n587 (net)     1   0.0022                                0.9250    0.0000     1.3033 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_/D (fd4qd1_hd)   0.0000   0.0855   0.0000   0.9250   0.0000 @   1.3033 f (757.56,653.53)       d              1.05
  data arrival time                                                                                                   1.3033                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3033                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2468                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (747.16,650.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/Q (fd4qd1_hd)    0.1261               0.9250    0.3980 @   1.1480 f    (757.20,650.10)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[28] (net)     2   0.0059                      0.9250    0.0000     1.1480 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U93/AN (nd2bd1_hd)        0.0000    0.1261   -0.0011     0.9250   -0.0011 @   1.1469 f    (754.04,647.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U93/Y (nd2bd1_hd)                   0.0935               0.9250    0.1550 @   1.3019 f    (752.65,646.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n588 (net)     1   0.0030                                0.9250    0.0000     1.3019 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/D (fd4qd1_hd)   0.0000   0.0935   0.0000   0.9250   0.0000 @   1.3019 f (748.76,650.51)       d              1.05
  data arrival time                                                                                                   1.3019                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_28_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3019                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2471                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (715.92,876.79)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/Q (fd4qd1_hd)    0.1330               0.9250    0.4028 @   1.1528 f    (725.96,877.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[28] (net)     2   0.0067                      0.9250    0.0000     1.1528 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U548/AN (nd2bd1_hd)       0.0000    0.1330    0.0000     0.9250    0.0000 @   1.1529 f    (718.84,872.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U548/Y (nd2bd1_hd)                  0.0861               0.9250    0.1524 @   1.3053 f    (717.45,873.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n560 (net)     1   0.0023                                0.9250    0.0000     1.3053 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/D (fd4qd1_hd)   0.0000   0.0861   0.0000   0.9250   0.0000 @   1.3053 f (717.52,876.73)       d              1.05
  data arrival time                                                                                                   1.3053                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_28_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0663     1.0563                                            
  data required time                                                                                                  1.0563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0563                                            
  data arrival time                                                                                                  -1.3053                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2489                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (716.80,880.84)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/Q (fd4qd1_hd)    0.1189               0.9250    0.3930 @   1.1430 f    (726.84,880.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[26] (net)     2   0.0052                      0.9250    0.0000     1.1430 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U551/AN (nd2bd1_hd)       0.0000    0.1189    0.0000     0.9250    0.0000 @   1.1430 f    (729.56,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U551/Y (nd2bd1_hd)                  0.1073               0.9250    0.1616 @   1.3046 f    (730.95,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n562 (net)     1   0.0042                                0.9250    0.0000     1.3046 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/D (fd4qd1_hd)   0.0000   0.1073   0.0000   0.9250   0.0000 @   1.3046 f (718.40,880.91)       d              1.05
  data arrival time                                                                                                   1.3046                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_26_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0620     1.0520                                            
  data required time                                                                                                  1.0520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0520                                            
  data arrival time                                                                                                  -1.3046                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2525                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (682.76,840.79)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_20_/Q (fd4qd1_hd)    0.1279               0.9250    0.3993 @   1.1493 f    (672.72,841.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[20] (net)     2   0.0061                      0.9250    0.0000     1.1493 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U557/AN (nd2bd1_hd)       0.0000    0.1279   -0.0008     0.9250   -0.0008 @   1.1484 f    (674.56,843.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U557/Y (nd2bd1_hd)                  0.0981               0.9250    0.1583 @   1.3068 f    (675.95,844.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n567 (net)     1   0.0034                                0.9250    0.0000     1.3068 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_20_/D (fd4qd1_hd)   0.0000   0.0981   0.0000   0.9250   0.0000 @   1.3068 f (681.16,840.73)       d              1.05
  data arrival time                                                                                                   1.3068                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_20_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0639     1.0539                                            
  data required time                                                                                                  1.0539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0539                                            
  data arrival time                                                                                                  -1.3068                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2529                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (187.92,365.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_5_/Q (fd4qd1_hd)       0.1295               0.9250    0.4004 @   1.1504 f    (197.96,365.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[5] (net)     2   0.0063                         0.9250    0.0000     1.1504 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U340/AN (nd2bd1_hd)       0.0000    0.1295   -0.0007     0.9250   -0.0008 @   1.1496 f    (198.48,366.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U340/Y (nd2bd1_hd)                  0.0972               0.9250    0.1582 @   1.3079 f    (199.87,365.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n451 (net)     1   0.0033                                0.9250    0.0000     1.3079 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_5_/D (fd4qd1_hd)   0.0000   0.0972   0.0000   0.9250   0.0000 @   1.3079 f   (189.52,365.53)        d              1.05
  data arrival time                                                                                                   1.3079                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_5_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0641     1.0541                                            
  data required time                                                                                                  1.0541                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0541                                            
  data arrival time                                                                                                  -1.3079                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2538                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (738.80,607.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_6_/Q (fd4qd1_hd)     0.1284               0.9250    0.3996 @   1.1496 f    (748.84,606.91)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[6] (net)     2   0.0062                       0.9250    0.0000     1.1496 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U620/AN (nd2bd1_hd)       0.0000    0.1284    0.0000     0.9250    0.0000 @   1.1496 f    (748.76,611.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U620/Y (nd2bd1_hd)                  0.0978               0.9250    0.1583 @   1.3080 f    (747.37,610.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n605 (net)     1   0.0034                                0.9250    0.0000     1.3080 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_6_/D (fd4qd1_hd)   0.0000   0.0978   0.0000   0.9250   0.0000 @   1.3080 f (740.40,607.31)        d              1.05
  data arrival time                                                                                                   1.3080                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_6_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0640     1.0540                                            
  data required time                                                                                                  1.0540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0540                                            
  data arrival time                                                                                                  -1.3080                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2540                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (738.20,880.84)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/Q (fd4qd1_hd)    0.1396               0.9250    0.4074 @   1.1574 f    (728.16,880.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[29] (net)     2   0.0074                      0.9250    0.0000     1.1574 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U547/AN (nd2bd1_hd)       0.0000    0.1396    0.0000     0.9250    0.0000 @   1.1575 f    (735.72,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U547/Y (nd2bd1_hd)                  0.0855               0.9250    0.1537 @   1.3112 f    (737.11,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n559 (net)     1   0.0022                                0.9250    0.0000     1.3112 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/D (fd4qd1_hd)   0.0000   0.0855   0.0000   0.9250   0.0000 @   1.3112 f (736.60,880.91)       d              1.05
  data arrival time                                                                                                   1.3112                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_29_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3112                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2547                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (735.72,873.65)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/Q (fd4qd1_hd)    0.1334               0.9250    0.4031 @   1.1531 f    (745.76,873.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[23] (net)     2   0.0067                      0.9250    0.0000     1.1531 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U552/AN (nd2bd1_hd)       0.0000    0.1334   -0.0008     0.9250   -0.0009 @   1.1522 f    (742.16,878.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U552/Y (nd2bd1_hd)                  0.0976               0.9250    0.1596 @   1.3118 f    (740.77,876.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n565 (net)     1   0.0033                                0.9250    0.0000     1.3118 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/D (fd4qd1_hd)   0.0000   0.0976  -0.0009   0.9250  -0.0009 @   1.3109 f (737.32,873.71)       d              1.05
  data arrival time                                                                                                   1.3109                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_23_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0640     1.0540                                            
  data required time                                                                                                  1.0540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0540                                            
  data arrival time                                                                                                  -1.3109                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2569                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (749.36,600.04)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/Q (fd4qd1_hd)    0.1431               0.9250    0.4099 @   1.1599 f    (759.40,599.71)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[16] (net)     2   0.0077                      0.9250    0.0000     1.1599 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U600/AN (nd2bd1_hd)       0.0000    0.1431   -0.0008     0.9250   -0.0008 @   1.1590 f    (753.60,604.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U600/Y (nd2bd1_hd)                  0.0858               0.9250    0.1548 @   1.3139 f    (752.21,603.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n598 (net)     1   0.0022                                0.9250    0.0000     1.3139 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/D (fd4qd1_hd)   0.0000   0.0858   0.0000   0.9250   0.0000 @   1.3139 f (750.96,600.11)       d              1.05
  data arrival time                                                                                                   1.3139                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_16_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3139                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2575                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (749.36,607.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_17_/Q (fd4qd1_hd)    0.1429               0.9250    0.4097 @   1.1597 f    (759.40,606.91)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[17] (net)     2   0.0077                      0.9250    0.0000     1.1597 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U598/AN (nd2bd1_hd)       0.0000    0.1429    0.0000     0.9250    0.0000 @   1.1597 f    (753.60,611.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U598/Y (nd2bd1_hd)                  0.0861               0.9250    0.1550 @   1.3147 f    (752.21,610.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n597 (net)     1   0.0023                                0.9250    0.0000     1.3147 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_17_/D (fd4qd1_hd)   0.0000   0.0861   0.0000   0.9250   0.0000 @   1.3147 f (750.96,607.31)       d              1.05
  data arrival time                                                                                                   1.3147                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_17_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0663     1.0563                                            
  data required time                                                                                                  1.0563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0563                                            
  data arrival time                                                                                                  -1.3147                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2584                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r  (619.40,833.59)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/Q (fd4qd1_hd)     0.1339               0.9250    0.4035 @   1.1535 f    (609.36,833.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[3] (net)     2   0.0068                       0.9250    0.0000     1.1535 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U594/AN (nd2bd1_hd)       0.0000    0.1339    0.0000     0.9250    0.0000 @   1.1535 f    (619.12,836.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U594/Y (nd2bd1_hd)                  0.0986               0.9250    0.1603 @   1.3138 f    (620.51,837.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n582 (net)     1   0.0034                                0.9250    0.0000     1.3138 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/D (fd4qd1_hd)   0.0000   0.0986  -0.0012   0.9250  -0.0012 @   1.3125 f (617.80,833.53)        d              1.05
  data arrival time                                                                                                   1.3125                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_3_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3125                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2587                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (206.84,340.85)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/Q (fd4qd1_hd)      0.1396               0.9250    0.4074 @   1.1574 f    (216.88,340.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[11] (net)     2   0.0074                        0.9250    0.0000     1.1574 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U335/AN (nd2bd1_hd)       0.0000    0.1396   -0.0007     0.9250   -0.0007 @   1.1567 f    (214.16,345.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U335/Y (nd2bd1_hd)                  0.0944               0.9250    0.1592 @   1.3159 f    (212.77,343.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n446 (net)     1   0.0030                                0.9250    0.0000     1.3159 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/D (fd4qd1_hd)   0.0000   0.0944   0.0000   0.9250   0.0000 @   1.3159 f  (208.44,340.91)        d              1.05
  data arrival time                                                                                                   1.3159                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_11_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0647     1.0547                                            
  data required time                                                                                                  1.0547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0547                                            
  data arrival time                                                                                                  -1.3159                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2613                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r (622.92,826.40)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/Q (fd4qd1_hd)    0.1414               0.9250    0.4087 @   1.1587 f    (612.88,826.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[10] (net)     2   0.0076                      0.9250    0.0000     1.1587 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U563/AN (nd2bd1_hd)       0.0000    0.1414   -0.0009     0.9250   -0.0009 @   1.1578 f    (617.36,829.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U563/Y (nd2bd1_hd)                  0.0938               0.9250    0.1593 @   1.3171 f    (618.75,830.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n575 (net)     1   0.0030                                0.9250    0.0000     1.3171 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/D (fd4qd1_hd)   0.0000   0.0938   0.0000   0.9250   0.0000 @   1.3171 f (621.32,826.33)       d              1.05
  data arrival time                                                                                                   1.3171                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_10_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3171                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2624                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (751.12,581.59)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_/Q (fd4qd1_hd)     0.1368               0.9250    0.4055 @   1.1555 f    (761.16,581.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[5] (net)     2   0.0071                       0.9250    0.0000     1.1555 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U621/AN (nd2bd1_hd)       0.0000    0.1368    0.0000     0.9250    0.0000 @   1.1555 f    (759.76,584.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U621/Y (nd2bd1_hd)                  0.1004               0.9250    0.1622 @   1.3177 f    (758.37,585.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n606 (net)     1   0.0036                                0.9250    0.0000     1.3177 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_/D (fd4qd1_hd)   0.0000   0.1004  -0.0014   0.9250  -0.0015 @   1.3162 f (752.72,581.53)        d              1.05
  data arrival time                                                                                                   1.3162                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0634     1.0534                                            
  data required time                                                                                                  1.0534                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0534                                            
  data arrival time                                                                                                  -1.3162                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2627                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (707.56,869.59)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/Q (fd4qd1_hd)    0.1436               0.9250    0.4103 @   1.1603 f    (717.60,869.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[27] (net)     2   0.0078                      0.9250    0.0000     1.1603 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U550/AN (nd2bd1_hd)       0.0000    0.1436   -0.0026     0.9250   -0.0027 @   1.1575 f    (713.56,872.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U550/Y (nd2bd1_hd)                  0.0954               0.9250    0.1609 @   1.3185 f    (712.17,873.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n561 (net)     1   0.0031                                0.9250    0.0000     1.3185 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/D (fd4qd1_hd)   0.0000   0.0954   0.0000   0.9250   0.0000 @   1.3185 f (709.16,869.53)       d              1.05
  data arrival time                                                                                                   1.3185                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0645     1.0545                                            
  data required time                                                                                                  1.0545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0545                                            
  data arrival time                                                                                                  -1.3185                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2640                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r (613.24,819.20)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_/Q (fd4qd1_hd)    0.1346               0.9250    0.4039 @   1.1539 f    (603.20,819.53)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[11] (net)     2   0.0068                      0.9250    0.0000     1.1539 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U562/AN (nd2bd1_hd)       0.0000    0.1346   -0.0009     0.9250   -0.0009 @   1.1530 f    (605.48,814.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U562/Y (nd2bd1_hd)                  0.1073               0.9250    0.1658 @   1.3188 f    (606.87,816.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n574 (net)     1   0.0042                                0.9250    0.0000     1.3188 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_/D (fd4qd1_hd)   0.0000   0.1073  -0.0010   0.9250  -0.0011 @   1.3177 f (611.64,819.13)       d              1.05
  data arrival time                                                                                                   1.3177                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_11_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0621     1.0521                                            
  data required time                                                                                                  1.0521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0521                                            
  data arrival time                                                                                                  -1.3177                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2657                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (747.60,664.84)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_27_/Q (fd4qd1_hd)    0.1344               0.9250    0.4038 @   1.1538 f    (757.64,664.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[27] (net)     2   0.0068                      0.9250    0.0000     1.1538 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U90/AN (nd2bd1_hd)        0.0000    0.1344    0.0000     0.9250    0.0000 @   1.1538 f    (757.72,662.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U90/Y (nd2bd1_hd)                   0.1058               0.9250    0.1648 @   1.3187 f    (759.11,660.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n589 (net)     1   0.0041                                0.9250    0.0000     1.3187 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_27_/D (fd4qd1_hd)   0.0000   0.1058   0.0000   0.9250   0.0000 @   1.3187 f (749.20,664.91)       d              1.05
  data arrival time                                                                                                   1.3187                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_27_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0623     1.0523                                            
  data required time                                                                                                  1.0523                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0523                                            
  data arrival time                                                                                                  -1.3187                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2664                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (733.52,588.79)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/Q (fd4qd1_hd)     0.1444               0.9250    0.4108 @   1.1608 f    (743.56,589.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[7] (net)     2   0.0079                       0.9250    0.0000     1.1608 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U618/AN (nd2bd1_hd)       0.0000    0.1444   -0.0005     0.9250   -0.0005 @   1.1604 f    (742.16,591.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U618/Y (nd2bd1_hd)                  0.0985               0.9250    0.1631 @   1.3234 f    (740.77,592.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n604 (net)     1   0.0034                                0.9250    0.0000     1.3234 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/D (fd4qd1_hd)   0.0000   0.0985  -0.0009   0.9250  -0.0010 @   1.3225 f (735.12,588.73)        d              1.05
  data arrival time                                                                                                   1.3225                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_7_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3225                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2686                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (743.64,585.65)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/Q (fd4qd1_hd)     0.1490               0.9250    0.4140 @   1.1640 f    (753.68,585.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[0] (net)     2   0.0084                       0.9250    0.0000     1.1640 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U624/AN (nd2bd1_hd)       0.0000    0.1490    0.0000     0.9250    0.0000 @   1.1641 f    (749.20,590.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U624/Y (nd2bd1_hd)                  0.0920               0.9250    0.1602 @   1.3243 f    (747.81,588.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n611 (net)     1   0.0028                                0.9250    0.0000     1.3243 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/D (fd4qd1_hd)   0.0000   0.0920   0.0000   0.9250   0.0000 @   1.3243 f (745.24,585.71)        d              1.05
  data arrival time                                                                                                   1.3243                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_0_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.3243                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2691                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (752.00,588.79)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_3_/Q (fd4qd1_hd)     0.1460               0.9250    0.4119 @   1.1619 f    (762.04,589.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[3] (net)     2   0.0080                       0.9250    0.0000     1.1619 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U623/AN (nd2bd1_hd)       0.0000    0.1460    0.0000     0.9250    0.0000 @   1.1620 f    (758.44,591.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U623/Y (nd2bd1_hd)                  0.0972               0.9250    0.1626 @   1.3246 f    (757.05,592.88)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n608 (net)     1   0.0033                                0.9250    0.0000     1.3246 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_3_/D (fd4qd1_hd)   0.0000   0.0972  -0.0007   0.9250  -0.0008 @   1.3238 f (753.60,588.73)        d              1.05
  data arrival time                                                                                                   1.3238                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_3_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0641     1.0541                                            
  data required time                                                                                                  1.0541                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0541                                            
  data arrival time                                                                                                  -1.3238                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2697                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (762.12,578.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/Q (fd4qd1_hd)    0.1705               0.9250    0.4286 @   1.1786 f    (772.16,578.10)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[11] (net)     2   0.0107                      0.9250    0.0000     1.1786 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U604/AN (nd2bd1_hd)       0.0000    0.1705   -0.0127     0.9250   -0.0136 @   1.1650 f    (765.04,582.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U604/Y (nd2bd1_hd)                  0.0857               0.9250    0.1620 @   1.3270 f    (763.65,581.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n601 (net)     1   0.0022                                0.9250    0.0000     1.3270 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/D (fd4qd1_hd)   0.0000   0.0857   0.0000   0.9250   0.0000 @   1.3270 f (763.72,578.51)       d              1.05
  data arrival time                                                                                                   1.3270                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_11_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3270                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2706                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (196.28,340.85)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/Q (fd4qd1_hd)       0.1511               0.9250    0.4155 @   1.1655 f    (206.32,340.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[1] (net)     2   0.0086                         0.9250    0.0000     1.1655 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U341/AN (nd2bd1_hd)       0.0000    0.1511   -0.0009     0.9250   -0.0009 @   1.1645 f    (201.40,345.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U341/Y (nd2bd1_hd)                  0.0935               0.9250    0.1617 @   1.3262 f    (200.01,343.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n452 (net)     1   0.0029                                0.9250    0.0000     1.3262 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/D (fd4qd1_hd)   0.0000   0.0935  -0.0004   0.9250  -0.0004 @   1.3258 f   (197.88,340.91)        d              1.05
  data arrival time                                                                                                   1.3258                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_1_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3258                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2709                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r  (615.00,808.84)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_/Q (fd4qd1_hd)     0.1523               0.9250    0.4163 @   1.1663 f    (604.96,808.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[6] (net)     2   0.0087                       0.9250    0.0000     1.1663 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U590/AN (nd2bd1_hd)       0.0000    0.1523   -0.0009     0.9250   -0.0009 @   1.1655 f    (609.88,813.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U590/Y (nd2bd1_hd)                  0.0949               0.9250    0.1629 @   1.3283 f    (611.27,811.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n579 (net)     1   0.0031                                0.9250    0.0000     1.3283 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_/D (fd4qd1_hd)   0.0000   0.0949   0.0000   0.9250   0.0000 @   1.3284 f (613.40,808.91)        d              1.05
  data arrival time                                                                                                   1.3284                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_6_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0646     1.0546                                            
  data required time                                                                                                  1.0546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0546                                            
  data arrival time                                                                                                  -1.3284                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2738                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0007   0.9250   0.0000   0.7500 r (766.80,686.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_26_/Q (fd4qd1_hd)    0.1523               0.9250    0.4163 @   1.1663 f    (756.76,686.10)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[26] (net)     2   0.0087                      0.9250    0.0000     1.1663 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U595/AN (nd2bd1_hd)       0.0000    0.1523    0.0000     0.9250    0.0000 @   1.1663 f    (760.80,683.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U595/Y (nd2bd1_hd)                  0.0956               0.9250    0.1633 @   1.3297 f    (762.19,682.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n590 (net)     1   0.0031                                0.9250    0.0000     1.3297 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_26_/D (fd4qd1_hd)   0.0000   0.0956  -0.0013   0.9250  -0.0014 @   1.3283 f (765.20,686.51)       d              1.05
  data arrival time                                                                                                   1.3283                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_26_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.3283                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2739                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (705.80,225.65)        d              1.05
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/Q (fd4qd1_hd)     0.1762               0.9250    0.4321 @   1.1821 f    (715.84,225.30)        d              1.05
  khu_sensor_top/ads1292_controller/r_data_counter[0] (net)     3   0.0113                       0.9250    0.0000     1.1821 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U280/A (ao22d1_hd)            0.0000    0.1762   -0.0009     0.9250   -0.0009 @   1.1812 f    (718.85,225.66)                       1.05
  khu_sensor_top/ads1292_controller/U280/Y (ao22d1_hd)                      0.2626               0.9250    0.1549 @   1.3360 r    (719.11,225.71)                       1.05
  khu_sensor_top/ads1292_controller/n372 (net)     1    0.0047                                   0.9250    0.0000     1.3360 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2626  -0.0569   0.9250  -0.0611 @   1.2749 r (707.40,225.71)        d              1.05
  data arrival time                                                                                                   1.2749                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2749                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2749                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (357.16,696.79)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_9_/Q (fd4qd1_hd)   0.1190               0.9250    0.3931 @   1.1431 f    (347.12,697.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[9] (net)     2   0.0052                     0.9250    0.0000     1.1431 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U653/A (scg14d1_hd)     0.0000    0.1190   -0.0004     0.9250   -0.0005 @   1.1426 f    (350.33,692.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U653/Y (scg14d1_hd)               0.1068               0.9250    0.1846 @   1.3272 f    (351.26,693.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n765 (net)     1   0.0032                              0.9250    0.0000     1.3272 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_9_/D (fd4qd1_hd)   0.0000   0.1068   0.0000   0.9250   0.0000 @   1.3272 f (355.56,696.73)      d              1.05
  data arrival time                                                                                                   1.3272                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_9_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0621     1.0521                                            
  data required time                                                                                                  1.0521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0521                                            
  data arrival time                                                                                                  -1.3272                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2750                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_18_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (433.28,326.45)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_18_/Q (fd4qd1_hd)   0.1477              0.9250    0.4131 @   1.1631 f    (423.24,326.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[18] (net)     2   0.0082                    0.9250    0.0000     1.1631 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U770/A (scg14d1_hd)     0.0000    0.1477   -0.0018     0.9250   -0.0019 @   1.1612 f    (420.29,325.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U770/Y (scg14d1_hd)               0.1231               0.9250    0.2033 @   1.3644 f    (421.22,326.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n846 (net)     1   0.0047                              0.9250    0.0000     1.3644 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_18_/D (fd4qd1_hd)   0.0000   0.1231  -0.0373   0.9250  -0.0401 @   1.3244 f (431.68,326.51)     d              1.05
  data arrival time                                                                                                   1.3244                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_18_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0588     1.0488                                            
  data required time                                                                                                  1.0488                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0488                                            
  data arrival time                                                                                                  -1.3244                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2755                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (744.08,592.84)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/Q (fd4qd1_hd)    0.1542               0.9250    0.4176 @   1.1676 f    (754.12,592.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[20] (net)     2   0.0089                      0.9250    0.0000     1.1676 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U596/AN (nd2bd1_hd)       0.0000    0.1542   -0.0004     0.9250   -0.0004 @   1.1672 f    (750.96,597.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U596/Y (nd2bd1_hd)                  0.0956               0.9250    0.1639 @   1.3311 f    (749.57,595.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n595 (net)     1   0.0031                                0.9250    0.0000     1.3311 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/D (fd4qd1_hd)   0.0000   0.0956   0.0000   0.9250   0.0000 @   1.3311 f (745.68,592.91)       d              1.05
  data arrival time                                                                                                   1.3311                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_20_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.3311                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2767                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r  (621.16,801.65)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_/Q (fd4qd1_hd)     0.1517               0.9250    0.4159 @   1.1659 f    (611.12,801.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[7] (net)     2   0.0087                       0.9250    0.0000     1.1659 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U588/AN (nd2bd1_hd)       0.0000    0.1517   -0.0007     0.9250   -0.0007 @   1.1652 f    (610.32,806.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U588/Y (nd2bd1_hd)                  0.1071               0.9250    0.1704 @   1.3356 f    (611.71,804.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n578 (net)     1   0.0042                                0.9250    0.0000     1.3356 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_/D (fd4qd1_hd)   0.0000   0.1071  -0.0064   0.9250  -0.0068 @   1.3288 f (619.56,801.71)        d              1.05
  data arrival time                                                                                                   1.3288                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_7_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0621     1.0521                                            
  data required time                                                                                                  1.0521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0521                                            
  data arrival time                                                                                                  -1.3288                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2767                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (198.48,326.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_14_/Q (fd4qd1_hd)      0.1624               0.9250    0.4234 @   1.1734 f    (208.52,326.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[14] (net)     2   0.0098                        0.9250    0.0000     1.1734 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U333/AN (nd2bd1_hd)       0.0000    0.1624    0.0000     0.9250    0.0001 @   1.1735 f    (205.36,330.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U333/Y (nd2bd1_hd)                  0.0968               0.9250    0.1668 @   1.3402 f    (203.97,329.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n444 (net)     1   0.0032                                0.9250    0.0000     1.3402 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_14_/D (fd4qd1_hd)   0.0000   0.0968  -0.0073   0.9250  -0.0079 @   1.3324 f  (200.08,326.51)        d              1.05
  data arrival time                                                                                                   1.3324                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_14_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0642     1.0542                                            
  data required time                                                                                                  1.0542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0542                                            
  data arrival time                                                                                                  -1.3324                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2782                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (234.12,329.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/Q (fd4qd1_hd)      0.1526               0.9250    0.4165 @   1.1665 f    (244.16,329.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[28] (net)     2   0.0087                        0.9250    0.0000     1.1665 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U324/AN (nd2bd1_hd)       0.0000    0.1526   -0.0006     0.9250   -0.0006 @   1.1660 f    (244.08,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U324/Y (nd2bd1_hd)                  0.1000               0.9250    0.1662 @   1.3321 f    (242.69,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n435 (net)     1   0.0035                                0.9250    0.0000     1.3321 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/D (fd4qd1_hd)   0.0000   0.1000   0.0000   0.9250   0.0000 @   1.3322 f  (235.72,329.53)        d              1.05
  data arrival time                                                                                                   1.3322                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0635     1.0535                                            
  data required time                                                                                                  1.0535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0535                                            
  data arrival time                                                                                                  -1.3322                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2786                                            


  Startpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (930.64,430.39)        d              1.05
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/Q (fd4qd1_hd)            0.1018               0.9250    0.3796 @   1.1296 f    (940.68,430.73)        d              1.05
  khu_sensor_top/mpr121_controller/r_lstate_1_ (net)     1   0.0035                              0.9250    0.0000     1.1296 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/U185/A (ivd1_hd)               0.0000    0.1018    0.0000     0.9250    0.0000 @   1.1296 f    (937.60,434.41)                       1.05
  khu_sensor_top/mpr121_controller/U185/Y (ivd1_hd)                         0.1810               0.9250    0.1072 @   1.2368 r    (938.03,434.27)                       1.05
  khu_sensor_top/mpr121_controller/n65 (net)     2      0.0081                                   0.9250    0.0000     1.2368 r    [0.00,0.01]                           
  khu_sensor_top/mpr121_controller/U122/A (oa21d1_hd)             0.0000    0.1810   -0.0030     0.9250   -0.0032 @   1.2336 r    (938.51,437.86)                       1.05
  khu_sensor_top/mpr121_controller/U122/Y (oa21d1_hd)                       0.0956               0.9250    0.0997 @   1.3333 f    (937.90,437.67)                       1.05
  khu_sensor_top/mpr121_controller/n164 (net)     1     0.0038                                   0.9250    0.0000     1.3333 f    [0.00,0.00]                           
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/D (fd4qd1_hd)   0.0000   0.0956    0.0000     0.9250    0.0000 @   1.3333 f    (932.24,430.33)        d              1.05
  data arrival time                                                                                                   1.3333                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/mpr121_controller/r_lstate_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.3333                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2789                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (205.52,333.64)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_/Q (fd4qd1_hd)      0.1544               0.9250    0.4178 @   1.1678 f    (215.56,333.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[17] (net)     2   0.0089                        0.9250    0.0000     1.1678 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U331/AN (nd2bd1_hd)       0.0000    0.1544    0.0000     0.9250    0.0000 @   1.1678 f    (214.16,338.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U331/Y (nd2bd1_hd)                  0.0976               0.9250    0.1651 @   1.3329 f    (212.77,336.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n442 (net)     1   0.0033                                0.9250    0.0000     1.3329 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_/D (fd4qd1_hd)   0.0000   0.0976   0.0000   0.9250   0.0000 @   1.3330 f  (207.12,333.71)        d              1.05
  data arrival time                                                                                                   1.3330                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_17_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0640     1.0540                                            
  data required time                                                                                                  1.0540                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0540                                            
  data arrival time                                                                                                  -1.3330                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2789                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (731.76,600.04)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_10_/Q (fd4qd1_hd)    0.1496               0.9250    0.4144 @   1.1644 f    (741.80,599.71)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[10] (net)     2   0.0084                      0.9250    0.0000     1.1644 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U611/AN (nd2bd1_hd)       0.0000    0.1496    0.0000     0.9250    0.0000 @   1.1645 f    (742.60,597.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U611/Y (nd2bd1_hd)                  0.1037               0.9250    0.1677 @   1.3322 f    (741.21,595.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n602 (net)     1   0.0039                                0.9250    0.0000     1.3322 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_10_/D (fd4qd1_hd)   0.0000   0.1037   0.0000   0.9250   0.0000 @   1.3322 f (733.36,600.11)       d              1.05
  data arrival time                                                                                                   1.3322                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_10_/CK (fd4qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0628     1.0528                                            
  data required time                                                                                                  1.0528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0528                                            
  data arrival time                                                                                                  -1.3322                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2794                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (187.92,351.20)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_8_/Q (fd4qd1_hd)       0.1569               0.9250    0.4195 @   1.1695 f    (197.96,351.54)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[8] (net)     2   0.0092                         0.9250    0.0000     1.1695 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U337/AN (nd2bd1_hd)       0.0000    0.1569   -0.0028     0.9250   -0.0030 @   1.1666 f    (198.32,353.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U337/Y (nd2bd1_hd)                  0.0997               0.9250    0.1672 @   1.3337 f    (196.93,355.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n448 (net)     1   0.0035                                0.9250    0.0000     1.3337 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_8_/D (fd4qd1_hd)   0.0000   0.0997   0.0000   0.9250   0.0000 @   1.3337 f   (189.52,351.13)        d              1.05
  data arrival time                                                                                                   1.3337                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_8_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0636     1.0536                                            
  data required time                                                                                                  1.0536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0536                                            
  data arrival time                                                                                                  -1.3337                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2802                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (187.92,329.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/Q (fd4qd1_hd)       0.1533               0.9250    0.4170 @   1.1670 f    (197.96,329.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[0] (net)     2   0.0088                         0.9250    0.0000     1.1670 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U342/AN (nd2bd1_hd)       0.0000    0.1533   -0.0011     0.9250   -0.0012 @   1.1658 f    (199.64,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U342/Y (nd2bd1_hd)                  0.1021               0.9250    0.1677 @   1.3335 f    (198.25,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n453 (net)     1   0.0037                                0.9250    0.0000     1.3335 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/D (fd4qd1_hd)   0.0000   0.1021   0.0000   0.9250   0.0000 @   1.3335 f   (189.52,329.53)        d              1.05
  data arrival time                                                                                                   1.3335                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_0_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0631     1.0531                                            
  data required time                                                                                                  1.0531                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0531                                            
  data arrival time                                                                                                  -1.3335                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2804                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (332.24,660.79)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/Q (fd4qd1_hd)   0.1172              0.9250    0.3918 @   1.1418 f    (342.28,661.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[26] (net)     2   0.0050                    0.9250    0.0000     1.1418 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U639/A (or2d1_hd)       0.0000    0.1172    0.0000     0.9250    0.0000 @   1.1418 f    (341.70,657.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U639/Y (or2d1_hd)                 0.0998               0.9250    0.1923 @   1.3341 f    (340.11,657.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n751 (net)     1   0.0037                              0.9250    0.0000     1.3341 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/D (fd4qd1_hd)   0.0000   0.0998   0.0000   0.9250   0.0000 @   1.3341 f (333.84,660.73)     d              1.05
  data arrival time                                                                                                   1.3341                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_26_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0636     1.0536                                            
  data required time                                                                                                  1.0536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0536                                            
  data arrival time                                                                                                  -1.3341                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2805                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_19_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (311.12,600.04)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_19_/Q (fd4qd1_hd)   0.1337              0.9250    0.4033 @   1.1533 f    (321.16,599.71)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[19] (net)     2   0.0067                    0.9250    0.0000     1.1533 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U645/A (scg14d1_hd)     0.0000    0.1337    0.0000     0.9250    0.0000 @   1.1533 f    (313.11,597.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U645/Y (scg14d1_hd)               0.0973               0.9250    0.1825 @   1.3358 f    (312.18,595.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n757 (net)     1   0.0024                              0.9250    0.0000     1.3358 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_19_/D (fd4qd1_hd)   0.0000   0.0973   0.0000   0.9250   0.0000 @   1.3358 f (312.72,600.11)     d              1.05
  data arrival time                                                                                                   1.3358                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_19_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0641     1.0541                                            
  data required time                                                                                                  1.0541                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0541                                            
  data arrival time                                                                                                  -1.3358                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2818                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (425.36,333.64)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/Q (fd4qd1_hd)   0.1705               0.9250    0.4286 @   1.1786 f    (415.32,333.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[0] (net)     2   0.0107                     0.9250    0.0000     1.1786 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U789/A (scg14d1_hd)     0.0000    0.1705   -0.0316     0.9250   -0.0339 @   1.1446 f    (422.05,337.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U789/Y (scg14d1_hd)               0.0953               0.9250    0.1917 @   1.3363 f    (422.98,336.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n864 (net)     1   0.0022                              0.9250    0.0000     1.3363 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/D (fd4qd1_hd)   0.0000   0.0953   0.0000   0.9250   0.0000 @   1.3363 f (423.76,333.71)      d              1.05
  data arrival time                                                                                                   1.3363                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_0_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0645     1.0545                                            
  data required time                                                                                                  1.0545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0545                                            
  data arrival time                                                                                                  -1.3363                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2819                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r  (780.88,290.45)        d              1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/Q (fd4qd1_hd)     0.0915               0.9250    0.3714 @   1.1214 f    (770.84,290.11)        d              1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[4] (net)     1   0.0025                       0.9250    0.0000     1.1214 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/U313/A (ivd1_hd)              0.0000    0.0915    0.0000     0.9250    0.0000 @   1.1214 f    (770.40,290.41)                       1.05
  khu_sensor_top/ads1292_controller/U313/Y (ivd1_hd)                        0.2263               0.9250    0.1244 @   1.2459 r    (769.97,290.27)                       1.05
  khu_sensor_top/ads1292_controller/n163 (net)     2    0.0108                                   0.9250    0.0000     1.2459 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/U248/B (oa21d1_hd)            0.0000    0.2263   -0.0183     0.9250   -0.0196 @   1.2262 r    (768.02,286.80)                       1.05
  khu_sensor_top/ads1292_controller/U248/Y (oa21d1_hd)                      0.1409               0.9250    0.1331 @   1.3593 f    (766.74,286.47)                       1.05
  khu_sensor_top/ads1292_controller/n442 (net)     1    0.0065                                   0.9250    0.0000     1.3593 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/D (fd4qd1_hd)   0.0000   0.1409  -0.0297   0.9250  -0.0319 @   1.3274 f (779.28,290.51)        d              1.05
  data arrival time                                                                                                   1.3274                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_4_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0552     1.0452                                            
  data required time                                                                                                  1.0452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0452                                            
  data arrival time                                                                                                  -1.3274                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2822                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (224.44,336.80)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/Q (fd4qd1_hd)      0.1566               0.9250    0.4193 @   1.1693 f    (234.48,337.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[22] (net)     2   0.0092                        0.9250    0.0000     1.1693 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U329/AN (nd2bd1_hd)       0.0000    0.1566    0.0000     0.9250    0.0000 @   1.1694 f    (233.08,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U329/Y (nd2bd1_hd)                  0.1000               0.9250    0.1672 @   1.3366 f    (231.69,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n440 (net)     1   0.0035                                0.9250    0.0000     1.3366 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/D (fd4qd1_hd)   0.0000   0.1000  -0.0007   0.9250  -0.0007 @   1.3359 f  (226.04,336.73)        d              1.05
  data arrival time                                                                                                   1.3359                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_22_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0635     1.0535                                            
  data required time                                                                                                  1.0535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0535                                            
  data arrival time                                                                                                  -1.3359                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2824                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (243.36,343.99)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/Q (fd4qd1_hd)      0.1571               0.9250    0.4197 @   1.1697 f    (253.40,344.33)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[26] (net)     2   0.0092                        0.9250    0.0000     1.1697 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U326/AN (nd2bd1_hd)       0.0000    0.1571    0.0000     0.9250    0.0000 @   1.1697 f    (253.92,345.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U326/Y (nd2bd1_hd)                  0.0992               0.9250    0.1669 @   1.3366 f    (255.31,343.96)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n437 (net)     1   0.0035                                0.9250    0.0000     1.3366 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/D (fd4qd1_hd)   0.0000   0.0992   0.0000   0.9250   0.0000 @   1.3366 f  (244.96,343.93)        d              1.05
  data arrival time                                                                                                   1.3366                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_26_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0637     1.0537                                            
  data required time                                                                                                  1.0537                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0537                                            
  data arrival time                                                                                                  -1.3366                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2829                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (420.24,646.40)     d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/Q (fd4qd1_hd)   0.1230             0.9250    0.3958 @   1.1458 f    (430.28,646.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB (net)     2   0.0056                   0.9250    0.0000     1.1458 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U855/A (scg14d1_hd)     0.0000    0.1230    0.0000     0.9250    0.0000 @   1.1458 f    (431.73,647.59)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U855/Y (scg14d1_hd)               0.1111               0.9250    0.1885 @   1.3343 f    (432.66,646.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n907 (net)     1   0.0036                              0.9250    0.0000     1.3343 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/D (fd4qd1_hd)   0.0000   0.1111   0.0000   0.9250   0.0000 @   1.3344 f (421.84,646.33)    d              1.05
  data arrival time                                                                                                   1.3344                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_AB_STB_reg/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0613     1.0513                                            
  data required time                                                                                                  1.0513                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0513                                            
  data arrival time                                                                                                  -1.3344                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2831                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r  (760.36,264.80)        d              1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/Q (fd4qd1_hd)     0.1389               0.9250    0.4069 @   1.1569 f    (770.40,265.14)        d              1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[3] (net)     2   0.0073                       0.9250    0.0000     1.1569 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U247/A (scg14d1_hd)           0.0000    0.1389   -0.0035     0.9250   -0.0038 @   1.1532 f    (754.88,260.45)                       1.05
  khu_sensor_top/ads1292_controller/U247/Y (scg14d1_hd)                     0.1035               0.9250    0.1988 @   1.3520 f    (753.94,261.90)                       1.05
  khu_sensor_top/ads1292_controller/n443 (net)     1    0.0044                                   0.9250    0.0000     1.3520 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/D (fd4qd1_hd)   0.0000   0.1035  -0.0149   0.9250  -0.0160 @   1.3359 f (761.96,264.73)        d              1.05
  data arrival time                                                                                                   1.3359                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0628     1.0528                                            
  data required time                                                                                                  1.0528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0528                                            
  data arrival time                                                                                                  -1.3359                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2831                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (523.48,401.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/Q (fd4qd1_hd)      0.0910               0.9250    0.3710 @   1.1210 f    (513.44,401.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[27] (net)     1   0.0025                        0.9250    0.0000     1.1210 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U370/A (ivd1_hd)          0.0000    0.0910    0.0000     0.9250    0.0000 @   1.1210 f    (512.56,401.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U370/Y (ivd1_hd)                    0.2953               0.9250    0.1531 @   1.2740 r    (512.99,401.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n12 (net)     2   0.0147                                 0.9250    0.0000     1.2740 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U368/B (oa21d1_hd)        0.0000    0.2953   -0.0559     0.9250   -0.0601 @   1.2140 r    (513.70,380.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U368/Y (oa21d1_hd)                  0.1369               0.9250    0.1340 @   1.3480 f    (512.42,380.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n463 (net)     1   0.0046                                0.9250    0.0000     1.3480 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_27_/D (fd4qd1_hd)   0.0000   0.1369  -0.0166   0.9250  -0.0179 @   1.3301 f  (502.52,379.93)        d              1.05
  data arrival time                                                                                                   1.3301                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_27_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0560     1.0460                                            
  data required time                                                                                                  1.0460                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0460                                            
  data arrival time                                                                                                  -1.3301                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2841                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0046   0.9250   0.0000   0.7500 r  (618.96,816.04)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/Q (fd4qd1_hd)     0.1664               0.9250    0.4260 @   1.1760 f    (608.92,815.71)        d              1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[5] (net)     2   0.0102                       0.9250    0.0000     1.1760 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U593/AN (nd2bd1_hd)       0.0000    0.1664   -0.0037     0.9250   -0.0039 @   1.1722 f    (616.92,820.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U593/Y (nd2bd1_hd)                  0.0953               0.9250    0.1669 @   1.3391 f    (618.31,819.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n580 (net)     1   0.0031                                0.9250    0.0000     1.3391 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/D (fd4qd1_hd)   0.0000   0.0953  -0.0005   0.9250  -0.0005 @   1.3386 f (617.36,816.11)        d              1.05
  data arrival time                                                                                                   1.3386                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_5_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0645     1.0545                                            
  data required time                                                                                                  1.0545                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0545                                            
  data arrival time                                                                                                  -1.3386                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2842                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (334.00,653.59)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/Q (fd4qd1_hd)   0.1400              0.9250    0.4077 @   1.1577 f    (344.04,653.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[27] (net)     2   0.0074                    0.9250    0.0000     1.1577 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U638/A (or2d1_hd)       0.0000    0.1400   -0.0026     0.9250   -0.0028 @   1.1550 f    (337.30,657.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U638/Y (or2d1_hd)                 0.0849               0.9250    0.1858 @   1.3408 f    (335.71,657.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n750 (net)     1   0.0021                              0.9250    0.0000     1.3408 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/D (fd4qd1_hd)   0.0000   0.0849   0.0000   0.9250   0.0000 @   1.3408 f (335.60,653.53)     d              1.05
  data arrival time                                                                                                   1.3408                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_27_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0666     1.0566                                            
  data required time                                                                                                  1.0566                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0566                                            
  data arrival time                                                                                                  -1.3408                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2842                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (187.92,343.99)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_/Q (fd4qd1_hd)       0.1572               0.9250    0.4197 @   1.1697 f    (197.96,344.33)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[9] (net)     2   0.0092                         0.9250    0.0000     1.1697 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U336/AN (nd2bd1_hd)       0.0000    0.1572    0.0000     0.9250    0.0000 @   1.1698 f    (198.32,346.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U336/Y (nd2bd1_hd)                  0.1008               0.9250    0.1679 @   1.3377 f    (196.93,348.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n447 (net)     1   0.0036                                0.9250    0.0000     1.3377 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_/D (fd4qd1_hd)   0.0000   0.1008   0.0000   0.9250   0.0000 @   1.3377 f   (189.52,343.93)        d              1.05
  data arrival time                                                                                                   1.3377                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_9_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0634     1.0534                                            
  data required time                                                                                                  1.0534                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0534                                            
  data arrival time                                                                                                  -1.3377                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2844                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r   (530.96,427.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/Q (fd4qd1_hd)      0.0928               0.9250    0.3724 @   1.1224 f    (520.92,426.90)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[15] (net)     1   0.0026                        0.9250    0.0000     1.1224 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U406/A (ivd1_hd)          0.0000    0.0928    0.0000     0.9250    0.0000 @   1.1225 f    (520.92,423.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U406/Y (ivd1_hd)                    0.1917               0.9250    0.1100 @   1.2325 r    (520.48,423.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n36 (net)     2   0.0088                                 0.9250    0.0000     1.2325 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U404/B (oa21d1_hd)        0.0000    0.1917   -0.0009     0.9250   -0.0009 @   1.2316 r    (518.53,419.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U404/Y (oa21d1_hd)                  0.1358               0.9250    0.1226 @   1.3541 f    (517.26,419.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n475 (net)     1   0.0058                                0.9250    0.0000     1.3541 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_15_/D (fd4qd1_hd)   0.0000   0.1358  -0.0213   0.9250  -0.0229 @   1.3313 f  (500.76,420.11)        d              1.05
  data arrival time                                                                                                   1.3313                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_15_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0563     1.0463                                            
  data required time                                                                                                  1.0463                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0463                                            
  data arrival time                                                                                                  -1.3313                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2850                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (302.76,585.65)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_/Q (fd4qd1_hd)   0.1267              0.9250    0.3984 @   1.1484 f    (312.80,585.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[14] (net)     2   0.0060                    0.9250    0.0000     1.1484 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U649/A (scg14d1_hd)     0.0000    0.1267    0.0000     0.9250    0.0000 @   1.1485 f    (313.11,589.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U649/Y (scg14d1_hd)               0.1092               0.9250    0.1883 @   1.3368 f    (312.18,588.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n761 (net)     1   0.0034                              0.9250    0.0000     1.3368 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_/D (fd4qd1_hd)   0.0000   0.1092   0.0000   0.9250   0.0000 @   1.3368 f (304.36,585.71)     d              1.05
  data arrival time                                                                                                   1.3368                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_14_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0617     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -1.3368                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2851                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (355.40,689.59)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_0_/Q (fd4qd1_hd)   0.1279               0.9250    0.3993 @   1.1493 f    (345.36,689.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[0] (net)     2   0.0061                     0.9250    0.0000     1.1493 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U664/A (scg14d1_hd)     0.0000    0.1279    0.0000     0.9250    0.0000 @   1.1493 f    (355.17,685.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U664/Y (scg14d1_hd)               0.1105               0.9250    0.1895 @   1.3388 f    (356.10,686.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n773 (net)     1   0.0035                              0.9250    0.0000     1.3388 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_0_/D (fd4qd1_hd)   0.0000   0.1105  -0.0018   0.9250  -0.0019 @   1.3369 f (353.80,689.53)      d              1.05
  data arrival time                                                                                                   1.3369                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_0_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0614     1.0514                                            
  data required time                                                                                                  1.0514                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0514                                            
  data arrival time                                                                                                  -1.3369                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2855                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_21_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (336.20,708.04)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_21_/Q (fd4qd1_hd)   0.1277              0.9250    0.3991 @   1.1491 f    (346.24,707.71)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[21] (net)     2   0.0061                    0.9250    0.0000     1.1491 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U643/A (scg14d1_hd)     0.0000    0.1277    0.0000     0.9250    0.0000 @   1.1491 f    (341.08,705.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U643/Y (scg14d1_hd)               0.1094               0.9250    0.1888 @   1.3379 f    (342.02,703.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n755 (net)     1   0.0035                              0.9250    0.0000     1.3379 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_21_/D (fd4qd1_hd)   0.0000   0.1094  -0.0008   0.9250  -0.0008 @   1.3371 f (337.80,708.11)     d              1.05
  data arrival time                                                                                                   1.3371                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_21_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0616     1.0516                                            
  data required time                                                                                                  1.0516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0516                                            
  data arrival time                                                                                                  -1.3371                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2855                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (355.84,682.40)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/Q (fd4qd1_hd)   0.1320              0.9250    0.4022 @   1.1522 f    (345.80,682.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[24] (net)     2   0.0066                    0.9250    0.0000     1.1522 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U641/A (scg14d1_hd)     0.0000    0.1320   -0.0005     0.9250   -0.0005 @   1.1516 f    (354.73,678.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U641/Y (scg14d1_hd)               0.1053               0.9250    0.1873 @   1.3389 f    (355.66,679.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n753 (net)     1   0.0031                              0.9250    0.0000     1.3389 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/D (fd4qd1_hd)   0.0000   0.1053   0.0000   0.9250   0.0000 @   1.3389 f (354.24,682.33)     d              1.05
  data arrival time                                                                                                   1.3389                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_24_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.3389                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2865                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (187.92,336.80)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_7_/Q (fd4qd1_hd)       0.1637               0.9250    0.4243 @   1.1743 f    (197.96,337.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[7] (net)     2   0.0099                         0.9250    0.0000     1.1743 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U338/AN (nd2bd1_hd)       0.0000    0.1637   -0.0011     0.9250   -0.0011 @   1.1732 f    (200.52,338.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U338/Y (nd2bd1_hd)                  0.0972               0.9250    0.1674 @   1.3406 f    (199.13,336.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n449 (net)     1   0.0033                                0.9250    0.0000     1.3406 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_7_/D (fd4qd1_hd)   0.0000   0.0972   0.0000   0.9250   0.0000 @   1.3406 f   (189.52,336.73)        d              1.05
  data arrival time                                                                                                   1.3406                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_7_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0641     1.0541                                            
  data required time                                                                                                  1.0541                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0541                                            
  data arrival time                                                                                                  -1.3406                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2865                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (523.64,398.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_10_/Q (fd4qd1_hd)      0.1058               0.9250    0.3827 @   1.1327 f    (533.68,398.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[10] (net)     1   0.0039                        0.9250    0.0000     1.1327 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U421/A (ivd1_hd)          0.0000    0.1058   -0.0008     0.9250   -0.0008 @   1.1319 f    (531.04,394.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U421/Y (ivd1_hd)                    0.2198               0.9250    0.1248 @   1.2567 r    (530.60,394.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n46 (net)     2   0.0103                                 0.9250    0.0000     1.2567 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U419/B (oa21d1_hd)        0.0000    0.2198   -0.0189     0.9250   -0.0203 @   1.2364 r    (522.49,398.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U419/Y (oa21d1_hd)                  0.1284               0.9250    0.1216 @   1.3580 f    (521.22,398.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n480 (net)     1   0.0048                                0.9250    0.0000     1.3580 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_10_/D (fd4qd1_hd)   0.0000   0.1284  -0.0219   0.9250  -0.0235 @   1.3345 f  (510.88,398.51)        d              1.05
  data arrival time                                                                                                   1.3345                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_10_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0578     1.0478                                            
  data required time                                                                                                  1.0478                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0478                                            
  data arrival time                                                                                                  -1.3345                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2867                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_86_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0018   0.9250   0.0000   0.7500 r (446.92,499.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_86_/Q (fd4qd1_hd)    0.1379               0.9250    0.4062 @   1.1562 f    (436.88,498.90)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[86] (net)     3   0.0072                      0.9250    0.0000     1.1562 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U713/A (scg16d1_hd)     0.0000    0.1379   -0.0015     0.9250   -0.0016 @   1.1546 f    (435.12,502.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U713/Y (scg16d1_hd)               0.0958               0.9250    0.1864 @   1.3411 f    (433.43,502.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n812 (net)     1   0.0034                              0.9250    0.0000     1.3411 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_22_/D (fd4qd1_hd)   0.0000   0.0958   0.0000   0.9250   0.0000 @   1.3411 f (435.20,495.13)     d              1.05
  data arrival time                                                                                                   1.3411                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_22_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.3411                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2867                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_69_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (331.36,571.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_69_/Q (fd4qd1_hd)    0.1391               0.9250    0.4071 @   1.1571 f    (341.40,570.91)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[69] (net)     3   0.0073                      0.9250    0.0000     1.1571 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U745/A (scg16d1_hd)     0.0000    0.1391    0.0000     0.9250    0.0000 @   1.1571 f    (347.56,571.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U745/Y (scg16d1_hd)               0.0939               0.9250    0.1856 @   1.3427 f    (349.25,571.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n828 (net)     1   0.0033                              0.9250    0.0000     1.3427 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_5_/D (fd4qd1_hd)   0.0000   0.0939   0.0000   0.9250   0.0000 @   1.3427 f (344.40,567.13)      d              1.05
  data arrival time                                                                                                   1.3427                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_5_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3427                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2879                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (323.44,664.84)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/Q (fd4qd1_hd)   0.1290              0.9250    0.4000 @   1.1500 f    (333.48,664.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[25] (net)     2   0.0062                    0.9250    0.0000     1.1500 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U640/A (or2d1_hd)       0.0000    0.1290   -0.0022     0.9250   -0.0023 @   1.1476 f    (339.51,664.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U640/Y (or2d1_hd)                 0.1098               0.9250    0.2027 @   1.3504 f    (337.91,664.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n752 (net)     1   0.0048                              0.9250    0.0000     1.3504 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/D (fd4qd1_hd)   0.0000   0.1098  -0.0100   0.9250  -0.0107 @   1.3396 f (325.04,664.91)     d              1.05
  data arrival time                                                                                                   1.3396                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_25_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0615     1.0515                                            
  data required time                                                                                                  1.0515                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0515                                            
  data arrival time                                                                                                  -1.3396                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2881                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (393.40,358.39)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/Q (fd4qd1_hd)   0.1416              0.9250    0.4089 @   1.1589 f    (403.44,358.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[22] (net)     2   0.0076                    0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U766/A (or2d1_hd)       0.0000    0.1416   -0.0010     0.9250   -0.0011 @   1.1578 f    (397.14,362.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U766/Y (or2d1_hd)                 0.0866               0.9250    0.1875 @   1.3453 f    (395.55,362.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n842 (net)     1   0.0023                              0.9250    0.0000     1.3453 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/D (fd4qd1_hd)   0.0000   0.0866   0.0000   0.9250   0.0000 @   1.3453 f (395.00,358.33)     d              1.05
  data arrival time                                                                                                   1.3453                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_22_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.3453                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2890                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (377.12,333.64)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/Q (fd4qd1_hd)   0.1472               0.9250    0.4127 @   1.1627 f    (387.16,333.30)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[2] (net)     2   0.0082                     0.9250    0.0000     1.1627 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U787/A (scg14d1_hd)     0.0000    0.1472   -0.0015     0.9250   -0.0016 @   1.1611 f    (389.23,332.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U787/Y (scg14d1_hd)               0.1169               0.9250    0.1991 @   1.3602 f    (388.30,333.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n862 (net)     1   0.0041                              0.9250    0.0000     1.3602 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/D (fd4qd1_hd)   0.0000   0.1169  -0.0189   0.9250  -0.0203 @   1.3399 f (378.72,333.71)      d              1.05
  data arrival time                                                                                                   1.3399                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_2_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0601     1.0501                                            
  data required time                                                                                                  1.0501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0501                                            
  data arrival time                                                                                                  -1.3399                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2898                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (545.20,362.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/Q (fd4qd1_hd)      0.0904               0.9250    0.3705 @   1.1205 f    (555.24,362.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[17] (net)     1   0.0024                        0.9250    0.0000     1.1205 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U400/A (ivd1_hd)          0.0000    0.0904    0.0000     0.9250    0.0000 @   1.1205 f    (555.68,362.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U400/Y (ivd1_hd)                    0.3161               0.9250    0.1616 @   1.2821 r    (556.11,362.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n32 (net)     2   0.0159                                 0.9250    0.0000     1.2821 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U17/C (ao22d1_hd)         0.0000    0.3161   -0.0618     0.9250   -0.0664 @   1.2157 r    (557.57,358.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U17/Y (ao22d1_hd)                   0.1839               0.9250    0.1720 @   1.3877 f    (558.51,358.33)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n258 (net)     1   0.0068                                0.9250    0.0000     1.3877 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/D (fd4qd1_hd)   0.0000   0.1839  -0.0571   0.9250  -0.0613 @   1.3264 f  (546.80,362.51)        d              1.05
  data arrival time                                                                                                   1.3264                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0465     1.0365                                            
  data required time                                                                                                  1.0365                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0365                                            
  data arrival time                                                                                                  -1.3264                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2899                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (316.84,696.79)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/Q (fd4qd1_hd)   0.1293               0.9250    0.4002 @   1.1502 f    (326.88,697.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[3] (net)     2   0.0063                     0.9250    0.0000     1.1502 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U661/A (or2d1_hd)       0.0000    0.1293   -0.0028     0.9250   -0.0030 @   1.1472 f    (325.42,693.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U661/Y (or2d1_hd)                 0.1039               0.9250    0.1982 @   1.3453 f    (323.83,693.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n771 (net)     1   0.0042                              0.9250    0.0000     1.3453 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/D (fd4qd1_hd)   0.0000   0.1039  -0.0020   0.9250  -0.0021 @   1.3432 f (318.44,696.73)      d              1.05
  data arrival time                                                                                                   1.3432                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0627     1.0527                                            
  data required time                                                                                                  1.0527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0527                                            
  data arrival time                                                                                                  -1.3432                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2905                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r    (187.92,358.39)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/Q (fd4qd1_hd)       0.1652               0.9250    0.4253 @   1.1753 f    (197.96,358.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[6] (net)     2   0.0101                         0.9250    0.0000     1.1753 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U339/AN (nd2bd1_hd)       0.0000    0.1652   -0.0042     0.9250   -0.0045 @   1.1708 f    (199.20,361.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U339/Y (nd2bd1_hd)                  0.1046               0.9250    0.1724 @   1.3432 f    (197.81,362.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n450 (net)     1   0.0040                                0.9250    0.0000     1.3432 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/D (fd4qd1_hd)   0.0000   0.1046   0.0000   0.9250   0.0000 @   1.3432 f   (189.52,358.33)        d              1.05
  data arrival time                                                                                                   1.3432                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_6_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0626     1.0526                                            
  data required time                                                                                                  1.0526                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0526                                            
  data arrival time                                                                                                  -1.3432                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2906                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_16_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (209.04,326.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_16_/Q (fd4qd1_hd)      0.1751               0.9250    0.4315 @   1.1815 f    (219.08,326.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[16] (net)     2   0.0112                        0.9250    0.0000     1.1815 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U332/AN (nd2bd1_hd)       0.0000    0.1751    0.0000     0.9250    0.0001 @   1.1815 f    (214.60,330.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U332/Y (nd2bd1_hd)                  0.0900               0.9250    0.1659 @   1.3474 f    (213.21,329.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n443 (net)     1   0.0026                                0.9250    0.0000     1.3474 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_16_/D (fd4qd1_hd)   0.0000   0.0900  -0.0011   0.9250  -0.0012 @   1.3462 f  (210.64,326.51)        d              1.05
  data arrival time                                                                                                   1.3462                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_16_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3462                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2907                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (244.68,329.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/Q (fd4qd1_hd)      0.1742               0.9250    0.4309 @   1.1809 f    (254.72,329.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[25] (net)     2   0.0111                        0.9250    0.0000     1.1809 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U327/AN (nd2bd1_hd)       0.0000    0.1742    0.0000     0.9250    0.0001 @   1.1809 f    (249.80,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U327/Y (nd2bd1_hd)                  0.0902               0.9250    0.1658 @   1.3467 f    (248.41,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n438 (net)     1   0.0026                                0.9250    0.0000     1.3467 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/D (fd4qd1_hd)   0.0000   0.0902   0.0000   0.9250   0.0000 @   1.3467 f  (246.28,329.53)        d              1.05
  data arrival time                                                                                                   1.3467                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_25_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.3467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2912                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r   (605.92,384.05)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_22_/Q (fd4qd1_hd)      0.0961               0.9250    0.3750 @   1.1250 f    (615.96,383.70)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[22] (net)     1   0.0030                        0.9250    0.0000     1.1250 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U385/A (ivd1_hd)          0.0000    0.0961    0.0000     0.9250    0.0000 @   1.1250 f    (614.20,387.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U385/Y (ivd1_hd)                    0.5604               0.9250    0.2641 @   1.3892 r    (613.77,387.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n22 (net)     2   0.0296                                 0.9250    0.0000     1.3892 r    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U383/B (oa21d1_hd)        0.0000    0.5604   -0.1899     0.9250   -0.2039 @   1.1853 r    (532.17,383.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U383/Y (oa21d1_hd)                  0.1398               0.9250    0.1628 @   1.3481 f    (530.90,383.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n468 (net)     1   0.0038                                0.9250    0.0000     1.3481 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_/D (fd4qd1_hd)   0.0000   0.1398  -0.0105   0.9250  -0.0112 @   1.3369 f  (528.48,387.13)        d              1.05
  data arrival time                                                                                                   1.3369                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_22_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0555     1.0455                                            
  data required time                                                                                                  1.0455                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0455                                            
  data arrival time                                                                                                  -1.3369                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2914                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (424.92,340.85)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_/Q (fd4qd1_hd)   0.1400              0.9250    0.4077 @   1.1577 f    (414.88,340.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[20] (net)     2   0.0074                    0.9250    0.0000     1.1577 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U768/A (scg14d1_hd)     0.0000    0.1400   -0.0007     0.9250   -0.0007 @   1.1570 f    (420.29,345.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U768/Y (scg14d1_hd)               0.1034               0.9250    0.1883 @   1.3452 f    (421.22,343.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n844 (net)     1   0.0029                              0.9250    0.0000     1.3452 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_/D (fd4qd1_hd)   0.0000   0.1034  -0.0003   0.9250  -0.0003 @   1.3449 f (423.32,340.91)     d              1.05
  data arrival time                                                                                                   1.3449                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_20_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0628     1.0528                                            
  data required time                                                                                                  1.0528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0528                                            
  data arrival time                                                                                                  -1.3449                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2921                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (386.36,315.20)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/Q (fd4qd1_hd)   0.1324              0.9250    0.4024 @   1.1524 f    (396.40,315.54)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[12] (net)     2   0.0066                    0.9250    0.0000     1.1524 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U776/A (or2d1_hd)       0.0000    0.1324   -0.0005     0.9250   -0.0005 @   1.1520 f    (392.74,312.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U776/Y (or2d1_hd)                 0.0984               0.9250    0.1946 @   1.3466 f    (391.15,311.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n852 (net)     1   0.0036                              0.9250    0.0000     1.3466 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/D (fd4qd1_hd)   0.0000   0.0984  -0.0006   0.9250  -0.0006 @   1.3460 f (387.96,315.13)     d              1.05
  data arrival time                                                                                                   1.3460                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_12_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3460                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2921                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (513.96,391.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_25_/Q (fd4qd1_hd)      0.0947               0.9250    0.3740 @   1.1240 f    (524.00,390.90)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[25] (net)     1   0.0028                        0.9250    0.0000     1.1240 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U376/A (ivd1_hd)          0.0000    0.0947    0.0000     0.9250    0.0000 @   1.1240 f    (524.88,391.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U376/Y (ivd1_hd)                    0.2283               0.9250    0.1260 @   1.2499 r    (525.32,391.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n16 (net)     2   0.0109                                 0.9250    0.0000     1.2499 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U374/B (oa21d1_hd)        0.0000    0.2283   -0.0148     0.9250   -0.0158 @   1.2341 r    (518.09,387.61)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U374/Y (oa21d1_hd)                  0.1259               0.9250    0.1209 @   1.3551 f    (516.82,387.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n465 (net)     1   0.0045                                0.9250    0.0000     1.3551 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_25_/D (fd4qd1_hd)   0.0000   0.1259  -0.0135   0.9250  -0.0145 @   1.3406 f  (511.76,384.11)        d              1.05
  data arrival time                                                                                                   1.3406                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_25_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.3406                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2923                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (329.44,679.24)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/Q (fd4qd1_hd)   0.1422              0.9250    0.4093 @   1.1593 f    (319.40,678.91)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[10] (net)     2   0.0076                    0.9250    0.0000     1.1593 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U652/A (or2d1_hd)       0.0000    0.1422   -0.0012     0.9250   -0.0013 @   1.1580 f    (325.26,682.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U652/Y (or2d1_hd)                 0.0902               0.9250    0.1904 @   1.3484 f    (326.85,682.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n764 (net)     1   0.0027                              0.9250    0.0000     1.3484 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/D (fd4qd1_hd)   0.0000   0.0902  -0.0005   0.9250  -0.0005 @   1.3479 f (327.84,679.31)     d              1.05
  data arrival time                                                                                                   1.3479                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_10_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.3479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2924                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (318.60,686.45)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/Q (fd4qd1_hd)   0.1445               0.9250    0.4109 @   1.1609 f    (328.64,686.10)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[8] (net)     2   0.0079                     0.9250    0.0000     1.1609 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U655/A (or2d1_hd)       0.0000    0.1445   -0.0007     0.9250   -0.0008 @   1.1601 f    (323.23,682.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U655/Y (or2d1_hd)                 0.0887               0.9250    0.1898 @   1.3499 f    (321.63,682.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n766 (net)     1   0.0025                              0.9250    0.0000     1.3499 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/D (fd4qd1_hd)   0.0000   0.0887  -0.0015   0.9250  -0.0017 @   1.3483 f (320.20,686.51)      d              1.05
  data arrival time                                                                                                   1.3483                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_8_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0658     1.0558                                            
  data required time                                                                                                  1.0558                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0558                                            
  data arrival time                                                                                                  -1.3483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2925                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r    (531.12,430.39)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_3_/Q (fd4qd1_hd)       0.0927               0.9250    0.3724 @   1.1224 f    (541.16,430.73)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[3] (net)     1   0.0026                         0.9250    0.0000     1.1224 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U442/A (ivd1_hd)          0.0000    0.0927    0.0000     0.9250    0.0000 @   1.1224 f    (541.16,427.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U442/Y (ivd1_hd)                    0.2351               0.9250    0.1283 @   1.2507 r    (541.59,427.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n60 (net)     2   0.0113                                 0.9250    0.0000     1.2507 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U440/B (oa21d1_hd)        0.0000    0.2351   -0.0216     0.9250   -0.0232 @   1.2276 r    (542.29,416.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U440/Y (oa21d1_hd)                  0.1176               0.9250    0.1165 @   1.3441 f    (541.02,416.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n487 (net)     1   0.0036                                0.9250    0.0000     1.3441 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_3_/D (fd4qd1_hd)   0.0000   0.1176  -0.0004   0.9250  -0.0004 @   1.3436 f   (545.20,412.91)        d              1.05
  data arrival time                                                                                                   1.3436                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_3_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0600     1.0500                                            
  data required time                                                                                                  1.0500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0500                                            
  data arrival time                                                                                                  -1.3436                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2937                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r    (518.20,434.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_7_/Q (fd4qd1_hd)       0.0937               0.9250    0.3731 @   1.1231 f    (508.16,434.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[7] (net)     1   0.0027                         0.9250    0.0000     1.1231 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U430/A (ivd1_hd)          0.0000    0.0937    0.0000     0.9250    0.0000 @   1.1231 f    (507.72,430.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U430/Y (ivd1_hd)                    0.2110               0.9250    0.1185 @   1.2416 r    (508.15,430.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n52 (net)     2   0.0099                                 0.9250    0.0000     1.2416 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U428/B (oa21d1_hd)        0.0000    0.2110    0.0000     0.9250    0.0000 @   1.2417 r    (515.90,419.64)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U428/Y (oa21d1_hd)                  0.1031               0.9250    0.1059 @   1.3476 f    (514.62,419.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n483 (net)     1   0.0026                                0.9250    0.0000     1.3476 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_7_/D (fd4qd1_hd)   0.0000   0.1031  -0.0006   0.9250  -0.0006 @   1.3469 f   (511.32,420.11)        d              1.05
  data arrival time                                                                                                   1.3469                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_7_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0629     1.0529                                            
  data required time                                                                                                  1.0529                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0529                                            
  data arrival time                                                                                                  -1.3469                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2940                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (343.52,711.20)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_1_/Q (fd4qd1_hd)   0.1247               0.9250    0.3970 @   1.1470 f    (333.48,711.53)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[1] (net)     2   0.0058                     0.9250    0.0000     1.1470 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U663/A (scg14d1_hd)     0.0000    0.1247    0.0000     0.9250    0.0000 @   1.1470 f    (333.17,705.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U663/Y (scg14d1_hd)               0.1234               0.9250    0.1971 @   1.3441 f    (334.10,703.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n772 (net)     1   0.0047                              0.9250    0.0000     1.3441 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_1_/D (fd4qd1_hd)   0.0000   0.1234  -0.0012   0.9250  -0.0012 @   1.3429 f (341.92,711.13)      d              1.05
  data arrival time                                                                                                   1.3429                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0588     1.0488                                            
  data required time                                                                                                  1.0488                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0488                                            
  data arrival time                                                                                                  -1.3429                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2941                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (235.00,336.80)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/Q (fd4qd1_hd)      0.1797               0.9250    0.4343 @   1.1843 f    (245.04,337.14)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[29] (net)     2   0.0117                        0.9250    0.0000     1.1843 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U323/AN (nd2bd1_hd)       0.0000    0.1797   -0.0028     0.9250   -0.0029 @   1.1814 f    (240.12,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U323/Y (nd2bd1_hd)                  0.0921               0.9250    0.1683 @   1.3497 f    (238.73,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n434 (net)     1   0.0028                                0.9250    0.0000     1.3497 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/D (fd4qd1_hd)   0.0000   0.0921   0.0000   0.9250   0.0000 @   1.3497 f  (236.60,336.73)        d              1.05
  data arrival time                                                                                                   1.3497                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_29_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.3497                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2946                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (302.76,607.24)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_20_/Q (fd4qd1_hd)   0.1358              0.9250    0.4048 @   1.1548 f    (312.80,606.91)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[20] (net)     2   0.0070                    0.9250    0.0000     1.1548 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U644/A (scg14d1_hd)     0.0000    0.1358   -0.0007     0.9250   -0.0007 @   1.1541 f    (315.32,606.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U644/Y (scg14d1_hd)               0.1165               0.9250    0.1957 @   1.3498 f    (314.38,607.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n756 (net)     1   0.0041                              0.9250    0.0000     1.3498 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_20_/D (fd4qd1_hd)   0.0000   0.1165  -0.0046   0.9250  -0.0050 @   1.3448 f (304.36,607.31)     d              1.05
  data arrival time                                                                                                   1.3448                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_20_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0602     1.0502                                            
  data required time                                                                                                  1.0502                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0502                                            
  data arrival time                                                                                                  -1.3448                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2946                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (380.20,326.45)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_/Q (fd4qd1_hd)   0.1392               0.9250    0.4071 @   1.1571 f    (390.24,326.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[1] (net)     2   0.0073                     0.9250    0.0000     1.1571 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U788/A (scg14d1_hd)     0.0000    0.1392   -0.0023     0.9250   -0.0024 @   1.1547 f    (388.36,330.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U788/Y (scg14d1_hd)               0.1125               0.9250    0.1940 @   1.3487 f    (387.42,329.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n863 (net)     1   0.0037                              0.9250    0.0000     1.3487 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_/D (fd4qd1_hd)   0.0000   0.1125  -0.0018   0.9250  -0.0019 @   1.3468 f (381.80,326.51)      d              1.05
  data arrival time                                                                                                   1.3468                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0610     1.0510                                            
  data required time                                                                                                  1.0510                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0510                                            
  data arrival time                                                                                                  -1.3468                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2958                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (523.48,401.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/Q (fd4qd1_hd)      0.0910               0.9250    0.3710 @   1.1210 f    (513.44,401.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[27] (net)     1   0.0025                        0.9250    0.0000     1.1210 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U370/A (ivd1_hd)          0.0000    0.0910    0.0000     0.9250    0.0000 @   1.1210 f    (512.56,401.63)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U370/Y (ivd1_hd)                    0.2953               0.9250    0.1531 @   1.2740 r    (512.99,401.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n12 (net)     2   0.0147                                 0.9250    0.0000     1.2740 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U7/C (ao22d1_hd)          0.0000    0.2953   -0.0559     0.9250   -0.0601 @   1.2140 r    (526.77,401.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U7/Y (ao22d1_hd)                    0.1933               0.9250    0.1543 @   1.3683 f    (527.71,401.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n248 (net)     1   0.0048                                0.9250    0.0000     1.3683 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/D (fd4qd1_hd)   0.0000   0.1933  -0.0351   0.9250  -0.0377 @   1.3306 f  (521.88,401.53)        d              1.05
  data arrival time                                                                                                   1.3306                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_27_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0446     1.0346                                            
  data required time                                                                                                  1.0346                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0346                                            
  data arrival time                                                                                                  -1.3306                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2959                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (303.20,592.84)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_17_/Q (fd4qd1_hd)   0.1372              0.9250    0.4058 @   1.1558 f    (313.24,592.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[17] (net)     2   0.0071                    0.9250    0.0000     1.1558 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U647/A (scg14d1_hd)     0.0000    0.1372   -0.0005     0.9250   -0.0005 @   1.1553 f    (314.24,591.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U647/Y (scg14d1_hd)               0.1120               0.9250    0.1931 @   1.3485 f    (315.18,593.10)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n759 (net)     1   0.0037                              0.9250    0.0000     1.3485 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_17_/D (fd4qd1_hd)   0.0000   0.1120  -0.0013   0.9250  -0.0014 @   1.3470 f (304.80,592.91)     d              1.05
  data arrival time                                                                                                   1.3470                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_17_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0611     1.0511                                            
  data required time                                                                                                  1.0511                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0511                                            
  data arrival time                                                                                                  -1.3470                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2960                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (502.96,423.20)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_24_/Q (fd4qd1_hd)      0.0954               0.9250    0.3745 @   1.1245 f    (513.00,423.54)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[24] (net)     1   0.0029                        0.9250    0.0000     1.1245 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U379/A (ivd1_hd)          0.0000    0.0954   -0.0007     0.9250   -0.0008 @   1.1237 f    (513.88,423.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U379/Y (ivd1_hd)                    0.1999               0.9250    0.1141 @   1.2378 r    (514.32,423.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n18 (net)     2   0.0093                                 0.9250    0.0000     1.2378 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U377/B (oa21d1_hd)        0.0000    0.1999   -0.0009     0.9250   -0.0010 @   1.2368 r    (514.58,416.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U377/Y (oa21d1_hd)                  0.1142               0.9250    0.1114 @   1.3482 f    (513.30,416.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n466 (net)     1   0.0037                                0.9250    0.0000     1.3482 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_24_/D (fd4qd1_hd)   0.0000   0.1142  -0.0010   0.9250  -0.0011 @   1.3471 f  (502.52,415.93)        d              1.05
  data arrival time                                                                                                   1.3471                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_24_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0606     1.0506                                            
  data required time                                                                                                  1.0506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0506                                            
  data arrival time                                                                                                  -1.3471                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2965                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (545.20,362.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_17_/Q (fd4qd1_hd)      0.0904               0.9250    0.3705 @   1.1205 f    (555.24,362.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[17] (net)     1   0.0024                        0.9250    0.0000     1.1205 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U400/A (ivd1_hd)          0.0000    0.0904    0.0000     0.9250    0.0000 @   1.1205 f    (555.68,362.41)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U400/Y (ivd1_hd)                    0.3161               0.9250    0.1616 @   1.2821 r    (556.11,362.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n32 (net)     2   0.0159                                 0.9250    0.0000     1.2821 r    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U398/B (oa21d1_hd)        0.0000    0.3161   -0.0618     0.9250   -0.0664 @   1.2157 r    (531.29,369.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U398/Y (oa21d1_hd)                  0.1279               0.9250    0.1296 @   1.3453 f    (530.02,369.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n473 (net)     1   0.0035                                0.9250    0.0000     1.3453 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_17_/D (fd4qd1_hd)   0.0000   0.1279  -0.0006   0.9250  -0.0007 @   1.3447 f  (524.52,372.73)        d              1.05
  data arrival time                                                                                                   1.3447                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_17_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0579     1.0479                                            
  data required time                                                                                                  1.0479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0479                                            
  data arrival time                                                                                                  -1.3447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2968                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r    (539.32,434.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_1_/Q (fd4qd1_hd)       0.1070               0.9250    0.3837 @   1.1337 f    (529.28,434.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[1] (net)     1   0.0040                         0.9250    0.0000     1.1337 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U448/A (ivd1_hd)          0.0000    0.1070   -0.0005     0.9250   -0.0005 @   1.1332 f    (532.36,427.21)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U448/Y (ivd1_hd)                    0.1940               0.9250    0.1139 @   1.2471 r    (532.79,427.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n64 (net)     2   0.0088                                 0.9250    0.0000     1.2471 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U446/B (oa21d1_hd)        0.0000    0.1940    0.0000     0.9250    0.0000 @   1.2471 r    (532.61,416.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U446/Y (oa21d1_hd)                  0.1006               0.9250    0.1031 @   1.3503 f    (531.34,416.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n489 (net)     1   0.0026                                0.9250    0.0000     1.3503 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_1_/D (fd4qd1_hd)   0.0000   0.1006   0.0000   0.9250   0.0000 @   1.3503 f   (530.24,420.11)        d              1.05
  data arrival time                                                                                                   1.3503                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_B_reg_1_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0634     1.0534                                            
  data required time                                                                                                  1.0534                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0534                                            
  data arrival time                                                                                                  -1.3503                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2969                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_68_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (332.68,559.99)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_68_/Q (fd4qd1_hd)    0.1469               0.9250    0.4125 @   1.1625 f    (342.72,560.34)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_y_data[68] (net)     3   0.0081                      0.9250    0.0000     1.1625 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U747/A (scg16d1_hd)     0.0000    0.1469    0.0000     0.9250    0.0000 @   1.1625 f    (347.56,556.92)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U747/Y (scg16d1_hd)               0.0961               0.9250    0.1891 @   1.3516 f    (349.25,556.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n829 (net)     1   0.0035                              0.9250    0.0000     1.3516 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_/D (fd4qd1_hd)   0.0000   0.0961   0.0000   0.9250   0.0000 @   1.3516 f (343.08,552.73)      d              1.05
  data arrival time                                                                                                   1.3516                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0643     1.0543                                            
  data required time                                                                                                  1.0543                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0543                                            
  data arrival time                                                                                                  -1.3516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2973                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_63_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0011   0.9250   0.0000   0.7500 r   (537.72,384.05)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_x_data_reg_63_/Q (fd4qd1_hd)      0.1553               0.9250    0.4184 @   1.1684 f    (547.76,383.70)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_x_data[63] (net)     2   0.0090                        0.9250    0.0000     1.1684 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U161/A (oa21d1_hd)        0.0000    0.1553   -0.0038     0.9250   -0.0040 @   1.1643 f    (554.34,380.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U161/Y (oa21d1_hd)                  0.1657               0.9250    0.1331 @   1.2975 r    (554.94,380.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n371 (net)     1   0.0022                                0.9250    0.0000     1.2975 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_/D (fd4qd1_hd)   0.0000   0.1657   0.0000   0.9250   0.0000 @   1.2975 r   (554.72,376.91)        d              1.05
  data arrival time                                                                                                   1.2975                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_31_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2975                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2975                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (386.80,340.85)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/Q (fd4qd1_hd)   0.1554              0.9250    0.4185 @   1.1685 f    (396.84,340.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[10] (net)     2   0.0090                    0.9250    0.0000     1.1685 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U778/A (scg14d1_hd)     0.0000    0.1554   -0.0024     0.9250   -0.0025 @   1.1660 f    (389.23,345.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U778/Y (scg14d1_hd)               0.0938               0.9250    0.1864 @   1.3524 f    (388.30,343.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n854 (net)     1   0.0021                              0.9250    0.0000     1.3524 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/D (fd4qd1_hd)   0.0000   0.0938   0.0000   0.9250   0.0000 @   1.3524 f (388.40,340.91)     d              1.05
  data arrival time                                                                                                   1.3524                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_10_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2976                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (313.32,581.59)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_15_/Q (fd4qd1_hd)   0.1524              0.9250    0.4164 @   1.1664 f    (323.36,581.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[15] (net)     2   0.0087                    0.9250    0.0000     1.1664 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U648/A (scg14d1_hd)     0.0000    0.1524    0.0000     0.9250    0.0000 @   1.1665 f    (316.64,584.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U648/Y (scg14d1_hd)               0.0956               0.9250    0.1867 @   1.3532 f    (315.70,585.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n760 (net)     1   0.0022                              0.9250    0.0000     1.3532 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_15_/D (fd4qd1_hd)   0.0000   0.0956   0.0000   0.9250   0.0000 @   1.3532 f (314.92,581.53)     d              1.05
  data arrival time                                                                                                   1.3532                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_15_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0644     1.0544                                            
  data required time                                                                                                  1.0544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0544                                            
  data arrival time                                                                                                  -1.3532                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2988                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0016   0.9250   0.0000   0.7500 r (354.24,470.45)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_28_/Q (fd4qd1_hd)   0.1417              0.9250    0.4089 @   1.1589 f    (364.28,470.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[28] (net)     2   0.0076                    0.9250    0.0000     1.1589 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U760/A (or2d1_hd)       0.0000    0.1417    0.0000     0.9250    0.0000 @   1.1590 f    (364.58,466.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U760/Y (or2d1_hd)                 0.0960               0.9250    0.1948 @   1.3538 f    (362.99,466.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n836 (net)     1   0.0033                              0.9250    0.0000     1.3538 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_28_/D (fd4qd1_hd)   0.0000   0.0960   0.0000   0.9250   0.0000 @   1.3538 f (355.84,470.51)     d              1.05
  data arrival time                                                                                                   1.3538                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_28_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0643     1.0543                                            
  data required time                                                                                                  1.0543                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0543                                            
  data arrival time                                                                                                  -1.3538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2995                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (187.92,326.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/Q (fd4qd1_hd)      0.1699               0.9250    0.4282 @   1.1782 f    (197.96,326.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[13] (net)     2   0.0106                        0.9250    0.0000     1.1782 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U334/AN (nd2bd1_hd)       0.0000    0.1699    0.0000     0.9250    0.0001 @   1.1783 f    (201.84,330.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U334/Y (nd2bd1_hd)                  0.1056               0.9250    0.1744 @   1.3527 f    (200.45,329.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n445 (net)     1   0.0041                                0.9250    0.0000     1.3527 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/D (fd4qd1_hd)   0.0000   0.1056  -0.0007   0.9250  -0.0007 @   1.3520 f  (189.52,326.51)        d              1.05
  data arrival time                                                                                                   1.3520                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_13_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.3520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2996                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r  (759.92,271.99)        d              1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/Q (fd4qd1_hd)     0.1516               0.9250    0.4158 @   1.1658 f    (769.96,272.33)        d              1.05
  khu_sensor_top/ads1292_controller/r_ads_reg_addr[2] (net)     2   0.0086                       0.9250    0.0000     1.1658 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U246/A (scg14d1_hd)           0.0000    0.1516   -0.0033     0.9250   -0.0035 @   1.1623 f    (757.52,273.18)                       1.05
  khu_sensor_top/ads1292_controller/U246/Y (scg14d1_hd)                     0.0986               0.9250    0.1989 @   1.3611 f    (756.58,271.74)                       1.05
  khu_sensor_top/ads1292_controller/n444 (net)     1    0.0039                                   0.9250    0.0000     1.3611 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/D (fd4qd1_hd)   0.0000   0.0986  -0.0068   0.9250  -0.0073 @   1.3538 f (761.52,271.93)        d              1.05
  data arrival time                                                                                                   1.3538                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3000                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0016   0.9250   0.0000   0.7500 r (352.92,456.05)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/Q (fd4qd1_hd)   0.1439              0.9250    0.4105 @   1.1605 f    (362.96,455.70)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[29] (net)     2   0.0078                    0.9250    0.0000     1.1605 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U759/A (or2d1_hd)       0.0000    0.1439   -0.0015     0.9250   -0.0016 @   1.1589 f    (365.46,456.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U759/Y (or2d1_hd)                 0.0966               0.9250    0.1958 @   1.3547 f    (363.87,455.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n835 (net)     1   0.0034                              0.9250    0.0000     1.3547 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/D (fd4qd1_hd)   0.0000   0.0966   0.0000   0.9250   0.0000 @   1.3547 f (354.52,456.11)     d              1.05
  data arrival time                                                                                                   1.3547                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0642     1.0542                                            
  data required time                                                                                                  1.0542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0542                                            
  data arrival time                                                                                                  -1.3547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3005                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r   (530.96,427.24)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/Q (fd4qd1_hd)      0.0928               0.9250    0.3724 @   1.1224 f    (520.92,426.90)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data[15] (net)     1   0.0026                        0.9250    0.0000     1.1224 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U406/A (ivd1_hd)          0.0000    0.0928    0.0000     0.9250    0.0000 @   1.1225 f    (520.92,423.23)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U406/Y (ivd1_hd)                    0.1917               0.9250    0.1100 @   1.2325 r    (520.48,423.37)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n36 (net)     2   0.0088                                 0.9250    0.0000     1.2325 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U19/C (ao22d1_hd)         0.0000    0.1917   -0.0009     0.9250   -0.0009 @   1.2316 r    (528.09,423.27)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U19/Y (ao22d1_hd)                   0.1421               0.9250    0.1143 @   1.3459 f    (529.03,423.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n260 (net)     1   0.0023                                0.9250    0.0000     1.3459 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/D (fd4qd1_hd)   0.0000   0.1421   0.0000   0.9250   0.0000 @   1.3459 f  (529.36,427.31)        d              1.05
  data arrival time                                                                                                   1.3459                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_15_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0550     1.0450                                            
  data required time                                                                                                  1.0450                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0450                                            
  data arrival time                                                                                                  -1.3459                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3009                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (223.56,329.60)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/Q (fd4qd1_hd)      0.1833               0.9250    0.4366 @   1.1866 f    (233.60,329.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[27] (net)     2   0.0121                        0.9250    0.0000     1.1866 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U325/AN (nd2bd1_hd)       0.0000    0.1833   -0.0026     0.9250   -0.0028 @   1.1838 f    (229.12,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U325/Y (nd2bd1_hd)                  0.0968               0.9250    0.1721 @   1.3560 f    (227.73,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n436 (net)     1   0.0032                                0.9250    0.0000     1.3560 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/D (fd4qd1_hd)   0.0000   0.0968   0.0000   0.9250   0.0000 @   1.3560 f  (225.16,329.53)        d              1.05
  data arrival time                                                                                                   1.3560                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0642     1.0542                                            
  data required time                                                                                                  1.0542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0542                                            
  data arrival time                                                                                                  -1.3560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3018                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (340.60,628.84)      d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/Q (fd4qd1_hd)   0.1574              0.9250    0.4198 @   1.1698 f    (350.64,628.51)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[28] (net)     2   0.0092                    0.9250    0.0000     1.1698 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U637/A (or2d1_hd)       0.0000    0.1574   -0.0039     0.9250   -0.0041 @   1.1657 f    (338.02,628.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U637/Y (or2d1_hd)                 0.0882               0.9250    0.1923 @   1.3580 f    (339.61,628.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n749 (net)     1   0.0025                              0.9250    0.0000     1.3580 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/D (fd4qd1_hd)   0.0000   0.0882   0.0000   0.9250   0.0000 @   1.3580 f (342.20,628.91)     d              1.05
  data arrival time                                                                                                   1.3580                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_28_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0659     1.0559                                            
  data required time                                                                                                  1.0559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0559                                            
  data arrival time                                                                                                  -1.3580                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3021                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0009   0.9250   0.0000   0.7500 r (376.24,312.05)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/Q (fd4qd1_hd)   0.1478               0.9250    0.4132 @   1.1632 f    (386.28,311.70)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[3] (net)     2   0.0082                     0.9250    0.0000     1.1632 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U785/A (or2d1_hd)       0.0000    0.1478   -0.0013     0.9250   -0.0013 @   1.1619 f    (388.35,312.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U785/Y (or2d1_hd)                 0.1032               0.9250    0.2018 @   1.3637 f    (386.75,311.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n861 (net)     1   0.0041                              0.9250    0.0000     1.3637 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/D (fd4qd1_hd)   0.0000   0.1032  -0.0076   0.9250  -0.0082 @   1.3555 f (377.84,312.11)      d              1.05
  data arrival time                                                                                                   1.3555                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_3_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0629     1.0529                                            
  data required time                                                                                                  1.0529                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0529                                            
  data arrival time                                                                                                  -1.3555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3026                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0087   0.9250   0.0000   0.7500 r   (219.60,326.45)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/Q (fd4qd1_hd)      0.1884               0.9250    0.4397 @   1.1897 f    (229.64,326.11)        d              1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[21] (net)     2   0.0127                        0.9250    0.0000     1.1897 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/U330/AN (nd2bd1_hd)       0.0000    0.1884   -0.0030     0.9250   -0.0031 @   1.1866 f    (223.84,332.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/U330/Y (nd2bd1_hd)                  0.0935               0.9250    0.1711 @   1.3577 f    (222.45,333.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/n441 (net)     1   0.0029                                0.9250    0.0000     1.3577 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/D (fd4qd1_hd)   0.0000   0.0935   0.0000   0.9250   0.0000 @   1.3577 f  (221.20,326.51)        d              1.05
  data arrival time                                                                                                   1.3577                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_21_/CK (fd4qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3577                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3029                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (312.88,689.59)       d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/Q (fd4qd1_hd)   0.1405               0.9250    0.4081 @   1.1581 f    (322.92,689.93)        d              1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[6] (net)     2   0.0075                     0.9250    0.0000     1.1581 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/U657/A (or2d1_hd)       0.0000    0.1405   -0.0042     0.9250   -0.0045 @   1.1536 f    (325.86,689.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/U657/Y (or2d1_hd)                 0.1107               0.9250    0.2060 @   1.3596 f    (324.27,689.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/n768 (net)     1   0.0049                              0.9250    0.0000     1.3596 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/D (fd4qd1_hd)   0.0000   0.1107  -0.0048   0.9250  -0.0052 @   1.3544 f (314.48,689.53)      d              1.05
  data arrival time                                                                                                   1.3544                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_6_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0613     1.0513                                            
  data required time                                                                                                  1.0513                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0513                                            
  data arrival time                                                                                                  -1.3544                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3030                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (999.73,243.27)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.0950               0.9250    0.3681 @   1.1181 f    (1007.50,242.88)       d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0028                        0.9250    0.0000     1.1181 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.0950   0.0000   0.9250   0.0000 @   1.1181 f    (1006.31,235.73)       d              1.05
  data arrival time                                                                                                   1.1181                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0608     1.0508                                            
  data required time                                                                                                  1.0508                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0508                                            
  data arrival time                                                                                                  -1.1181                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0673                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (842.92,286.39)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/Q (fd4qd1_hd)              0.0968               0.9250    0.3756 @   1.1256 f    (832.88,286.73)        d              1.05
  khu_sensor_top/sensor_core/r_ads_lstate[2] (net)     1   0.0030                                0.9250    0.0000     1.1256 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U345/A (ivd1_hd)                     0.0000    0.0968    0.0000     0.9250    0.0000 @   1.1256 f    (835.08,283.21)                       1.05
  khu_sensor_top/sensor_core/U345/Y (ivd1_hd)                               0.1757               0.9250    0.1039 @   1.2295 r    (835.52,283.07)                       1.05
  khu_sensor_top/sensor_core/n7 (net)           2       0.0079                                   0.9250    0.0000     1.2295 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U476/B (nd2d1_hd)                    0.0000    0.1757   -0.0208     0.9250   -0.0224 @   1.2072 r    (842.12,283.21)                       1.05
  khu_sensor_top/sensor_core/U476/Y (nd2d1_hd)                              0.0869               0.9250    0.0807 @   1.2878 f    (842.71,283.44)                       1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0029                                   0.9250    0.0000     1.2878 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/D (fd4qd1_hd)    0.0000    0.0869   -0.0006     0.9250   -0.0007 @   1.2872 f    (841.32,286.33)        d              1.05
  data arrival time                                                                                                   1.2872                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.2872                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2310                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (822.41,275.96)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1491               0.9250    0.4074 @   1.1574 f    (830.18,276.36)        d              1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0083                                0.9250    0.0000     1.1574 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U906/A (ivd1_hd)                     0.0000    0.1491   -0.0014     0.9250   -0.0015 @   1.1558 f    (839.48,279.23)                       1.05
  khu_sensor_top/sensor_core/U906/Y (ivd1_hd)                               0.1155               0.9250    0.0835 @   1.2393 r    (839.04,279.37)                       1.05
  khu_sensor_top/sensor_core/n903 (net)         1       0.0034                                   0.9250    0.0000     1.2393 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U905/B (nr2d1_hd)                    0.0000    0.1155    0.0000     0.9250    0.0000 @   1.2393 r    (840.80,279.62)                       1.05
  khu_sensor_top/sensor_core/U905/Y (nr2d1_hd)                              0.0990               0.9250    0.0818 @   1.3211 f    (840.21,279.60)                       1.05
  khu_sensor_top/sensor_core/n907 (net)         1       0.0059                                   0.9250    0.0000     1.3211 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0990   -0.0246     0.9250   -0.0264 @   1.2947 f    (824.01,276.31)        d              1.05
  data arrival time                                                                                                   1.2947                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0599     1.0499                                            
  data required time                                                                                                  1.0499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0499                                            
  data arrival time                                                                                                  -1.2947                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2447                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (825.05,283.17)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.1395               0.9250    0.4008 @   1.1508 f    (832.82,283.57)        d              1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     2   0.0073                                0.9250    0.0000     1.1508 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U904/A (ivd1_hd)                     0.0000    0.1395   -0.0016     0.9250   -0.0017 @   1.1491 f    (835.96,283.21)                       1.05
  khu_sensor_top/sensor_core/U904/Y (ivd1_hd)                               0.1168               0.9250    0.0832 @   1.2322 r    (836.40,283.07)                       1.05
  khu_sensor_top/sensor_core/n902 (net)         1       0.0037                                   0.9250    0.0000     1.2322 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U903/B (nr2d1_hd)                    0.0000    0.1168    0.0000     0.9250    0.0000 @   1.2323 r    (835.08,279.62)                       1.05
  khu_sensor_top/sensor_core/U903/Y (nr2d1_hd)                              0.0907               0.9250    0.0774 @   1.3097 f    (835.67,279.60)                       1.05
  khu_sensor_top/sensor_core/n906 (net)         1       0.0049                                   0.9250    0.0000     1.3097 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.0907   -0.0115     0.9250   -0.0124 @   1.2973 f    (826.65,283.51)        d              1.05
  data arrival time                                                                                                   1.2973                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0617     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -1.2973                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2456                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (930.64,319.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/Q (fd4qd1_hd)   0.1307             0.9250    0.4012 @   1.1512 f    (940.68,318.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[14] (net)     2   0.0064                   0.9250    0.0000     1.1512 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U253/A (nd2d1_hd)                0.0000    0.1307    0.0000     0.9250    0.0000 @   1.1513 f    (939.85,312.06)                       1.05
  khu_sensor_top/uart_controller/U253/Y (nd2d1_hd)                          0.1295               0.9250    0.0906 @   1.2418 r    (940.09,312.24)                       1.05
  khu_sensor_top/uart_controller/n261 (net)     1       0.0037                                   0.9250    0.0000     1.2418 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U251/B (nd2d1_hd)                0.0000    0.1295    0.0000     0.9250    0.0000 @   1.2419 r    (936.28,312.01)                       1.05
  khu_sensor_top/uart_controller/U251/Y (nd2d1_hd)                          0.0718               0.9250    0.0671 @   1.3090 f    (935.69,312.24)                       1.05
  khu_sensor_top/uart_controller/n143 (net)     1       0.0021                                   0.9250    0.0000     1.3090 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/D (fd4qd1_hd)   0.0000   0.0718   0.0000   0.9250   0.0000 @   1.3090 f (933.28,312.11)    d              1.05
  data arrival time                                                                                                   1.3090                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0692     1.0592                                            
  data required time                                                                                                  1.0592                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0592                                            
  data arrival time                                                                                                  -1.3090                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2497                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (925.20,286.39)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/Q (fd4qd1_hd)   0.1396             0.9250    0.4074 @   1.1574 f    (915.16,286.73)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[20] (net)     2   0.0074                   0.9250    0.0000     1.1574 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U90/B (nd2d1_hd)                 0.0000    0.1396   -0.0026     0.9250   -0.0028 @   1.1547 f    (912.97,290.41)                       1.05
  khu_sensor_top/uart_controller/U90/Y (nd2d1_hd)                           0.1666               0.9250    0.1145 @   1.2692 r    (913.55,290.64)                       1.05
  khu_sensor_top/uart_controller/n256 (net)     1       0.0052                                   0.9250    0.0000     1.2692 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U89/A (nd2d1_hd)                 0.0000    0.1666   -0.0271     0.9250   -0.0291 @   1.2400 r    (923.13,290.46)                       1.05
  khu_sensor_top/uart_controller/U89/Y (nd2d1_hd)                           0.0751               0.9250    0.0728 @   1.3128 f    (923.37,290.64)                       1.05
  khu_sensor_top/uart_controller/n145 (net)     1       0.0023                                   0.9250    0.0000     1.3128 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/D (fd4qd1_hd)   0.0000   0.0751   0.0000   0.9250   0.0000 @   1.3128 f (923.60,286.33)    d              1.05
  data arrival time                                                                                                   1.3128                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_20_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0686     1.0586                                            
  data required time                                                                                                  1.0586                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0586                                            
  data arrival time                                                                                                  -1.3128                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2542                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (914.20,261.64)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/Q (fd4qd1_hd)           0.1407               0.9250    0.4082 @   1.1582 f    (904.16,261.30)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[53] (net)     2   0.0075                             0.9250    0.0000     1.1582 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U4/AN (nd2bd1_hd)                    0.0000    0.1407    0.0000     0.9250    0.0000 @   1.1582 f    (909.96,266.10)                       1.05
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)                               0.0865               0.9250    0.1547 @   1.3129 f    (911.35,264.76)                       1.05
  khu_sensor_top/sensor_core/n374 (net)         1       0.0023                                   0.9250    0.0000     1.3129 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/D (fd4qd1_hd)   0.0000   0.0865   0.0000     0.9250    0.0000 @   1.3129 f    (912.60,261.71)        d              1.05
  data arrival time                                                                                                   1.3129                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.3129                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2566                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (943.40,293.60)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/Q (fd4qd1_hd)   0.1269             0.9250    0.3986 @   1.1486 f    (953.44,293.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[15] (net)     2   0.0060                   0.9250    0.0000     1.1486 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U256/A (nd2d1_hd)                0.0000    0.1269   -0.0005     0.9250   -0.0005 @   1.1481 f    (947.67,297.66)                       1.05
  khu_sensor_top/uart_controller/U256/Y (nd2d1_hd)                          0.1625               0.9250    0.1057 @   1.2538 r    (947.43,297.84)                       1.05
  khu_sensor_top/uart_controller/n263 (net)     1       0.0058                                   0.9250    0.0000     1.2538 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U254/B (nd2d1_hd)                0.0000    0.1625   -0.0139     0.9250   -0.0149 @   1.2389 r    (930.99,297.61)                       1.05
  khu_sensor_top/uart_controller/U254/Y (nd2d1_hd)                          0.0850               0.9250    0.0783 @   1.3172 f    (930.41,297.84)                       1.05
  khu_sensor_top/uart_controller/n142 (net)     1       0.0030                                   0.9250    0.0000     1.3172 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/D (fd4qd1_hd)   0.0000   0.0850   0.0000   0.9250   0.0000 @   1.3172 f (932.84,293.53)    d              1.05
  data arrival time                                                                                                   1.3172                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_23_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3172                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2606                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (919.64,232.85)        d i            1.05
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (fd4qd1_hd)              0.1398               0.9250    0.4076 @   1.1576 f    (929.68,232.51)        d              1.05
  khu_sensor_top/uart_controller/r_lstate[1] (net)     2   0.0074                                0.9250    0.0000     1.1576 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U3/AN (nd2bd1_hd)                0.0000    0.1398    0.0000     0.9250    0.0000 @   1.1576 f    (926.08,237.30)                       1.05
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)                           0.0926               0.9250    0.1582 @   1.3158 f    (924.69,235.96)                       1.05
  khu_sensor_top/uart_controller/n80 (net)      1       0.0029                                   0.9250    0.0000     1.3158 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_1_/D (fd4qd1_hd)    0.0000    0.0926    0.0000     0.9250    0.0000 @   1.3158 f    (921.24,232.91)        d              1.05
  data arrival time                                                                                                   1.3158                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0650     1.0550                                            
  data required time                                                                                                  1.0550                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0550                                            
  data arrival time                                                                                                  -1.3158                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2608                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (930.64,319.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/Q (fd4qd1_hd)   0.1307             0.9250    0.4012 @   1.1512 f    (940.68,318.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[14] (net)     2   0.0064                   0.9250    0.0000     1.1512 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U262/B (nd2d1_hd)                0.0000    0.1307    0.0000     0.9250    0.0000 @   1.1513 f    (938.91,312.01)                       1.05
  khu_sensor_top/uart_controller/U262/Y (nd2d1_hd)                          0.1286               0.9250    0.0950 @   1.2463 r    (938.33,312.24)                       1.05
  khu_sensor_top/uart_controller/n266 (net)     1       0.0030                                   0.9250    0.0000     1.2463 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U260/A (nd2d1_hd)                0.0000    0.1286    0.0000     0.9250    0.0000 @   1.2463 r    (937.55,315.18)                       1.05
  khu_sensor_top/uart_controller/U260/Y (nd2d1_hd)                          0.0858               0.9250    0.0718 @   1.3181 f    (937.31,315.00)                       1.05
  khu_sensor_top/uart_controller/n151 (net)     1       0.0034                                   0.9250    0.0000     1.3181 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/D (fd4qd1_hd)   0.0000   0.0858  -0.0003   0.9250  -0.0003 @   1.3178 f (932.24,319.31)    d              1.05
  data arrival time                                                                                                   1.3178                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3178                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2614                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (959.08,319.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/Q (fd4qd1_hd)   0.1289             0.9250    0.4000 @   1.1500 f    (949.04,318.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[10] (net)     2   0.0062                   0.9250    0.0000     1.1500 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U259/B (nd2d1_hd)                0.0000    0.1289    0.0000     0.9250    0.0000 @   1.1500 f    (951.24,315.23)                       1.05
  khu_sensor_top/uart_controller/U259/Y (nd2d1_hd)                          0.1439               0.9250    0.1019 @   1.2519 r    (951.83,315.00)                       1.05
  khu_sensor_top/uart_controller/n264 (net)     1       0.0039                                   0.9250    0.0000     1.2519 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U257/A (nd2d1_hd)                0.0000    0.1439    0.0000     0.9250    0.0000 @   1.2519 r    (957.01,315.18)                       1.05
  khu_sensor_top/uart_controller/U257/Y (nd2d1_hd)                          0.0843               0.9250    0.0682 @   1.3201 f    (957.25,315.00)                       1.05
  khu_sensor_top/uart_controller/n155 (net)     1       0.0023                                   0.9250    0.0000     1.3201 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/D (fd4qd1_hd)   0.0000   0.0843   0.0000   0.9250   0.0000 @   1.3201 f (957.48,319.31)    d              1.05
  data arrival time                                                                                                   1.3201                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0667     1.0567                                            
  data required time                                                                                                  1.0567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0567                                            
  data arrival time                                                                                                  -1.3201                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2634                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (860.68,279.20)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/Q (fd4qd1_hd)            0.1214               0.9250    0.3947 @   1.1447 f    (870.72,279.54)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[4] (net)     2   0.0054                              0.9250    0.0000     1.1447 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U142/A (scg14d1_hd)                  0.0000    0.1214   -0.0005     0.9250   -0.0006 @   1.1442 f    (877.45,280.39)                       1.05
  khu_sensor_top/sensor_core/U142/Y (scg14d1_hd)                            0.1256               0.9250    0.1976 @   1.3418 f    (878.38,278.94)                       1.05
  khu_sensor_top/sensor_core/n468 (net)         1       0.0049                                   0.9250    0.0000     1.3418 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/D (fd4qd1_hd)   0.0000   0.1256   -0.0224     0.9250   -0.0241 @   1.3177 f    (862.28,279.13)        d              1.05
  data arrival time                                                                                                   1.3177                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.3177                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2694                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (963.92,304.85)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/Q (fd4qd1_hd)   0.1215             0.9250    0.3948 @   1.1448 f    (953.88,304.51)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[13] (net)     2   0.0055                   0.9250    0.0000     1.1448 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U102/A (nd2d1_hd)                0.0000    0.1215   -0.0011     0.9250   -0.0011 @   1.1436 f    (950.85,304.86)                       1.05
  khu_sensor_top/uart_controller/U102/Y (nd2d1_hd)                          0.1740               0.9250    0.1098 @   1.2534 r    (951.09,305.04)                       1.05
  khu_sensor_top/uart_controller/n259 (net)     1       0.0066                                   0.9250    0.0000     1.2534 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U92/B (nd2d1_hd)                 0.0000    0.1740    0.0000     0.9250    0.0000 @   1.2534 r    (931.43,304.81)                       1.05
  khu_sensor_top/uart_controller/U92/Y (nd2d1_hd)                           0.0809               0.9250    0.0765 @   1.3300 f    (930.85,305.04)                       1.05
  khu_sensor_top/uart_controller/n144 (net)     1       0.0024                                   0.9250    0.0000     1.3300 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/D (fd4qd1_hd)   0.0000   0.0809   0.0000   0.9250   0.0000 @   1.3300 f (929.76,300.73)    d              1.05
  data arrival time                                                                                                   1.3300                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_21_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0674     1.0574                                            
  data required time                                                                                                  1.0574                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0574                                            
  data arrival time                                                                                                  -1.3300                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2726                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (862.44,290.45)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/Q (fd4qd1_hd)            0.1208               0.9250    0.3943 @   1.1443 f    (872.48,290.11)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[5] (net)     2   0.0054                              0.9250    0.0000     1.1443 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U140/A (scg14d1_hd)                  0.0000    0.1208    0.0000     0.9250    0.0000 @   1.1443 f    (873.92,294.79)                       1.05
  khu_sensor_top/sensor_core/U140/Y (scg14d1_hd)                            0.1256               0.9250    0.1975 @   1.3418 f    (874.86,293.34)                       1.05
  khu_sensor_top/sensor_core/n467 (net)         1       0.0049                                   0.9250    0.0000     1.3418 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/D (fd4qd1_hd)   0.0000   0.1256   -0.0168     0.9250   -0.0180 @   1.3237 f    (864.04,290.51)        d              1.05
  data arrival time                                                                                                   1.3237                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.3237                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2754                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250    0.0000     0.7500 r    (856.72,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/Q (fd4qd1_hd)          0.1486               0.9250    0.4138 @   1.1638 f    (866.76,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done (net)     2   0.0083                            0.9250    0.0000     1.1638 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U176/A (oa22d1_hd)                   0.0000    0.1486   -0.0037     0.9250   -0.0040 @   1.1598 f    (877.76,333.37)                       1.05
  khu_sensor_top/sensor_core/U176/Y (oa22d1_hd)                             0.2446               0.9250    0.1181 @   1.2779 r    (877.99,333.20)                       1.05
  khu_sensor_top/sensor_core/n482 (net)         1       0.0027                                   0.9250    0.0000     1.2779 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd4qd1_hd)     0.0000    0.2446    0.0000     0.9250    0.0000 @   1.2779 r    (876.08,336.73)        d              1.05
  data arrival time                                                                                                   1.2779                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2779                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2779                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (882.52,297.64)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/Q (fd4qd1_hd)            0.1360               0.9250    0.4049 @   1.1549 f    (872.48,297.30)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[1] (net)     2   0.0070                              0.9250    0.0000     1.1549 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U146/A (scg14d1_hd)                  0.0000    0.1360   -0.0016     0.9250   -0.0017 @   1.1532 f    (877.89,294.79)                       1.05
  khu_sensor_top/sensor_core/U146/Y (scg14d1_hd)                            0.0985               0.9250    0.1839 @   1.3372 f    (878.82,293.34)                       1.05
  khu_sensor_top/sensor_core/n471 (net)         1       0.0025                                   0.9250    0.0000     1.3372 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/D (fd4qd1_hd)   0.0000   0.0985    0.0000     0.9250    0.0000 @   1.3372 f    (880.92,297.71)        d              1.05
  data arrival time                                                                                                   1.3372                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3372                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2833                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,279.20)       d i            1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/Q (fd4qd1_hd)        0.1347               0.9250    0.4040 @   1.1540 f    (997.88,279.54)        d              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[3] (net)     2   0.0069                          0.9250    0.0000     1.1540 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U510/C (ao21d1_hd)                   0.0000    0.1347   -0.0005     0.9250   -0.0006 @   1.1535 f    (996.99,278.99)                       1.05
  khu_sensor_top/sensor_core/U510/Y (ao21d1_hd)                             0.1725               0.9250    0.1181 @   1.2716 r    (996.68,279.27)                       1.05
  khu_sensor_top/sensor_core/n313 (net)         1       0.0030                                   0.9250    0.0000     1.2716 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U509/C (ao21d1_hd)                   0.0000    0.1725    0.0000     0.9250    0.0000 @   1.2716 r    (994.35,278.99)                       1.05
  khu_sensor_top/sensor_core/U509/Y (ao21d1_hd)                             0.1026               0.9250    0.0840 @   1.3557 f    (994.04,279.27)                       1.05
  khu_sensor_top/sensor_core/n639 (net)         1       0.0042                                   0.9250    0.0000     1.3557 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/D (fd4qd1_hd)   0.0000   0.1026  -0.0161   0.9250  -0.0172 @   1.3384 f    (1006.32,279.13)       d              1.05
  data arrival time                                                                                                   1.3384                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0630     1.0530                                            
  data required time                                                                                                  1.0530                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0530                                            
  data arrival time                                                                                                  -1.3384                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2854                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (878.12,315.20)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/Q (fd4qd1_hd)            0.1447               0.9250    0.4110 @   1.1610 f    (868.08,315.54)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[6] (net)     2   0.0079                              0.9250    0.0000     1.1610 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U138/A (scg14d1_hd)                  0.0000    0.1447   -0.0136     0.9250   -0.0146 @   1.1464 f    (883.16,316.39)                       1.05
  khu_sensor_top/sensor_core/U138/Y (scg14d1_hd)                            0.1103               0.9250    0.1941 @   1.3405 f    (884.10,314.94)                       1.05
  khu_sensor_top/sensor_core/n466 (net)         1       0.0035                                   0.9250    0.0000     1.3405 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/D (fd4qd1_hd)   0.0000   0.1103   -0.0030     0.9250   -0.0032 @   1.3373 f    (876.52,315.13)        d              1.05
  data arrival time                                                                                                   1.3373                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0614     1.0514                                            
  data required time                                                                                                  1.0514                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0514                                            
  data arrival time                                                                                                  -1.3373                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2859                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (848.80,254.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/Q (fd4qd1_hd)            0.1328               0.9250    0.4027 @   1.1527 f    (858.84,254.10)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[2] (net)     2   0.0066                              0.9250    0.0000     1.1527 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U36/A (scg14d1_hd)                   0.0000    0.1328   -0.0006     0.9250   -0.0007 @   1.1520 f    (857.84,258.79)                       1.05
  khu_sensor_top/sensor_core/U36/Y (scg14d1_hd)                             0.1091               0.9250    0.1900 @   1.3419 f    (856.90,257.34)                       1.05
  khu_sensor_top/sensor_core/n408 (net)         1       0.0034                                   0.9250    0.0000     1.3419 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/D (fd4qd1_hd)   0.0000   0.1091   -0.0013     0.9250   -0.0014 @   1.3405 f    (850.40,254.51)        d              1.05
  data arrival time                                                                                                   1.3405                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_2_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0617     1.0517                                            
  data required time                                                                                                  1.0517                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0517                                            
  data arrival time                                                                                                  -1.3405                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2888                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (864.48,297.64)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/Q (fd4qd1_hd)            0.1382               0.9250    0.4065 @   1.1565 f    (854.44,297.30)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[0] (net)     2   0.0072                              0.9250    0.0000     1.1565 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U34/A (scg14d1_hd)                   0.0000    0.1382   -0.0011     0.9250   -0.0011 @   1.1553 f    (854.76,301.98)                       1.05
  khu_sensor_top/sensor_core/U34/Y (scg14d1_hd)                             0.1223               0.9250    0.2001 @   1.3554 f    (853.82,300.54)                       1.05
  khu_sensor_top/sensor_core/n406 (net)         1       0.0046                                   0.9250    0.0000     1.3554 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/D (fd4qd1_hd)   0.0000   0.1223   -0.0135     0.9250   -0.0145 @   1.3409 f    (862.88,297.71)        d              1.05
  data arrival time                                                                                                   1.3409                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0590     1.0490                                            
  data required time                                                                                                  1.0490                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0490                                            
  data arrival time                                                                                                  -1.3409                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2919                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (856.72,286.39)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/Q (fd4qd1_hd)            0.1427               0.9250    0.4096 @   1.1596 f    (866.76,286.73)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[1] (net)     2   0.0077                              0.9250    0.0000     1.1596 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U35/A (scg14d1_hd)                   0.0000    0.1427   -0.0010     0.9250   -0.0010 @   1.1586 f    (855.64,282.05)                       1.05
  khu_sensor_top/sensor_core/U35/Y (scg14d1_hd)                             0.1042               0.9250    0.1895 @   1.3481 f    (854.70,283.50)                       1.05
  khu_sensor_top/sensor_core/n407 (net)         1       0.0030                                   0.9250    0.0000     1.3481 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/D (fd4qd1_hd)   0.0000   0.1042   -0.0014     0.9250   -0.0015 @   1.3466 f    (858.32,286.33)        d              1.05
  data arrival time                                                                                                   1.3466                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0627     1.0527                                            
  data required time                                                                                                  1.0527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0527                                            
  data arrival time                                                                                                  -1.3466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2940                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (859.36,254.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/Q (fd4qd1_hd)            0.1470               0.9250    0.4126 @   1.1626 f    (869.40,254.10)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[3] (net)     2   0.0082                              0.9250    0.0000     1.1626 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U37/A (scg14d1_hd)                   0.0000    0.1470    0.0000     0.9250    0.0000 @   1.1627 f    (863.55,258.79)                       1.05
  khu_sensor_top/sensor_core/U37/Y (scg14d1_hd)                             0.0966               0.9250    0.1859 @   1.3485 f    (862.62,257.34)                       1.05
  khu_sensor_top/sensor_core/n409 (net)         1       0.0023                                   0.9250    0.0000     1.3485 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/D (fd4qd1_hd)   0.0000   0.0966    0.0000     0.9250    0.0000 @   1.3485 f    (860.96,254.51)        d              1.05
  data arrival time                                                                                                   1.3485                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0642     1.0542                                            
  data required time                                                                                                  1.0542                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0542                                            
  data arrival time                                                                                                  -1.3485                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2943                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (925.80,286.39)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/Q (fd4qd1_hd)            0.1216               0.9250    0.3948 @   1.1448 f    (935.84,286.73)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (net)     2   0.0055                              0.9250    0.0000     1.1448 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (sensor_core)                                     0.9250    0.0000     1.1448 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[7] (net)                0.0055                                   0.9250    0.0000     1.1448 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (uart_controller)                             0.9250    0.0000     1.1448 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (net)   0.0055                                0.9250    0.0000     1.1448 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U105/A (scg2d2_hd)               0.0000    0.1216    0.0000     0.9250    0.0000 @   1.1448 f    (937.61,286.83)                       1.05
  khu_sensor_top/uart_controller/U105/Y (scg2d2_hd)                         0.0863               0.9250    0.2110 @   1.3558 f    (936.28,286.45)                       1.05
  khu_sensor_top/uart_controller/n158 (net)     1       0.0028                                   0.9250    0.0000     1.3558 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/D (fd4qd1_hd)   0.0000   0.0863  -0.0024   0.9250  -0.0025 @   1.3533 f (934.88,290.51)     d              1.05
  data arrival time                                                                                                   1.3533                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0663     1.0563                                            
  data required time                                                                                                  1.0563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0563                                            
  data arrival time                                                                                                  -1.3533                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2970                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (935.04,218.45)        d i            1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/Q (fd4qd1_hd)        0.1634               0.9250    0.4241 @   1.1741 f    (945.08,218.10)        d              1.05
  khu_sensor_top/uart_controller/n78 (net)      3       0.0099                                   0.9250    0.0000     1.1741 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U265/A (ivd1_hd)                 0.0000    0.1634   -0.0020     0.9250   -0.0021 @   1.1720 f    (946.84,221.63)                       1.05
  khu_sensor_top/uart_controller/U265/Y (ivd1_hd)                           0.1248               0.9250    0.0907 @   1.2627 r    (946.41,221.77)                       1.05
  khu_sensor_top/uart_controller/n252 (net)     1       0.0039                                   0.9250    0.0000     1.2627 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U14/A (oa22d1_hd)                0.0000    0.1248    0.0000     0.9250    0.0000 @   1.2627 r    (942.44,221.87)                       1.05
  khu_sensor_top/uart_controller/U14/Y (oa22d1_hd)                          0.1133               0.9250    0.0887 @   1.3514 f    (942.21,222.04)                       1.05
  khu_sensor_top/uart_controller/n91 (net)      1       0.0035                                   0.9250    0.0000     1.3514 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.1133  -0.0008   0.9250  -0.0008 @   1.3506 f    (936.64,218.51)        d              1.05
  data arrival time                                                                                                   1.3506                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0608     1.0508                                            
  data required time                                                                                                  1.0508                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0508                                            
  data arrival time                                                                                                  -1.3506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2998                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.04,355.24)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/Q (fd4qd1_hd)        0.1828               0.9250    0.4363 @   1.1863 f    (835.08,354.90)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[1] (net)     2   0.0121                          0.9250    0.0000     1.1863 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U295/A (scg2d2_hd)                   0.0000    0.1828   -0.0513     0.9250   -0.0550 @   1.1312 f    (851.37,354.81)                       1.05
  khu_sensor_top/sensor_core/U295/Y (scg2d2_hd)                             0.0883               0.9250    0.2268 @   1.3580 f    (850.03,355.19)                       1.05
  khu_sensor_top/sensor_core/n518 (net)         1       0.0033                                   0.9250    0.0000     1.3580 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_/D (fd4qd1_hd)   0.0000   0.0883   0.0000     0.9250    0.0000 @   1.3580 f    (845.12,358.33)        d              1.05
  data arrival time                                                                                                   1.3580                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0659     1.0559                                            
  data required time                                                                                                  1.0559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0559                                            
  data arrival time                                                                                                  -1.3580                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3021                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1007.92,225.65)      d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/Q (fd4qd1_hd)   0.1639               0.9250    0.4244 @   1.1744 f    (997.88,225.30)        d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index[1] (net)     3   0.0099                     0.9250    0.0000     1.1744 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U28/A (ao22d1_hd)        0.0000    0.1639   -0.0008     0.9250   -0.0008 @   1.1736 f    (995.75,225.66)                       1.05
  khu_sensor_top/uart_controller/uart_rx/U28/Y (ao22d1_hd)                  0.2400               0.9250    0.1425 @   1.3162 r    (995.49,225.71)                       1.05
  khu_sensor_top/uart_controller/uart_rx/n57 (net)     1   0.0039                                0.9250    0.0000     1.3162 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/D (fd4qd1_hd)   0.0000   0.2400  -0.0126   0.9250  -0.0135 @   1.3027 r (1006.32,225.71)     d              1.05
  data arrival time                                                                                                   1.3027                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3027                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3027                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (823.12,240.04)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/Q (fd4qd1_hd)        0.1375               0.9250    0.4059 @   1.1559 f    (813.08,239.71)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[3] (net)     2   0.0071                          0.9250    0.0000     1.1559 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U190/B (scg14d1_hd)                  0.0000    0.1375   -0.0006     0.9250   -0.0007 @   1.1553 f    (824.57,240.08)                       1.05
  khu_sensor_top/sensor_core/U190/Y (scg14d1_hd)                            0.1041               0.9250    0.2010 @   1.3563 f    (826.02,240.30)                       1.05
  khu_sensor_top/sensor_core/n488 (net)         1       0.0028                                   0.9250    0.0000     1.3563 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/D (fd4qd1_hd)   0.0000   0.1041   0.0000   0.9250   0.0000 @   1.3563 f    (821.52,240.11)        d              1.05
  data arrival time                                                                                                   1.3563                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0627     1.0527                                            
  data required time                                                                                                  1.0527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0527                                            
  data arrival time                                                                                                  -1.3563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3036                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (894.12,271.99)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/Q (fd4qd1_hd)   0.1459             0.9250    0.4118 @   1.1618 f    (904.16,272.33)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[44] (net)     2   0.0080                   0.9250    0.0000     1.1618 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U25/B (nd2d1_hd)                 0.0000    0.1459   -0.0007     0.9250   -0.0007 @   1.1611 f    (904.60,264.83)                       1.05
  khu_sensor_top/uart_controller/U25/Y (nd2d1_hd)                           0.1630               0.9250    0.1141 @   1.2753 r    (905.19,264.60)                       1.05
  khu_sensor_top/uart_controller/n42 (net)      1       0.0049                                   0.9250    0.0000     1.2753 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U55/C (scg14d1_hd)               0.0000    0.1630    0.0000     0.9250    0.0000 @   1.2753 r    (905.12,250.37)                       1.05
  khu_sensor_top/uart_controller/U55/Y (scg14d1_hd)                         0.0985               0.9250    0.0848 @   1.3601 f    (905.74,250.14)                       1.05
  khu_sensor_top/uart_controller/n113 (net)     1       0.0033                                   0.9250    0.0000     1.3601 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/D (fd4qd1_hd)   0.0000   0.0985  -0.0013   0.9250  -0.0014 @   1.3587 f (899.68,247.31)    d              1.05
  data arrival time                                                                                                   1.3587                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0638     1.0538                                            
  data required time                                                                                                  1.0538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0538                                            
  data arrival time                                                                                                  -1.3587                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3048                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (945.60,218.45)        d i            1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd4qd1_hd)        0.1969               0.9250    0.4450 @   1.1950 f    (955.64,218.10)        d              1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0136                          0.9250    0.0000     1.1950 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U17/A (ao22d1_hd)                0.0000    0.1969    0.0000     0.9250    0.0000 @   1.1950 f    (947.79,225.66)                       1.05
  khu_sensor_top/uart_controller/U17/Y (ao22d1_hd)                          0.2533               0.9250    0.1537 @   1.3487 r    (947.53,225.71)                       1.05
  khu_sensor_top/uart_controller/n92 (net)      1       0.0042                                   0.9250    0.0000     1.3487 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2533  -0.0398   0.9250  -0.0428 @   1.3059 r    (947.20,218.51)        d              1.05
  data arrival time                                                                                                   1.3059                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3059                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3059                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd4qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (895.72,343.99)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/Q (fd4qd1_hd)               0.1109               0.9250    0.3868 @   1.1368 f    (885.68,344.33)        d              1.05
  khu_sensor_top/sensor_core/n885 (net)         1       0.0044                                   0.9250    0.0000     1.1368 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U898/A (ivd1_hd)                     0.0000    0.1109   -0.0018     0.9250   -0.0019 @   1.1348 f    (892.72,348.01)                       1.05
  khu_sensor_top/sensor_core/U898/Y (ivd1_hd)                               0.1709               0.9250    0.1046 @   1.2394 r    (893.16,347.87)                       1.05
  khu_sensor_top/sensor_core/n890 (net)         2       0.0074                                   0.9250    0.0000     1.2394 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U178/D (oa22d1_hd)                   0.0000    0.1709    0.0000     0.9250    0.0000 @   1.2394 r    (893.30,340.39)                       1.05
  khu_sensor_top/sensor_core/U178/Y (oa22d1_hd)                             0.1147               0.9250    0.1188 @   1.3582 f    (894.71,340.40)                       1.05
  khu_sensor_top/sensor_core/n483 (net)         1       0.0025                                   0.9250    0.0000     1.3582 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (fd4qd1_hd)     0.0000    0.1147    0.0000     0.9250    0.0000 @   1.3582 f    (894.12,343.93)        d              1.05
  data arrival time                                                                                                   1.3582                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0605     1.0505                                            
  data required time                                                                                                  1.0505                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0505                                            
  data arrival time                                                                                                  -1.3582                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3077                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (944.12,304.85)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/Q (fd4qd1_hd)            0.1362               0.9250    0.4050 @   1.1550 f    (934.08,304.51)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (net)     2   0.0070                              0.9250    0.0000     1.1550 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (sensor_core)                                     0.9250    0.0000     1.1550 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[5] (net)                0.0070                                   0.9250    0.0000     1.1550 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (uart_controller)                             0.9250    0.0000     1.1550 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (net)   0.0070                                0.9250    0.0000     1.1550 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U56/A (scg2d2_hd)                0.0000    0.1362    0.0000     0.9250    0.0000 @   1.1551 f    (946.85,304.41)                       1.05
  khu_sensor_top/uart_controller/U56/Y (scg2d2_hd)                          0.0842               0.9250    0.2121 @   1.3672 f    (945.52,304.79)                       1.05
  khu_sensor_top/uart_controller/n160 (net)     1       0.0025                                   0.9250    0.0000     1.3672 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/D (fd4qd1_hd)   0.0000   0.0842   0.0000   0.9250   0.0000 @   1.3672 f (944.56,300.73)     d              1.05
  data arrival time                                                                                                   1.3672                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0667     1.0567                                            
  data required time                                                                                                  1.0567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0567                                            
  data arrival time                                                                                                  -1.3672                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3104                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (989.88,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/Q (fd4qd1_hd)        0.1345               0.9250    0.4039 @   1.1539 f    (979.84,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[0] (net)     2   0.0068                          0.9250    0.0000     1.1539 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U260/A (scg2d2_hd)                   0.0000    0.1345    0.0000     0.9250    0.0000 @   1.1539 f    (982.47,326.01)                       1.05
  khu_sensor_top/sensor_core/U260/Y (scg2d2_hd)                             0.0857               0.9250    0.2131 @   1.3670 f    (983.80,326.39)                       1.05
  khu_sensor_top/sensor_core/n535 (net)         1       0.0027                                   0.9250    0.0000     1.3670 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/D (fd4qd1_hd)   0.0000   0.0857    0.0000     0.9250    0.0000 @   1.3670 f    (986.96,322.33)        d              1.05
  data arrival time                                                                                                   1.3670                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3670                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3106                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_run_mode_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (979.92,264.80)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_8_/Q (fd4qd1_hd)            0.1751               0.9250    0.4315 @   1.1815 f    (989.96,265.14)        d              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[8] (net)     3   0.0112                              0.9250    0.0000     1.1815 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U481/D1 (mx2id1_hd)                  0.0000    0.1751   -0.0006     0.9250   -0.0006 @   1.1808 f    (990.01,268.92)                       1.05
  khu_sensor_top/sensor_core/U481/YN (mx2id1_hd)                            0.1556               0.9250    0.1412 @   1.3220 r    (989.93,268.76)                       1.05
  khu_sensor_top/sensor_core/n619 (net)         1       0.0029                                   0.9250    0.0000     1.3220 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_run_mode_reg/D (fd4qd1_hd)         0.0000    0.1556   -0.0100     0.9250   -0.0107 @   1.3113 r    (989.88,276.11)        d              1.05
  data arrival time                                                                                                   1.3113                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_run_mode_reg/CK (fd4qd1_hd)                                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3113                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3113                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (983.00,286.39)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/Q (fd4qd1_hd)        0.1557               0.9250    0.4187 @   1.1687 f    (993.04,286.73)        d              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[0] (net)     3   0.0091                          0.9250    0.0000     1.1687 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U508/B (ao22d1_hd)                   0.0000    0.1557    0.0000     0.9250    0.0000 @   1.1687 f    (988.17,279.13)                       1.05
  khu_sensor_top/sensor_core/U508/Y (ao22d1_hd)                             0.2413               0.9250    0.1575 @   1.3262 r    (987.51,279.14)                       1.05
  khu_sensor_top/sensor_core/n638 (net)         1       0.0040                                   0.9250    0.0000     1.3262 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2413  -0.0127   0.9250  -0.0136 @   1.3126 r    (984.60,286.33)        d              1.05
  data arrival time                                                                                                   1.3126                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3126                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3126                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (939.88,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/Q (fd4qd1_hd)       0.1418               0.9250    0.4090 @   1.1590 f    (949.92,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[10] (net)     2   0.0076                         0.9250    0.0000     1.1590 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U270/A (scg2d2_hd)                   0.0000    0.1418   -0.0009     0.9250   -0.0009 @   1.1581 f    (943.33,326.01)                       1.05
  khu_sensor_top/sensor_core/U270/Y (scg2d2_hd)                             0.0832               0.9250    0.2124 @   1.3705 f    (941.99,326.39)                       1.05
  khu_sensor_top/sensor_core/n525 (net)         1       0.0023                                   0.9250    0.0000     1.3705 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/D (fd4qd1_hd)   0.0000   0.0832   0.0000     0.9250    0.0000 @   1.3705 f    (941.04,322.33)        d              1.05
  data arrival time                                                                                                   1.3705                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0669     1.0569                                            
  data required time                                                                                                  1.0569                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0569                                            
  data arrival time                                                                                                  -1.3705                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3135                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (919.48,319.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/Q (fd4qd1_hd)   0.1215             0.9250    0.3948 @   1.1448 f    (909.44,318.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[25] (net)     2   0.0055                   0.9250    0.0000     1.1448 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U79/E (scg5d1_hd)                0.0000    0.1215    0.0000     0.9250    0.0000 @   1.1448 f    (906.41,312.15)                       1.05
  khu_sensor_top/uart_controller/U79/Y (scg5d1_hd)                          0.1883               0.9250    0.2621 @   1.4068 f    (902.33,311.71)                       1.05
  khu_sensor_top/uart_controller/n132 (net)     1       0.0065                                   0.9250    0.0000     1.4068 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/D (fd4qd1_hd)   0.0000   0.1883  -0.0534   0.9250  -0.0573 @   1.3495 f (913.04,304.91)    d              1.05
  data arrival time                                                                                                   1.3495                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0456     1.0356                                            
  data required time                                                                                                  1.0356                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0356                                            
  data arrival time                                                                                                  -1.3495                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3139                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (969.36,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/Q (fd4qd1_hd)        0.1386               0.9250    0.4068 @   1.1568 f    (979.40,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[9] (net)     2   0.0073                          0.9250    0.0000     1.1568 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U269/A (scg2d2_hd)                   0.0000    0.1386   -0.0016     0.9250   -0.0017 @   1.1551 f    (975.89,322.83)                       1.05
  khu_sensor_top/sensor_core/U269/Y (scg2d2_hd)                             0.0876               0.9250    0.2159 @   1.3710 f    (974.55,322.45)                       1.05
  khu_sensor_top/sensor_core/n526 (net)         1       0.0031                                   0.9250    0.0000     1.3710 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_/D (fd4qd1_hd)   0.0000   0.0876   0.0000     0.9250    0.0000 @   1.3710 f    (971.84,319.31)        d              1.05
  data arrival time                                                                                                   1.3710                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3710                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3150                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (945.88,225.65)        d i            1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd4qd1_hd)              0.1350               0.9250    0.4042 @   1.1542 f    (935.84,225.30)        d              1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     2   0.0069                                0.9250    0.0000     1.1542 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U138/A (ivd1_hd)                 0.0000    0.1350   -0.0004     0.9250   -0.0005 @   1.1538 f    (934.96,232.81)                       1.05
  khu_sensor_top/uart_controller/U138/Y (ivd1_hd)                           0.1750               0.9250    0.1110 @   1.2648 r    (935.40,232.67)                       1.05
  khu_sensor_top/uart_controller/n19 (net)      2       0.0074                                   0.9250    0.0000     1.2648 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U130/B (oa21d1_hd)               0.0000    0.1750    0.0000     0.9250    0.0000 @   1.2648 r    (932.14,232.43)                       1.05
  khu_sensor_top/uart_controller/U130/Y (oa21d1_hd)                         0.1074               0.9250    0.1053 @   1.3701 f    (930.86,232.77)                       1.05
  khu_sensor_top/uart_controller/n168 (net)     1       0.0034                                   0.9250    0.0000     1.3701 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_pstate_reg_2_/D (fd4qd1_hd)    0.0000    0.1074   -0.0022     0.9250   -0.0024 @   1.3677 f    (926.96,225.71)        d              1.05
  data arrival time                                                                                                   1.3677                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0620     1.0520                                            
  data required time                                                                                                  1.0520                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0520                                            
  data arrival time                                                                                                  -1.3677                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3156                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (943.84,290.45)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/Q (fd4qd1_hd)            0.1457               0.9250    0.4117 @   1.1617 f    (953.88,290.11)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (net)     2   0.0080                              0.9250    0.0000     1.1617 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (sensor_core)                                     0.9250    0.0000     1.1617 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[4] (net)                0.0080                                   0.9250    0.0000     1.1617 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (uart_controller)                             0.9250    0.0000     1.1617 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (net)   0.0080                                0.9250    0.0000     1.1617 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U46/A (scg2d2_hd)                0.0000    0.1457   -0.0015     0.9250   -0.0016 @   1.1602 f    (958.29,294.03)                       1.05
  khu_sensor_top/uart_controller/U46/Y (scg2d2_hd)                          0.0832               0.9250    0.2133 @   1.3735 f    (956.96,293.65)                       1.05
  khu_sensor_top/uart_controller/n161 (net)     1       0.0023                                   0.9250    0.0000     1.3735 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/D (fd4qd1_hd)   0.0000   0.0832   0.0000   0.9250   0.0000 @   1.3735 f (956.00,290.51)     d              1.05
  data arrival time                                                                                                   1.3735                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0669     1.0569                                            
  data required time                                                                                                  1.0569                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0569                                            
  data arrival time                                                                                                  -1.3735                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3165                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (950.44,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/Q (fd4qd1_hd)        0.1360               0.9250    0.4049 @   1.1549 f    (960.48,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[8] (net)     2   0.0070                          0.9250    0.0000     1.1549 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U268/A (scg2d2_hd)                   0.0000    0.1360    0.0000     0.9250    0.0000 @   1.1549 f    (959.61,322.83)                       1.05
  khu_sensor_top/sensor_core/U268/Y (scg2d2_hd)                             0.0903               0.9250    0.2180 @   1.3730 f    (958.28,322.45)                       1.05
  khu_sensor_top/sensor_core/n527 (net)         1       0.0036                                   0.9250    0.0000     1.3730 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_/D (fd4qd1_hd)   0.0000   0.0903   0.0000     0.9250    0.0000 @   1.3730 f    (950.28,326.51)        d              1.05
  data arrival time                                                                                                   1.3730                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0655     1.0555                                            
  data required time                                                                                                  1.0555                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0555                                            
  data arrival time                                                                                                  -1.3730                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3175                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.04,355.24)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/Q (fd4qd1_hd)        0.1828               0.9250    0.4363 @   1.1863 f    (835.08,354.90)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[1] (net)     2   0.0121                          0.9250    0.0000     1.1863 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U578/B (scg2d2_hd)                   0.0000    0.1828   -0.0513     0.9250   -0.0550 @   1.1312 f    (821.49,358.51)                       1.05
  khu_sensor_top/sensor_core/U578/Y (scg2d2_hd)                             0.0891               0.9250    0.2454 @   1.3767 f    (823.65,358.45)                       1.05
  khu_sensor_top/sensor_core/n542 (net)         1       0.0035                                   0.9250    0.0000     1.3767 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/D (fd4qd1_hd)   0.0000   0.0891  -0.0028   0.9250  -0.0030 @   1.3737 f    (826.64,355.31)        d              1.05
  data arrival time                                                                                                   1.3737                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3737                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3180                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,326.45)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/Q (fd4qd1_hd)        0.1364               0.9250    0.4052 @   1.1552 f    (997.88,326.11)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[2] (net)     2   0.0070                          0.9250    0.0000     1.1552 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U262/A (scg2d2_hd)                   0.0000    0.1364    0.0000     0.9250    0.0000 @   1.1552 f    (996.99,322.83)                       1.05
  khu_sensor_top/sensor_core/U262/Y (scg2d2_hd)                             0.0906               0.9250    0.2184 @   1.3736 f    (998.33,322.45)                       1.05
  khu_sensor_top/sensor_core/n533 (net)         1       0.0036                                   0.9250    0.0000     1.3736 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/D (fd4qd1_hd)   0.0000   0.0906   0.0000     0.9250    0.0000 @   1.3736 f    (1006.32,319.31)       d              1.05
  data arrival time                                                                                                   1.3736                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0654     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -1.3736                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3182                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (924.32,312.05)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1205             0.9250    0.3940 @   1.1440 f    (914.28,311.70)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0053                   0.9250    0.0000     1.1440 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U80/E (scg5d1_hd)                0.0000    0.1205    0.0000     0.9250    0.0000 @   1.1441 f    (911.69,307.89)                       1.05
  khu_sensor_top/uart_controller/U80/Y (scg5d1_hd)                          0.1660               0.9250    0.2502 @   1.3942 f    (907.61,308.33)                       1.05
  khu_sensor_top/uart_controller/n133 (net)     1       0.0050                                   0.9250    0.0000     1.3942 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/D (fd4qd1_hd)   0.0000   0.1660  -0.0330   0.9250  -0.0355 @   1.3588 f (917.28,304.91)    d              1.05
  data arrival time                                                                                                   1.3588                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0502     1.0402                                            
  data required time                                                                                                  1.0402                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0402                                            
  data arrival time                                                                                                  -1.3588                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3186                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (983.72,283.24)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/Q (fd4qd1_hd)            0.1326               0.9250    0.4025 @   1.1525 f    (973.68,282.90)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (net)     2   0.0066                              0.9250    0.0000     1.1525 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (sensor_core)                                     0.9250    0.0000     1.1525 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[0] (net)                0.0066                                   0.9250    0.0000     1.1525 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (uart_controller)                             0.9250    0.0000     1.1525 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (net)   0.0066                                0.9250    0.0000     1.1525 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U37/A (scg2d2_hd)                0.0000    0.1326    0.0000     0.9250    0.0000 @   1.1526 f    (972.37,290.01)                       1.05
  khu_sensor_top/uart_controller/U37/Y (scg2d2_hd)                          0.0942               0.9250    0.2207 @   1.3733 f    (971.03,290.39)                       1.05
  khu_sensor_top/uart_controller/n165 (net)     1       0.0043                                   0.9250    0.0000     1.3733 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/D (fd4qd1_hd)   0.0000   0.0942   0.0000   0.9250   0.0000 @   1.3733 f (982.12,293.53)     d              1.05
  data arrival time                                                                                                   1.3733                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0647     1.0547                                            
  data required time                                                                                                  1.0547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0547                                            
  data arrival time                                                                                                  -1.3733                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3186                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (945.88,225.65)        d i            1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd4qd1_hd)              0.1350               0.9250    0.4042 @   1.1542 f    (935.84,225.30)        d              1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     2   0.0069                                0.9250    0.0000     1.1542 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U138/A (ivd1_hd)                 0.0000    0.1350   -0.0004     0.9250   -0.0005 @   1.1538 f    (934.96,232.81)                       1.05
  khu_sensor_top/uart_controller/U138/Y (ivd1_hd)                           0.1750               0.9250    0.1110 @   1.2648 r    (935.40,232.67)                       1.05
  khu_sensor_top/uart_controller/n19 (net)      2       0.0074                                   0.9250    0.0000     1.2648 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U20/B (oa21d1_hd)                0.0000    0.1750    0.0000     0.9250    0.0000 @   1.2648 r    (938.22,232.43)                       1.05
  khu_sensor_top/uart_controller/U20/Y (oa21d1_hd)                          0.1102               0.9250    0.1068 @   1.3716 f    (939.50,232.77)                       1.05
  khu_sensor_top/uart_controller/n93 (net)      1       0.0037                                   0.9250    0.0000     1.3716 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (fd4qd1_hd)    0.0000    0.1102   -0.0007     0.9250   -0.0008 @   1.3708 f    (944.28,225.71)        d              1.05
  data arrival time                                                                                                   1.3708                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0615     1.0515                                            
  data required time                                                                                                  1.0515                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0515                                            
  data arrival time                                                                                                  -1.3708                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3194                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.32,232.85)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/Q (fd4qd1_hd)        0.1517               0.9250    0.4159 @   1.1659 f    (815.28,232.51)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[5] (net)     2   0.0086                          0.9250    0.0000     1.1659 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U186/B (scg14d1_hd)                  0.0000    0.1517    0.0000     0.9250    0.0000 @   1.1659 f    (828.97,240.08)                       1.05
  khu_sensor_top/sensor_core/U186/Y (scg14d1_hd)                            0.1131               0.9250    0.2156 @   1.3815 f    (830.42,240.30)                       1.05
  khu_sensor_top/sensor_core/n486 (net)         1       0.0042                                   0.9250    0.0000     1.3815 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/D (fd4qd1_hd)   0.0000   0.1131  -0.0104   0.9250  -0.0111 @   1.3704 f    (823.72,232.91)        d              1.05
  data arrival time                                                                                                   1.3704                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0609     1.0509                                            
  data required time                                                                                                  1.0509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0509                                            
  data arrival time                                                                                                  -1.3704                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3195                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (987.40,326.45)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/Q (fd4qd1_hd)        0.1459               0.9250    0.4119 @   1.1619 f    (997.44,326.11)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[1] (net)     2   0.0080                          0.9250    0.0000     1.1619 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U261/A (scg2d2_hd)                   0.0000    0.1459    0.0000     0.9250    0.0000 @   1.1619 f    (993.03,322.83)                       1.05
  khu_sensor_top/sensor_core/U261/Y (scg2d2_hd)                             0.0843               0.9250    0.2144 @   1.3763 f    (994.36,322.45)                       1.05
  khu_sensor_top/sensor_core/n534 (net)         1       0.0025                                   0.9250    0.0000     1.3763 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/D (fd4qd1_hd)   0.0000   0.0843    0.0000     0.9250    0.0000 @   1.3763 f    (995.76,319.31)        d              1.05
  data arrival time                                                                                                   1.3763                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0667     1.0567                                            
  data required time                                                                                                  1.0567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0567                                            
  data arrival time                                                                                                  -1.3763                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3196                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (952.20,276.05)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd4qd1_hd)         0.1964               0.9250    0.4447 @   1.1947 f    (962.24,275.70)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID (net)     2   0.0136                           0.9250    0.0000     1.1947 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U297/C (oa21d1_hd)                   0.0000    0.1964   -0.0016     0.9250   -0.0016 @   1.1931 f    (957.86,272.27)                       1.05
  khu_sensor_top/sensor_core/U297/Y (oa21d1_hd)                             0.2129               0.9250    0.1247 @   1.3178 r    (958.14,272.07)                       1.05
  khu_sensor_top/sensor_core/n176 (net)         1       0.0053                                   0.9250    0.0000     1.3178 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U408/B (nd2d1_hd)                    0.0000    0.2129   -0.0260     0.9250   -0.0280 @   1.2899 r    (951.23,276.01)                       1.05
  khu_sensor_top/sensor_core/U408/Y (nd2d1_hd)                              0.0928               0.9250    0.0852 @   1.3751 f    (950.65,276.24)                       1.05
  khu_sensor_top/sensor_core/n558 (net)         1       0.0029                                   0.9250    0.0000     1.3751 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd4qd1_hd)   0.0000   0.0928  -0.0004   0.9250   -0.0005 @   1.3746 f    (953.80,276.11)        d              1.05
  data arrival time                                                                                                   1.3746                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0650     1.0550                                            
  data required time                                                                                                  1.0550                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0550                                            
  data arrival time                                                                                                  -1.3746                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3196                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (949.56,340.85)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_0_/Q (fd4qd1_hd)      0.1409               0.9250    0.4083 @   1.1583 f    (959.60,340.51)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[0] (net)     2   0.0075                        0.9250    0.0000     1.1583 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U244/A (scg2d2_hd)                   0.0000    0.1409    0.0000     0.9250    0.0000 @   1.1583 f    (958.27,333.21)                       1.05
  khu_sensor_top/sensor_core/U244/Y (scg2d2_hd)                             0.0907               0.9250    0.2195 @   1.3778 f    (959.60,333.59)                       1.05
  khu_sensor_top/sensor_core/n576 (net)         1       0.0036                                   0.9250    0.0000     1.3778 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/D (fd4qd1_hd)   0.0000   0.0907  -0.0013   0.9250  -0.0014 @   1.3764 f    (952.04,329.53)        d              1.05
  data arrival time                                                                                                   1.3764                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0654     1.0554                                            
  data required time                                                                                                  1.0554                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0554                                            
  data arrival time                                                                                                  -1.3764                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3210                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (970.08,340.85)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/Q (fd4qd1_hd)      0.1430               0.9250    0.4098 @   1.1598 f    (960.04,340.51)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[3] (net)     2   0.0077                        0.9250    0.0000     1.1598 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U247/A (scg2d2_hd)                   0.0000    0.1430    0.0000     0.9250    0.0000 @   1.1598 f    (966.63,337.23)                       1.05
  khu_sensor_top/sensor_core/U247/Y (scg2d2_hd)                             0.0918               0.9250    0.2210 @   1.3808 f    (967.97,336.85)                       1.05
  khu_sensor_top/sensor_core/n573 (net)         1       0.0038                                   0.9250    0.0000     1.3808 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/D (fd4qd1_hd)   0.0000   0.0918  -0.0007   0.9250  -0.0008 @   1.3801 f   (962.60,333.71)        d              1.05
  data arrival time                                                                                                   1.3801                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.3801                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3249                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (896.76,391.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/Q (fd4qd1_hd)         0.1490               0.9250    0.4140 @   1.1640 f    (906.80,390.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_first_param[5] (net)     2   0.0084                           0.9250    0.0000     1.1640 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U250/B (nd2d1_hd)                    0.0000    0.1490    0.0000     0.9250    0.0000 @   1.1640 f    (907.68,387.23)                       1.05
  khu_sensor_top/sensor_core/U250/Y (nd2d1_hd)                              0.1439               0.9250    0.1055 @   1.2696 r    (908.27,387.00)                       1.05
  khu_sensor_top/sensor_core/n65 (net)          1       0.0037                                   0.9250    0.0000     1.2696 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U97/C (oa211d1_hd)                   0.0000    0.1439    0.0000     0.9250    0.0000 @   1.2696 r    (909.88,383.73)                       1.05
  khu_sensor_top/sensor_core/U97/Y (oa211d1_hd)                             0.1825               0.9250    0.1302 @   1.3997 f    (909.79,383.79)                       1.05
  khu_sensor_top/sensor_core/n454 (net)         1       0.0064                                   0.9250    0.0000     1.3997 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/D (fd4qd1_hd)   0.0000   0.1825  -0.0353   0.9250   -0.0379 @   1.3618 f    (898.36,391.31)        d              1.05
  data arrival time                                                                                                   1.3618                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0468     1.0368                                            
  data required time                                                                                                  1.0368                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0368                                            
  data arrival time                                                                                                  -1.3618                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3250                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (961.00,333.64)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/Q (fd4qd1_hd)       0.1459               0.9250    0.4118 @   1.1618 f    (971.04,333.30)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[11] (net)     2   0.0080                         0.9250    0.0000     1.1618 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U271/A (scg2d2_hd)                   0.0000    0.1459    0.0000     0.9250    0.0000 @   1.1619 f    (971.93,322.83)                       1.05
  khu_sensor_top/sensor_core/U271/Y (scg2d2_hd)                             0.0891               0.9250    0.2191 @   1.3810 f    (970.59,322.45)                       1.05
  khu_sensor_top/sensor_core/n524 (net)         1       0.0034                                   0.9250    0.0000     1.3810 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/D (fd4qd1_hd)   0.0000   0.0891   0.0000     0.9250    0.0000 @   1.3810 f    (963.92,326.51)        d              1.05
  data arrival time                                                                                                   1.3810                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3810                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3252                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,379.99)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd4qd1_hd)        0.1462               0.9250    0.4121 @   1.1621 f    (997.88,380.33)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     2   0.0081                          0.9250    0.0000     1.1621 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U81/B (scg14d1_hd)                   0.0000    0.1462   -0.0013     0.9250   -0.0014 @   1.1607 f    (996.07,384.08)                       1.05
  khu_sensor_top/sensor_core/U81/Y (scg14d1_hd)                             0.1211               0.9250    0.2149 @   1.3755 f    (994.62,384.30)                       1.05
  khu_sensor_top/sensor_core/n446 (net)         1       0.0043                                   0.9250    0.0000     1.3755 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/D (fd4qd1_hd)   0.0000   0.1211   0.0000   0.9250   0.0000 @   1.3755 f    (1006.32,379.93)       d              1.05
  data arrival time                                                                                                   1.3755                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0593     1.0493                                            
  data required time                                                                                                  1.0493                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0493                                            
  data arrival time                                                                                                  -1.3755                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3263                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (949.56,228.79)        d i            1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/Q (fd4qd1_hd)        0.1070               0.9250    0.3837 @   1.1337 f    (959.60,229.13)        d              1.05
  khu_sensor_top/uart_controller/n255 (net)     1       0.0040                                   0.9250    0.0000     1.1337 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U263/A (ivd1_hd)                 0.0000    0.1070   -0.0010     0.9250   -0.0010 @   1.1327 f    (951.68,232.81)                       1.05
  khu_sensor_top/uart_controller/U263/Y (ivd1_hd)                           0.2215               0.9250    0.1257 @   1.2584 r    (951.24,232.67)                       1.05
  khu_sensor_top/uart_controller/n251 (net)     3       0.0104                                   0.9250    0.0000     1.2584 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U13/C (oa22d1_hd)                0.0000    0.2215    0.0000     0.9250    0.0000 @   1.2584 r    (946.35,229.07)                       1.05
  khu_sensor_top/uart_controller/U13/Y (oa22d1_hd)                          0.1145               0.9250    0.1240 @   1.3824 f    (947.07,229.24)                       1.05
  khu_sensor_top/uart_controller/n90 (net)      1       0.0032                                   0.9250    0.0000     1.3824 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.1145  -0.0052   0.9250  -0.0055 @   1.3769 f    (951.16,228.73)        d              1.05
  data arrival time                                                                                                   1.3769                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0606     1.0506                                            
  data required time                                                                                                  1.0506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0506                                            
  data arrival time                                                                                                  -1.3769                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3263                                            


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (921.40,405.64)        d i            1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/Q (fd4qd1_hd)         0.1356               0.9250    0.4046 @   1.1546 f    (931.44,405.30)        d              1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR[2] (net)     2   0.0069                           0.9250    0.0000     1.1546 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U254/B (scg2d2_hd)                   0.0000    0.1356    0.0000     0.9250    0.0000 @   1.1546 f    (924.35,401.71)                       1.05
  khu_sensor_top/sensor_core/U254/Y (scg2d2_hd)                             0.0836               0.9250    0.2287 @   1.3834 f    (922.20,401.65)                       1.05
  khu_sensor_top/sensor_core/n459 (net)         1       0.0024                                   0.9250    0.0000     1.3834 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/D (fd4qd1_hd)   0.0000   0.0836   0.0000   0.9250    0.0000 @   1.3834 f    (923.00,405.71)        d              1.05
  data arrival time                                                                                                   1.3834                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0668     1.0568                                            
  data required time                                                                                                  1.0568                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0568                                            
  data arrival time                                                                                                  -1.3834                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3265                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (970.68,340.85)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/Q (fd4qd1_hd)      0.1420               0.9250    0.4091 @   1.1591 f    (980.72,340.51)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[0] (net)     2   0.0076                        0.9250    0.0000     1.1591 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U236/A (scg2d2_hd)                   0.0000    0.1420    0.0000     0.9250    0.0000 @   1.1591 f    (979.39,333.21)                       1.05
  khu_sensor_top/sensor_core/U236/Y (scg2d2_hd)                             0.0934               0.9250    0.2223 @   1.3814 f    (980.72,333.59)                       1.05
  khu_sensor_top/sensor_core/n584 (net)         1       0.0041                                   0.9250    0.0000     1.3814 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/D (fd4qd1_hd)   0.0000   0.0934   0.0000   0.9250   0.0000 @   1.3814 f    (988.28,329.53)        d              1.05
  data arrival time                                                                                                   1.3814                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0648     1.0548                                            
  data required time                                                                                                  1.0548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0548                                            
  data arrival time                                                                                                  -1.3814                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3266                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (822.24,254.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/Q (fd4qd1_hd)        0.1485               0.9250    0.4137 @   1.1637 f    (812.20,254.10)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[0] (net)     2   0.0083                          0.9250    0.0000     1.1637 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U233/B (nd2d1_hd)                    0.0000    0.1485    0.0000     0.9250    0.0000 @   1.1637 f    (827.16,254.41)                       1.05
  khu_sensor_top/sensor_core/U233/Y (nd2d1_hd)                              0.1450               0.9250    0.1060 @   1.2697 r    (827.75,254.64)                       1.05
  khu_sensor_top/sensor_core/n149 (net)         1       0.0038                                   0.9250    0.0000     1.2697 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U197/C (oa211d1_hd)                  0.0000    0.1450   -0.0010     0.9250   -0.0011 @   1.2686 r    (829.80,254.12)                       1.05
  khu_sensor_top/sensor_core/U197/Y (oa211d1_hd)                            0.1429               0.9250    0.1124 @   1.3810 f    (829.71,254.19)                       1.05
  khu_sensor_top/sensor_core/n491 (net)         1       0.0039                                   0.9250    0.0000     1.3810 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/D (fd4qd1_hd)   0.0000   0.1429  -0.0089   0.9250  -0.0095 @   1.3715 f    (820.64,254.51)        d              1.05
  data arrival time                                                                                                   1.3715                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0548     1.0448                                            
  data required time                                                                                                  1.0448                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0448                                            
  data arrival time                                                                                                  -1.3715                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3266                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (994.28,293.60)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/Q (fd4qd1_hd)            0.1473               0.9250    0.4128 @   1.1628 f    (984.24,293.93)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (net)     2   0.0082                              0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (sensor_core)                                     0.9250    0.0000     1.1628 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[1] (net)                0.0082                                   0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (uart_controller)                             0.9250    0.0000     1.1628 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (net)   0.0082                                0.9250    0.0000     1.1628 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U43/A (scg2d2_hd)                0.0000    0.1473   -0.0006     0.9250   -0.0006 @   1.1622 f    (978.51,301.23)                       1.05
  khu_sensor_top/uart_controller/U43/Y (scg2d2_hd)                          0.0911               0.9250    0.2213 @   1.3835 f    (979.84,300.85)                       1.05
  khu_sensor_top/uart_controller/n164 (net)     1       0.0037                                   0.9250    0.0000     1.3835 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/D (fd4qd1_hd)   0.0000   0.0911  -0.0014   0.9250  -0.0015 @   1.3820 f (990.48,300.73)     d              1.05
  data arrival time                                                                                                   1.3820                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3820                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3267                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (997.96,358.39)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/Q (fd4qd1_hd)         0.1957               0.9250    0.4443 @   1.1943 f    (1008.00,358.73)       d              1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter[1] (net)     4   0.0135                           0.9250    0.0000     1.1943 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U425/A (ao22d1_hd)                   0.0000    0.1957    0.0000     0.9250    0.0000 @   1.1943 f    (999.71,362.46)                       1.05
  khu_sensor_top/sensor_core/U425/Y (ao22d1_hd)                             0.2020               0.9250    0.1326 @   1.3269 r    (999.45,362.51)                       1.05
  khu_sensor_top/sensor_core/n610 (net)         1       0.0023                                   0.9250    0.0000     1.3269 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.2020   0.0000   0.9250    0.0000 @   1.3269 r    (999.56,358.33)        d              1.05
  data arrival time                                                                                                   1.3269                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3269                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3269                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (997.96,372.80)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/Q (fd4qd1_hd)         0.1264               0.9250    0.3982 @   1.1482 f    (1008.00,373.14)       d              1.05
  khu_sensor_top/sensor_core/n911 (net)         2       0.0060                                   0.9250    0.0000     1.1482 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U369/D0 (mx2d1_hd)                   0.0000    0.1264    0.0000     0.9250    0.0000 @   1.1482 f    (1004.04,369.75)                      1.05
  khu_sensor_top/sensor_core/U369/Y (mx2d1_hd)                              0.1142               0.9250    0.2305 @   1.3788 f    (1001.43,369.53)                      1.05
  khu_sensor_top/sensor_core/n910 (net)         1       0.0027                                   0.9250    0.0000     1.3788 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.1142  -0.0007   0.9250   -0.0008 @   1.3780 f    (999.56,372.73)        d              1.05
  data arrival time                                                                                                   1.3780                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0607     1.0507                                            
  data required time                                                                                                  1.0507                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0507                                            
  data arrival time                                                                                                  -1.3780                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3273                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000     0.9250    0.0000     0.7500 r    (963.20,283.24)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/Q (fd4qd1_hd)            0.1527               0.9250    0.4166 @   1.1666 f    (973.24,282.90)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (net)     2   0.0088                              0.9250    0.0000     1.1666 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (sensor_core)                                     0.9250    0.0000     1.1666 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[3] (net)                0.0088                                   0.9250    0.0000     1.1666 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (uart_controller)                             0.9250    0.0000     1.1666 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (net)   0.0088                                0.9250    0.0000     1.1666 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U45/A (scg2d2_hd)                0.0000    0.1527    0.0000     0.9250    0.0000 @   1.1666 f    (974.55,301.23)                       1.05
  khu_sensor_top/uart_controller/U45/Y (scg2d2_hd)                          0.0870               0.9250    0.2185 @   1.3851 f    (975.89,300.85)                       1.05
  khu_sensor_top/uart_controller/n162 (net)     1       0.0030                                   0.9250    0.0000     1.3851 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/D (fd4qd1_hd)   0.0000   0.0870  -0.0013   0.9250  -0.0014 @   1.3838 f (978.60,297.71)     d              1.05
  data arrival time                                                                                                   1.3838                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.3838                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3276                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_14_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (979.92,240.04)        d i            1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_14_/Q (fd4qd1_hd)       0.1320               0.9250    0.4021 @   1.1521 f    (989.96,239.71)        d              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX[14] (net)     2   0.0066                         0.9250    0.0000     1.1521 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U22/D (oa22ad1_hd)               0.0000    0.1320    0.0000     0.9250    0.0000 @   1.1522 f    (986.53,243.16)                       1.05
  khu_sensor_top/uart_controller/U22/Y (oa22ad1_hd)                         0.1054               0.9250    0.2459 @   1.3981 f    (985.64,243.30)                       1.05
  khu_sensor_top/uart_controller/n95 (net)      1       0.0037                                   0.9250    0.0000     1.3981 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_14_/D (fd4qd1_hd)   0.0000   0.1054  -0.0154   0.9250  -0.0166 @   1.3815 f   (981.52,240.11)        d              1.05
  data arrival time                                                                                                   1.3815                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_14_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0624     1.0524                                            
  data required time                                                                                                  1.0524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0524                                            
  data arrival time                                                                                                  -1.3815                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3291                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (943.40,293.60)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/Q (fd4qd1_hd)   0.1269             0.9250    0.3986 @   1.1486 f    (953.44,293.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[15] (net)     2   0.0060                   0.9250    0.0000     1.1486 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U97/B (scg5d1_hd)                0.0000    0.1269   -0.0005     0.9250   -0.0005 @   1.1481 f    (953.92,297.75)                       1.05
  khu_sensor_top/uart_controller/U97/Y (scg5d1_hd)                          0.1656               0.9250    0.2519 @   1.4000 f    (957.03,297.31)                       1.05
  khu_sensor_top/uart_controller/n150 (net)     1       0.0050                                   0.9250    0.0000     1.4000 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/D (fd4qd1_hd)   0.0000   0.1656  -0.0278   0.9250  -0.0299 @   1.3701 f (945.00,293.53)    d              1.05
  data arrival time                                                                                                   1.3701                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_15_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0502     1.0402                                            
  data required time                                                                                                  1.0402                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0402                                            
  data arrival time                                                                                                  -1.3701                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3299                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (990.76,387.20)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/Q (fd4qd1_hd)        0.1500               0.9250    0.4147 @   1.1647 f    (980.72,387.54)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[4] (net)     2   0.0085                          0.9250    0.0000     1.1647 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U74/B (scg14d1_hd)                   0.0000    0.1500   -0.0023     0.9250   -0.0025 @   1.1623 f    (977.59,384.08)                       1.05
  khu_sensor_top/sensor_core/U74/Y (scg14d1_hd)                             0.1259               0.9250    0.2192 @   1.3814 f    (976.14,384.30)                       1.05
  khu_sensor_top/sensor_core/n440 (net)         1       0.0047                                   0.9250    0.0000     1.3814 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/D (fd4qd1_hd)   0.0000   0.1259  -0.0024   0.9250  -0.0025 @   1.3789 f    (989.16,387.13)        d              1.05
  data arrival time                                                                                                   1.3789                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0583     1.0483                                            
  data required time                                                                                                  1.0483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0483                                            
  data arrival time                                                                                                  -1.3789                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3306                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (822.24,254.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/Q (fd4qd1_hd)        0.1485               0.9250    0.4137 @   1.1637 f    (812.20,254.10)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[0] (net)     2   0.0083                          0.9250    0.0000     1.1637 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U440/B (scg2d2_hd)                   0.0000    0.1485    0.0000     0.9250    0.0000 @   1.1637 f    (810.39,257.71)                       1.05
  khu_sensor_top/sensor_core/U440/Y (scg2d2_hd)                             0.0880               0.9250    0.2360 @   1.3997 f    (808.23,257.65)                       1.05
  khu_sensor_top/sensor_core/n415 (net)         1       0.0032                                   0.9250    0.0000     1.3997 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/D (fd4qd1_hd)   0.0000   0.0880  -0.0120   0.9250   -0.0129 @   1.3868 f    (805.24,257.53)        d              1.05
  data arrival time                                                                                                   1.3868                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3868                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3308                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (878.28,225.65)        d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_3_/Q (fd4qd1_hd)        0.1309               0.9250    0.4013 @   1.1513 f    (888.32,225.30)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[3] (net)     2   0.0064                          0.9250    0.0000     1.1513 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[3] (uart_tx)                                  0.9250    0.0000     1.1513 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[3] (net)   0.0064                             0.9250    0.0000     1.1513 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U59/B (scg2d2_hd)        0.0000    0.1309    0.0000     0.9250    0.0000 @   1.1514 f    (890.91,214.51)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U59/Y (scg2d2_hd)                  0.0913               0.9250    0.2354 @   1.3868 f    (888.76,214.45)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n67 (net)     1   0.0038                                0.9250    0.0000     1.3868 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_3_/D (fd4qd1_hd)   0.0000   0.0913   0.0000   0.9250   0.0000 @   1.3868 f (879.00,211.31)        d              1.05
  data arrival time                                                                                                   1.3868                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_3_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3868                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3315                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,286.39)       d i            1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/Q (fd4qd1_hd)        0.1849               0.9250    0.4375 @   1.1875 f    (997.88,286.73)        d              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[2] (net)     4   0.0123                          0.9250    0.0000     1.1875 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U505/A (ao22d1_hd)                   0.0000    0.1849   -0.0006     0.9250   -0.0007 @   1.1869 f    (996.19,283.27)                       1.05
  khu_sensor_top/sensor_core/U505/Y (ao22d1_hd)                             0.2337               0.9250    0.1447 @   1.3316 r    (995.93,283.30)                       1.05
  khu_sensor_top/sensor_core/n636 (net)         1       0.0037                                   0.9250    0.0000     1.3316 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.2337   0.0000   0.9250   0.0000 @   1.3316 r    (1006.32,286.33)       d              1.05
  data arrival time                                                                                                   1.3316                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3316                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3316                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (823.12,240.04)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/Q (fd4qd1_hd)        0.1375               0.9250    0.4059 @   1.1559 f    (813.08,239.71)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[3] (net)     2   0.0071                          0.9250    0.0000     1.1559 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U453/B (scg2d2_hd)                   0.0000    0.1375   -0.0006     0.9250   -0.0007 @   1.1553 f    (809.17,239.93)                       1.05
  khu_sensor_top/sensor_core/U453/Y (scg2d2_hd)                             0.0870               0.9250    0.2325 @   1.3878 f    (811.33,239.99)                       1.05
  khu_sensor_top/sensor_core/n418 (net)         1       0.0030                                   0.9250    0.0000     1.3878 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/D (fd4qd1_hd)   0.0000   0.0870   0.0000   0.9250    0.0000 @   1.3878 f    (813.16,232.91)        d              1.05
  data arrival time                                                                                                   1.3878                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0661     1.0561                                            
  data required time                                                                                                  1.0561                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0561                                            
  data arrival time                                                                                                  -1.3878                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3317                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (940.16,333.64)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/Q (fd4qd1_hd)        0.1594               0.9250    0.4213 @   1.1713 f    (930.12,333.30)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[6] (net)     2   0.0095                          0.9250    0.0000     1.1713 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U266/A (scg2d2_hd)                   0.0000    0.1594   -0.0013     0.9250   -0.0013 @   1.1699 f    (935.41,322.83)                       1.05
  khu_sensor_top/sensor_core/U266/Y (scg2d2_hd)                             0.0875               0.9250    0.2206 @   1.3905 f    (934.08,322.45)                       1.05
  khu_sensor_top/sensor_core/n529 (net)         1       0.0031                                   0.9250    0.0000     1.3905 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/D (fd4qd1_hd)   0.0000   0.0875  -0.0013     0.9250   -0.0014 @   1.3891 f    (931.36,326.51)        d              1.05
  data arrival time                                                                                                   1.3891                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3891                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3331                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (909.96,247.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/Q (fd4qd1_hd)   0.1864             0.9250    0.4385 @   1.1885 f    (920.00,246.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[53] (net)     3   0.0125                   0.9250    0.0000     1.1885 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U53/A (scg14d1_hd)               0.0000    0.1864    0.0000     0.9250    0.0001 @   1.1885 f    (911.08,251.59)                       1.05
  khu_sensor_top/uart_controller/U53/Y (scg14d1_hd)                         0.1003               0.9250    0.1992 @   1.3877 f    (910.14,250.14)                       1.05
  khu_sensor_top/uart_controller/n112 (net)     1       0.0027                                   0.9250    0.0000     1.3877 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/D (fd4qd1_hd)   0.0000   0.1003   0.0000   0.9250   0.0000 @   1.3877 f (911.56,247.31)    d              1.05
  data arrival time                                                                                                   1.3877                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_53_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0635     1.0535                                            
  data required time                                                                                                  1.0535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0535                                            
  data arrival time                                                                                                  -1.3877                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3343                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (924.32,312.05)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1205             0.9250    0.3940 @   1.1440 f    (914.28,311.70)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0053                   0.9250    0.0000     1.1440 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U88/B (scg5d1_hd)                0.0000    0.1205    0.0000     0.9250    0.0000 @   1.1441 f    (912.04,315.09)                       1.05
  khu_sensor_top/uart_controller/U88/Y (scg5d1_hd)                          0.1848               0.9250    0.2602 @   1.4042 f    (908.93,315.53)                       1.05
  khu_sensor_top/uart_controller/n141 (net)     1       0.0062                                   0.9250    0.0000     1.4042 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/D (fd4qd1_hd)   0.0000   0.1848  -0.0310   0.9250  -0.0333 @   1.3709 f (922.72,312.11)    d              1.05
  data arrival time                                                                                                   1.3709                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0463     1.0363                                            
  data required time                                                                                                  1.0363                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0363                                            
  data arrival time                                                                                                  -1.3709                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3346                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.32,247.24)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/Q (fd4qd1_hd)        0.1572               0.9250    0.4197 @   1.1697 f    (815.28,246.90)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[2] (net)     2   0.0092                          0.9250    0.0000     1.1697 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U191/B (scg15d1_hd)                  0.0000    0.1572   -0.0040     0.9250   -0.0043 @   1.1654 f    (826.67,246.92)                       1.05
  khu_sensor_top/sensor_core/U191/Y (scg15d1_hd)                            0.1379               0.9250    0.2399 @   1.4053 f    (828.14,246.74)                       1.05
  khu_sensor_top/sensor_core/n489 (net)         1       0.0036                                   0.9250    0.0000     1.4053 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/D (fd4qd1_hd)   0.0000   0.1379  -0.0229   0.9250  -0.0246 @   1.3807 f    (823.72,247.31)        d              1.05
  data arrival time                                                                                                   1.3807                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0558     1.0458                                            
  data required time                                                                                                  1.0458                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0458                                            
  data arrival time                                                                                                  -1.3807                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3348                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (904.24,225.65)        d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_1_/Q (fd4qd1_hd)        0.1475               0.9250    0.4130 @   1.1630 f    (914.28,225.30)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[1] (net)     2   0.0082                          0.9250    0.0000     1.1630 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (uart_tx)                                  0.9250    0.0000     1.1630 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[1] (net)   0.0082                             0.9250    0.0000     1.1630 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U57/B (scg2d2_hd)        0.0000    0.1475   -0.0020     0.9250   -0.0021 @   1.1609 f    (918.73,214.51)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U57/Y (scg2d2_hd)                  0.0835               0.9250    0.2311 @   1.3920 f    (920.89,214.45)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n69 (net)     1   0.0023                                0.9250    0.0000     1.3920 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/D (fd4qd1_hd)   0.0000   0.0835   0.0000   0.9250   0.0000 @   1.3920 f (922.28,218.51)        d              1.05
  data arrival time                                                                                                   1.3920                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_1_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0669     1.0569                                            
  data required time                                                                                                  1.0569                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0569                                            
  data arrival time                                                                                                  -1.3920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3351                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (995.60,312.05)      d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_9_/Q (fd4qd1_hd)   0.1221              0.9250    0.3952 @   1.1452 f    (985.56,311.70)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[9] (net)     2   0.0055                    0.9250    0.0000     1.1452 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U95/E (scg5d1_hd)                0.0000    0.1221   -0.0004     0.9250   -0.0005 @   1.1448 f    (981.65,315.09)                       1.05
  khu_sensor_top/uart_controller/U95/Y (scg5d1_hd)                          0.1428               0.9250    0.2378 @   1.3826 f    (977.57,315.53)                       1.05
  khu_sensor_top/uart_controller/n148 (net)     1       0.0035                                   0.9250    0.0000     1.3826 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/D (fd4qd1_hd)   0.0000   0.1428  -0.0022   0.9250  -0.0023 @   1.3803 f (968.32,315.13)    d              1.05
  data arrival time                                                                                                   1.3803                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0549     1.0449                                            
  data required time                                                                                                  1.0449                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0449                                            
  data arrival time                                                                                                  -1.3803                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3354                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (880.92,293.60)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/Q (fd4qd1_hd)   0.1261             0.9250    0.3980 @   1.1480 f    (890.96,293.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[31] (net)     2   0.0059                   0.9250    0.0000     1.1480 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U81/B (scg5d1_hd)                0.0000    0.1261   -0.0012     0.9250   -0.0012 @   1.1468 f    (891.80,297.75)                       1.05
  khu_sensor_top/uart_controller/U81/Y (scg5d1_hd)                          0.1452               0.9250    0.2402 @   1.3870 f    (888.69,297.31)                       1.05
  khu_sensor_top/uart_controller/n134 (net)     1       0.0036                                   0.9250    0.0000     1.3870 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/D (fd4qd1_hd)   0.0000   0.1452  -0.0065   0.9250  -0.0070 @   1.3800 f (882.52,293.53)    d              1.05
  data arrival time                                                                                                   1.3800                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0544     1.0444                                            
  data required time                                                                                                  1.0444                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0444                                            
  data arrival time                                                                                                  -1.3800                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3357                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (992.52,307.99)      d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_8_/Q (fd4qd1_hd)   0.1293              0.9250    0.4002 @   1.1502 f    (982.48,308.33)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[8] (net)     2   0.0063                    0.9250    0.0000     1.1502 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U96/E (scg5d1_hd)                0.0000    0.1293   -0.0004     0.9250   -0.0005 @   1.1498 f    (970.65,307.89)                       1.05
  khu_sensor_top/uart_controller/U96/Y (scg5d1_hd)                          0.1325               0.9250    0.2341 @   1.3839 f    (966.57,308.33)                       1.05
  khu_sensor_top/uart_controller/n149 (net)     1       0.0028                                   0.9250    0.0000     1.3839 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/D (fd4qd1_hd)   0.0000   0.1325  -0.0012   0.9250  -0.0013 @   1.3826 f (964.96,312.11)    d              1.05
  data arrival time                                                                                                   1.3826                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0569     1.0469                                            
  data required time                                                                                                  1.0469                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0469                                            
  data arrival time                                                                                                  -1.3826                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3357                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (981.24,336.80)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/Q (fd4qd1_hd)      0.1548               0.9250    0.4181 @   1.1681 f    (991.28,337.14)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[2] (net)     2   0.0090                        0.9250    0.0000     1.1681 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U238/A (scg2d2_hd)                   0.0000    0.1548    0.0000     0.9250    0.0000 @   1.1681 f    (994.79,330.03)                       1.05
  khu_sensor_top/sensor_core/U238/Y (scg2d2_hd)                             0.0910               0.9250    0.2229 @   1.3910 f    (996.12,329.65)                       1.05
  khu_sensor_top/sensor_core/n582 (net)         1       0.0037                                   0.9250    0.0000     1.3910 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/D (fd4qd1_hd)   0.0000   0.0910   0.0000   0.9250   0.0000 @   1.3911 f    (1006.32,326.51)       d              1.05
  data arrival time                                                                                                   1.3911                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3911                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3357                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (963.20,391.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_7_/Q (fd4qd1_hd)        0.1365               0.9250    0.4053 @   1.1553 f    (973.24,390.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[7] (net)     2   0.0070                          0.9250    0.0000     1.1553 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U427/B (scg2d2_hd)                   0.0000    0.1365    0.0000     0.9250    0.0000 @   1.1553 f    (970.21,394.51)                       1.05
  khu_sensor_top/sensor_core/U427/Y (scg2d2_hd)                             0.0912               0.9250    0.2361 @   1.3914 f    (972.36,394.45)                       1.05
  khu_sensor_top/sensor_core/n434 (net)         1       0.0037                                   0.9250    0.0000     1.3914 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/D (fd4qd1_hd)   0.0000   0.0912   0.0000    0.9250    0.0000 @   1.3914 f    (983.00,394.33)        d              1.05
  data arrival time                                                                                                   1.3914                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3914                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3361                                            


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (827.96,268.85)        d i            1.05
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/Q (fd4qd1_hd)        0.1392               0.9250    0.4071 @   1.1571 f    (817.92,268.51)        d              1.05
  khu_sensor_top/sensor_core/n783 (net)         2       0.0073                                   0.9250    0.0000     1.1571 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U387/B (scg2d2_hd)                   0.0000    0.1392   -0.0006     0.9250   -0.0006 @   1.1565 f    (824.47,272.11)                       1.05
  khu_sensor_top/sensor_core/U387/Y (scg2d2_hd)                             0.0895               0.9250    0.2353 @   1.3918 f    (822.32,272.05)                       1.05
  khu_sensor_top/sensor_core/n425 (net)         1       0.0034                                   0.9250    0.0000     1.3918 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/D (fd4qd1_hd)   0.0000   0.0895   0.0000   0.9250   0.0000 @   1.3918 f    (826.36,268.91)        d              1.05
  data arrival time                                                                                                   1.3918                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3918                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3362                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (880.92,293.60)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_31_/Q (fd4qd1_hd)   0.1261             0.9250    0.3980 @   1.1480 f    (890.96,293.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[31] (net)     2   0.0059                   0.9250    0.0000     1.1480 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U73/E (scg5d1_hd)                0.0000    0.1261   -0.0012     0.9250   -0.0012 @   1.1468 f    (894.53,290.55)                       1.05
  khu_sensor_top/uart_controller/U73/Y (scg5d1_hd)                          0.1405               0.9250    0.2376 @   1.3844 f    (890.45,290.11)                       1.05
  khu_sensor_top/uart_controller/n126 (net)     1       0.0033                                   0.9250    0.0000     1.3844 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/D (fd4qd1_hd)   0.0000   0.1405  -0.0019   0.9250  -0.0021 @   1.3823 f (885.16,286.33)    d              1.05
  data arrival time                                                                                                   1.3823                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0553     1.0453                                            
  data required time                                                                                                  1.0453                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0453                                            
  data arrival time                                                                                                  -1.3823                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3370                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (987.40,379.99)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_3_/Q (fd4qd1_hd)        0.1395               0.9250    0.4074 @   1.1574 f    (997.44,380.33)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[3] (net)     2   0.0074                          0.9250    0.0000     1.1574 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U414/B (scg2d2_hd)                   0.0000    0.1395    0.0000     0.9250    0.0000 @   1.1574 f    (993.53,391.13)                       1.05
  khu_sensor_top/sensor_core/U414/Y (scg2d2_hd)                             0.0897               0.9250    0.2356 @   1.3930 f    (995.68,391.19)                       1.05
  khu_sensor_top/sensor_core/n441 (net)         1       0.0034                                   0.9250    0.0000     1.3930 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/D (fd4qd1_hd)   0.0000   0.0897   0.0000    0.9250    0.0000 @   1.3930 f    (1006.32,391.31)       d              1.05
  data arrival time                                                                                                   1.3930                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3930                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3374                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (884.88,218.45)        d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/Q (fd4qd1_hd)        0.1389               0.9250    0.4069 @   1.1569 f    (894.92,218.10)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[7] (net)     2   0.0073                          0.9250    0.0000     1.1569 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U36/B (scg2d2_hd)                0.0000    0.1389   -0.0015     0.9250   -0.0016 @   1.1553 f    (897.51,221.71)                       1.05
  khu_sensor_top/uart_controller/U36/Y (scg2d2_hd)                          0.0930               0.9250    0.2393 @   1.3946 f    (895.35,221.65)                       1.05
  khu_sensor_top/uart_controller/n81 (net)      1       0.0042                                   0.9250    0.0000     1.3946 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/D (fd4qd1_hd)   0.0000   0.0930  -0.0018   0.9250  -0.0019 @   1.3927 f    (886.48,218.51)        d              1.05
  data arrival time                                                                                                   1.3927                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.3927                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3378                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (963.92,304.85)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/Q (fd4qd1_hd)   0.1215             0.9250    0.3948 @   1.1448 f    (953.88,304.51)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[13] (net)     2   0.0055                   0.9250    0.0000     1.1448 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U99/B (scg5d1_hd)                0.0000    0.1215   -0.0011     0.9250   -0.0011 @   1.1436 f    (950.84,307.89)                       1.05
  khu_sensor_top/uart_controller/U99/Y (scg5d1_hd)                          0.1451               0.9250    0.2388 @   1.3824 f    (953.95,308.33)                       1.05
  khu_sensor_top/uart_controller/n152 (net)     1       0.0036                                   0.9250    0.0000     1.3824 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/D (fd4qd1_hd)   0.0000   0.1451   0.0000   0.9250   0.0000 @   1.3825 f (962.32,304.91)    d              1.05
  data arrival time                                                                                                   1.3825                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_13_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0544     1.0444                                            
  data required time                                                                                                  1.0444                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0444                                            
  data arrival time                                                                                                  -1.3825                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3381                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (964.52,304.85)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/Q (fd4qd1_hd)   0.1152             0.9250    0.3902 @   1.1402 f    (974.56,304.51)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[11] (net)     2   0.0048                   0.9250    0.0000     1.1402 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U93/E (scg5d1_hd)                0.0000    0.1152    0.0000     0.9250    0.0000 @   1.1402 f    (975.93,307.89)                       1.05
  khu_sensor_top/uart_controller/U93/Y (scg5d1_hd)                          0.1549               0.9250    0.2426 @   1.3828 f    (971.85,308.33)                       1.05
  khu_sensor_top/uart_controller/n146 (net)     1       0.0043                                   0.9250    0.0000     1.3828 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_/D (fd4qd1_hd)   0.0000   0.1549  -0.0021   0.9250  -0.0023 @   1.3806 f (968.04,319.31)    d              1.05
  data arrival time                                                                                                   1.3806                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0524     1.0424                                            
  data required time                                                                                                  1.0424                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0424                                            
  data arrival time                                                                                                  -1.3806                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3382                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (825.76,261.64)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_1_/Q (fd4qd1_hd)        0.1499               0.9250    0.4146 @   1.1646 f    (815.72,261.30)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[1] (net)     2   0.0085                          0.9250    0.0000     1.1646 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U443/B (scg2d2_hd)                   0.0000    0.1499   -0.0008     0.9250   -0.0008 @   1.1638 f    (810.39,261.53)                       1.05
  khu_sensor_top/sensor_core/U443/Y (scg2d2_hd)                             0.0836               0.9250    0.2319 @   1.3956 f    (808.23,261.59)                       1.05
  khu_sensor_top/sensor_core/n416 (net)         1       0.0024                                   0.9250    0.0000     1.3956 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/D (fd4qd1_hd)   0.0000   0.0836   0.0000   0.9250    0.0000 @   1.3956 f    (807.00,264.73)        d              1.05
  data arrival time                                                                                                   1.3956                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0668     1.0568                                            
  data required time                                                                                                  1.0568                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0568                                            
  data arrival time                                                                                                  -1.3956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3388                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (884.88,218.45)        d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_7_/Q (fd4qd1_hd)        0.1389               0.9250    0.4069 @   1.1569 f    (894.92,218.10)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[7] (net)     2   0.0073                          0.9250    0.0000     1.1569 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[7] (uart_tx)                                  0.9250    0.0000     1.1569 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[7] (net)   0.0073                             0.9250    0.0000     1.1569 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U68/B (scg2d2_hd)        0.0000    0.1389   -0.0015     0.9250   -0.0016 @   1.1553 f    (899.71,214.51)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U68/Y (scg2d2_hd)                  0.0931               0.9250    0.2388 @   1.3941 f    (897.55,214.45)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n63 (net)     1   0.0041                                0.9250    0.0000     1.3941 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_/D (fd4qd1_hd)   0.0000   0.0931   0.0000   0.9250   0.0000 @   1.3941 f (891.76,207.13)        d              1.05
  data arrival time                                                                                                   1.3941                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_7_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0649     1.0549                                            
  data required time                                                                                                  1.0549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0549                                            
  data arrival time                                                                                                  -1.3941                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3392                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (954.40,290.45)      d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/Q (fd4qd1_hd)   0.1328              0.9250    0.4027 @   1.1527 f    (964.44,290.11)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[4] (net)     2   0.0067                    0.9250    0.0000     1.1527 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U100/E (scg5d1_hd)               0.0000    0.1328   -0.0018     0.9250   -0.0020 @   1.1507 f    (965.71,293.49)                       1.05
  khu_sensor_top/uart_controller/U100/Y (scg5d1_hd)                         0.1365               0.9250    0.2373 @   1.3880 f    (969.79,293.93)                       1.05
  khu_sensor_top/uart_controller/n153 (net)     1       0.0031                                   0.9250    0.0000     1.3880 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/D (fd4qd1_hd)   0.0000   0.1365  -0.0025   0.9250  -0.0027 @   1.3853 f (968.04,297.71)    d              1.05
  data arrival time                                                                                                   1.3853                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0561     1.0461                                            
  data required time                                                                                                  1.0461                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0461                                            
  data arrival time                                                                                                  -1.3853                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3392                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000    0.9250    0.0000     0.7500 r    (961.44,268.85)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/Q (fd4qd1_hd)           0.1596               0.9250    0.4214 @   1.1714 f    (971.48,268.51)        d              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[10] (net)     3   0.0095                             0.9250    0.0000     1.1714 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U378/A (scg2d2_hd)                   0.0000    0.1596    0.0000     0.9250    0.0000 @   1.1714 f    (973.69,268.41)                       1.05
  khu_sensor_top/sensor_core/U378/Y (scg2d2_hd)                             0.0915               0.9250    0.2245 @   1.3959 f    (972.35,268.79)                       1.05
  khu_sensor_top/sensor_core/n625 (net)         1       0.0038                                   0.9250    0.0000     1.3959 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/D (fd4qd1_hd)   0.0000   0.0915  -0.0013     0.9250   -0.0014 @   1.3945 f    (963.04,268.91)        d              1.05
  data arrival time                                                                                                   1.3945                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_10_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.3945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3393                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (878.28,319.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_26_/Q (fd4qd1_hd)   0.1355             0.9250    0.4046 @   1.1546 f    (888.32,318.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[26] (net)     2   0.0069                   0.9250    0.0000     1.1546 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U78/E (scg5d1_hd)                0.0000    0.1355    0.0000     0.9250    0.0000 @   1.1546 f    (892.67,307.89)                       1.05
  khu_sensor_top/uart_controller/U78/Y (scg5d1_hd)                          0.1688               0.9250    0.2557 @   1.4103 f    (896.75,308.33)                       1.05
  khu_sensor_top/uart_controller/n131 (net)     1       0.0052                                   0.9250    0.0000     1.4103 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/D (fd4qd1_hd)   0.0000   0.1688  -0.0291   0.9250  -0.0312 @   1.3790 f (882.96,304.91)    d              1.05
  data arrival time                                                                                                   1.3790                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_34_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0496     1.0396                                            
  data required time                                                                                                  1.0396                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0396                                            
  data arrival time                                                                                                  -1.3790                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3394                                            


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000     0.7500 r    (915.24,408.80)        d i            1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/Q (fd4qd1_hd)         0.1457               0.9250    0.4117 @   1.1617 f    (925.28,409.14)        d              1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR[0] (net)     2   0.0080                           0.9250    0.0000     1.1617 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U252/B (scg2d2_hd)                   0.0000    0.1457    0.0000     0.9250    0.0000 @   1.1617 f    (920.39,401.71)                       1.05
  khu_sensor_top/sensor_core/U252/Y (scg2d2_hd)                             0.0866               0.9250    0.2340 @   1.3957 f    (918.23,401.65)                       1.05
  khu_sensor_top/sensor_core/n463 (net)         1       0.0029                                   0.9250    0.0000     1.3957 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/D (fd4qd1_hd)   0.0000   0.0866   0.0000   0.9250    0.0000 @   1.3957 f    (916.84,408.73)        d              1.05
  data arrival time                                                                                                   1.3957                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0662     1.0562                                            
  data required time                                                                                                  1.0562                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0562                                            
  data arrival time                                                                                                  -1.3957                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3395                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (964.52,304.85)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/Q (fd4qd1_hd)   0.1152             0.9250    0.3902 @   1.1402 f    (974.56,304.51)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[11] (net)     2   0.0048                   0.9250    0.0000     1.1402 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U101/B (scg5d1_hd)               0.0000    0.1152    0.0000     0.9250    0.0000 @   1.1402 f    (977.68,304.95)                       1.05
  khu_sensor_top/uart_controller/U101/Y (scg5d1_hd)                         0.1565               0.9250    0.2435 @   1.3837 f    (980.79,304.51)                       1.05
  khu_sensor_top/uart_controller/n154 (net)     1       0.0044                                   0.9250    0.0000     1.3837 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/D (fd4qd1_hd)   0.0000   0.1565  -0.0019   0.9250  -0.0021 @   1.3816 f (966.12,304.91)    d              1.05
  data arrival time                                                                                                   1.3816                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0521     1.0421                                            
  data required time                                                                                                  1.0421                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0421                                            
  data arrival time                                                                                                  -1.3816                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3395                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (942.52,394.39)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/Q (fd4qd1_hd)        0.1505               0.9250    0.4150 @   1.1650 f    (952.56,394.73)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[2] (net)     2   0.0085                          0.9250    0.0000     1.1650 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U78/B (scg15d1_hd)                   0.0000    0.1505   -0.0018     0.9250   -0.0019 @   1.1631 f    (946.89,390.92)                       1.05
  khu_sensor_top/sensor_core/U78/Y (scg15d1_hd)                             0.1191               0.9250    0.2262 @   1.3892 f    (945.42,390.73)                       1.05
  khu_sensor_top/sensor_core/n444 (net)         1       0.0022                                   0.9250    0.0000     1.3892 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/D (fd4qd1_hd)   0.0000   0.1191   0.0000   0.9250   0.0000 @   1.3892 f    (944.12,394.33)        d              1.05
  data arrival time                                                                                                   1.3892                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0597     1.0497                                            
  data required time                                                                                                  1.0497                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0497                                            
  data arrival time                                                                                                  -1.3892                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3396                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,384.05)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_6_/Q (fd4qd1_hd)        0.1438               0.9250    0.4103 @   1.1603 f    (997.88,383.70)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[6] (net)     2   0.0078                          0.9250    0.0000     1.1603 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U421/B (scg2d2_hd)                   0.0000    0.1438   -0.0041     0.9250   -0.0044 @   1.1560 f    (993.09,394.51)                       1.05
  khu_sensor_top/sensor_core/U421/Y (scg2d2_hd)                             0.0922               0.9250    0.2389 @   1.3949 f    (995.24,394.45)                       1.05
  khu_sensor_top/sensor_core/n436 (net)         1       0.0039                                   0.9250    0.0000     1.3949 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/D (fd4qd1_hd)   0.0000   0.0922   0.0000    0.9250    0.0000 @   1.3949 f    (1006.32,394.33)       d              1.05
  data arrival time                                                                                                   1.3949                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0651     1.0551                                            
  data required time                                                                                                  1.0551                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0551                                            
  data arrival time                                                                                                  -1.3949                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3398                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (987.40,343.99)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_3_/Q (fd4qd1_hd)      0.1592               0.9250    0.4211 @   1.1711 f    (997.44,344.33)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[3] (net)     2   0.0094                        0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U239/A (scg2d2_hd)                   0.0000    0.1592    0.0000     0.9250    0.0000 @   1.1712 f    (994.79,337.23)                       1.05
  khu_sensor_top/sensor_core/U239/Y (scg2d2_hd)                             0.0910               0.9250    0.2239 @   1.3951 f    (996.12,336.85)                       1.05
  khu_sensor_top/sensor_core/n581 (net)         1       0.0037                                   0.9250    0.0000     1.3951 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/D (fd4qd1_hd)   0.0000   0.0910   0.0000   0.9250   0.0000 @   1.3951 f    (1006.32,333.71)       d              1.05
  data arrival time                                                                                                   1.3951                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3951                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3398                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (819.76,336.80)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_4_/Q (fd4qd1_hd)        0.1620               0.9250    0.4231 @   1.1731 f    (829.80,337.14)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[4] (net)     2   0.0097                          0.9250    0.0000     1.1731 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U313/A (scg2d2_hd)                   0.0000    0.1620    0.0000     0.9250    0.0000 @   1.1732 f    (845.65,333.21)                       1.05
  khu_sensor_top/sensor_core/U313/Y (scg2d2_hd)                             0.0899               0.9250    0.2236 @   1.3968 f    (844.32,333.59)                       1.05
  khu_sensor_top/sensor_core/n515 (net)         1       0.0036                                   0.9250    0.0000     1.3968 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/D (fd4qd1_hd)   0.0000   0.0899  -0.0013     0.9250   -0.0014 @   1.3954 f    (848.20,336.73)        d              1.05
  data arrival time                                                                                                   1.3954                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.3954                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3398                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r   (987.84,355.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_/Q (fd4qd1_hd)      0.1603               0.9250    0.4219 @   1.1719 f    (997.88,354.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[5] (net)     2   0.0096                        0.9250    0.0000     1.1719 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U241/A (scg2d2_hd)                   0.0000    0.1603    0.0000     0.9250    0.0000 @   1.1719 f    (995.67,347.61)                       1.05
  khu_sensor_top/sensor_core/U241/Y (scg2d2_hd)                             0.0913               0.9250    0.2245 @   1.3965 f    (997.01,347.99)                       1.05
  khu_sensor_top/sensor_core/n579 (net)         1       0.0038                                   0.9250    0.0000     1.3965 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_/D (fd4qd1_hd)   0.0000   0.0913  -0.0009   0.9250  -0.0010 @   1.3955 f    (1006.32,343.93)       d              1.05
  data arrival time                                                                                                   1.3955                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0653     1.0553                                            
  data required time                                                                                                  1.0553                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0553                                            
  data arrival time                                                                                                  -1.3955                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3402                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (942.52,394.39)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/Q (fd4qd1_hd)        0.1505               0.9250    0.4150 @   1.1650 f    (952.56,394.73)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[2] (net)     2   0.0085                          0.9250    0.0000     1.1650 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U412/B (scg2d2_hd)                   0.0000    0.1505   -0.0018     0.9250   -0.0019 @   1.1631 f    (963.95,394.51)                       1.05
  khu_sensor_top/sensor_core/U412/Y (scg2d2_hd)                             0.0857               0.9250    0.2338 @   1.3969 f    (961.79,394.45)                       1.05
  khu_sensor_top/sensor_core/n443 (net)         1       0.0027                                   0.9250    0.0000     1.3969 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/D (fd4qd1_hd)   0.0000   0.0857   0.0000    0.9250    0.0000 @   1.3969 f    (961.28,401.53)        d              1.05
  data arrival time                                                                                                   1.3969                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0664     1.0564                                            
  data required time                                                                                                  1.0564                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0564                                            
  data arrival time                                                                                                  -1.3969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3405                                            


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (838.96,329.60)      d i            1.05
  khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg/Q (fd4qd1_hd)   0.1308              0.9250    0.4013 @   1.1513 f    (828.92,329.93)        d              1.05
  khu_sensor_top/sensor_core/n768 (net)         2       0.0064                                   0.9250    0.0000     1.1513 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U42/D (oa22ad1_hd)                   0.0000    0.1308    0.0000     0.9250    0.0000 @   1.1513 f    (836.31,326.48)                       1.05
  khu_sensor_top/sensor_core/U42/Y (oa22ad1_hd)                             0.1255               0.9250    0.2375 @   1.3889 f    (837.20,326.34)                       1.05
  khu_sensor_top/sensor_core/n414 (net)         1       0.0026                                   0.9250    0.0000     1.3889 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg/D (fd4qd1_hd)   0.0000   0.1255   0.0000   0.9250   0.0000 @   1.3889 f (837.36,329.53)     d              1.05
  data arrival time                                                                                                   1.3889                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0584     1.0484                                            
  data required time                                                                                                  1.0484                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0484                                            
  data arrival time                                                                                                  -1.3889                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3405                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (815.80,340.85)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/Q (fd4qd1_hd)        0.1737               0.9250    0.4306 @   1.1806 f    (825.84,340.51)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[3] (net)     2   0.0110                          0.9250    0.0000     1.1806 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U298/A (scg2d2_hd)                   0.0000    0.1737   -0.0035     0.9250   -0.0037 @   1.1769 f    (853.13,340.41)                       1.05
  khu_sensor_top/sensor_core/U298/Y (scg2d2_hd)                             0.0855               0.9250    0.2218 @   1.3987 f    (851.79,340.79)                       1.05
  khu_sensor_top/sensor_core/n516 (net)         1       0.0028                                   0.9250    0.0000     1.3987 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/D (fd4qd1_hd)   0.0000   0.0855  -0.0013     0.9250   -0.0013 @   1.3973 f    (849.96,343.93)        d              1.05
  data arrival time                                                                                                   1.3973                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0665     1.0565                                            
  data required time                                                                                                  1.0565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0565                                            
  data arrival time                                                                                                  -1.3973                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3409                                            


  Startpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/CK (fd4qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000    0.7500 r    (952.20,264.80)        d i            1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/Q (fd4qd1_hd)        0.1665               0.9250    0.4261 @   1.1761 f    (962.24,265.14)        d              1.05
  khu_sensor_top/uart_controller/o_UART_DATA_RX[6] (net)     2   0.0102                          0.9250    0.0000     1.1761 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U142/B (scg2d2_hd)               0.0000    0.1665   -0.0158     0.9250   -0.0169 @   1.1592 f    (955.15,257.71)                       1.05
  khu_sensor_top/uart_controller/U142/Y (scg2d2_hd)                         0.0864               0.9250    0.2388 @   1.3979 f    (952.99,257.65)                       1.05
  khu_sensor_top/uart_controller/n103 (net)     1       0.0029                                   0.9250    0.0000     1.3979 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/D (fd4qd1_hd)   0.0000   0.0864  -0.0007   0.9250  -0.0007 @   1.3972 f    (953.80,264.73)        d              1.05
  data arrival time                                                                                                   1.3972                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/o_UART_DATA_RX_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0663     1.0563                                            
  data required time                                                                                                  1.0563                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0563                                            
  data arrival time                                                                                                  -1.3972                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3410                                            


1
