
L4_IOT_SENSORS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000740  08008c10  08008c10  00018c10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009350  08009350  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009350  08009350  00019350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009358  08009358  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009358  08009358  00019358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800935c  0800935c  0001935c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009360  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ef8  200001e8  08009548  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010e0  08009548  000210e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c8d9  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b04  00000000  00000000  0003caf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c0  00000000  00000000  000405f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001710  00000000  00000000  00041eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029bc3  00000000  00000000  000435c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd41  00000000  00000000  0006d18b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7e91  00000000  00000000  00089ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00181d5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070d0  00000000  00000000  00181db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008bf4 	.word	0x08008bf4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08008bf4 	.word	0x08008bf4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	468e      	mov	lr, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14d      	bne.n	8000c72 <__udivmoddi4+0xaa>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4694      	mov	ip, r2
 8000bda:	d969      	bls.n	8000cb0 <__udivmoddi4+0xe8>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b152      	cbz	r2, 8000bf8 <__udivmoddi4+0x30>
 8000be2:	fa01 f302 	lsl.w	r3, r1, r2
 8000be6:	f1c2 0120 	rsb	r1, r2, #32
 8000bea:	fa20 f101 	lsr.w	r1, r0, r1
 8000bee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bf6:	4094      	lsls	r4, r2
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	0c21      	lsrs	r1, r4, #16
 8000bfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000c02:	fa1f f78c 	uxth.w	r7, ip
 8000c06:	fb08 e316 	mls	r3, r8, r6, lr
 8000c0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c0e:	fb06 f107 	mul.w	r1, r6, r7
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x64>
 8000c16:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c1e:	f080 811f 	bcs.w	8000e60 <__udivmoddi4+0x298>
 8000c22:	4299      	cmp	r1, r3
 8000c24:	f240 811c 	bls.w	8000e60 <__udivmoddi4+0x298>
 8000c28:	3e02      	subs	r6, #2
 8000c2a:	4463      	add	r3, ip
 8000c2c:	1a5b      	subs	r3, r3, r1
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3310 	mls	r3, r8, r0, r3
 8000c38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3c:	fb00 f707 	mul.w	r7, r0, r7
 8000c40:	42a7      	cmp	r7, r4
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x92>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4c:	f080 810a 	bcs.w	8000e64 <__udivmoddi4+0x29c>
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	f240 8107 	bls.w	8000e64 <__udivmoddi4+0x29c>
 8000c56:	4464      	add	r4, ip
 8000c58:	3802      	subs	r0, #2
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	1be4      	subs	r4, r4, r7
 8000c60:	2600      	movs	r6, #0
 8000c62:	b11d      	cbz	r5, 8000c6c <__udivmoddi4+0xa4>
 8000c64:	40d4      	lsrs	r4, r2
 8000c66:	2300      	movs	r3, #0
 8000c68:	e9c5 4300 	strd	r4, r3, [r5]
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0xc2>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	f000 80ef 	beq.w	8000e5a <__udivmoddi4+0x292>
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c82:	4630      	mov	r0, r6
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	fab3 f683 	clz	r6, r3
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d14a      	bne.n	8000d28 <__udivmoddi4+0x160>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0xd4>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80f9 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	469e      	mov	lr, r3
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d0e0      	beq.n	8000c6c <__udivmoddi4+0xa4>
 8000caa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cae:	e7dd      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000cb0:	b902      	cbnz	r2, 8000cb4 <__udivmoddi4+0xec>
 8000cb2:	deff      	udf	#255	; 0xff
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	f040 8092 	bne.w	8000de2 <__udivmoddi4+0x21a>
 8000cbe:	eba1 010c 	sub.w	r1, r1, ip
 8000cc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cc6:	fa1f fe8c 	uxth.w	lr, ip
 8000cca:	2601      	movs	r6, #1
 8000ccc:	0c20      	lsrs	r0, r4, #16
 8000cce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cda:	fb0e f003 	mul.w	r0, lr, r3
 8000cde:	4288      	cmp	r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x12c>
 8000ce2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x12a>
 8000cec:	4288      	cmp	r0, r1
 8000cee:	f200 80cb 	bhi.w	8000e88 <__udivmoddi4+0x2c0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	1a09      	subs	r1, r1, r0
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000d00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d04:	fb0e fe00 	mul.w	lr, lr, r0
 8000d08:	45a6      	cmp	lr, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x156>
 8000d0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x154>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f200 80bb 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	eba4 040e 	sub.w	r4, r4, lr
 8000d22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d26:	e79c      	b.n	8000c62 <__udivmoddi4+0x9a>
 8000d28:	f1c6 0720 	rsb	r7, r6, #32
 8000d2c:	40b3      	lsls	r3, r6
 8000d2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d36:	fa20 f407 	lsr.w	r4, r0, r7
 8000d3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d3e:	431c      	orrs	r4, r3
 8000d40:	40f9      	lsrs	r1, r7
 8000d42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d46:	fa00 f306 	lsl.w	r3, r0, r6
 8000d4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d4e:	0c20      	lsrs	r0, r4, #16
 8000d50:	fa1f fe8c 	uxth.w	lr, ip
 8000d54:	fb09 1118 	mls	r1, r9, r8, r1
 8000d58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d60:	4288      	cmp	r0, r1
 8000d62:	fa02 f206 	lsl.w	r2, r2, r6
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b8>
 8000d68:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d70:	f080 8088 	bcs.w	8000e84 <__udivmoddi4+0x2bc>
 8000d74:	4288      	cmp	r0, r1
 8000d76:	f240 8085 	bls.w	8000e84 <__udivmoddi4+0x2bc>
 8000d7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7e:	4461      	add	r1, ip
 8000d80:	1a09      	subs	r1, r1, r0
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d88:	fb09 1110 	mls	r1, r9, r0, r1
 8000d8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d94:	458e      	cmp	lr, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1e2>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da0:	d26c      	bcs.n	8000e7c <__udivmoddi4+0x2b4>
 8000da2:	458e      	cmp	lr, r1
 8000da4:	d96a      	bls.n	8000e7c <__udivmoddi4+0x2b4>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4461      	add	r1, ip
 8000daa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dae:	fba0 9402 	umull	r9, r4, r0, r2
 8000db2:	eba1 010e 	sub.w	r1, r1, lr
 8000db6:	42a1      	cmp	r1, r4
 8000db8:	46c8      	mov	r8, r9
 8000dba:	46a6      	mov	lr, r4
 8000dbc:	d356      	bcc.n	8000e6c <__udivmoddi4+0x2a4>
 8000dbe:	d053      	beq.n	8000e68 <__udivmoddi4+0x2a0>
 8000dc0:	b15d      	cbz	r5, 8000dda <__udivmoddi4+0x212>
 8000dc2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dc6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dca:	fa01 f707 	lsl.w	r7, r1, r7
 8000dce:	fa22 f306 	lsr.w	r3, r2, r6
 8000dd2:	40f1      	lsrs	r1, r6
 8000dd4:	431f      	orrs	r7, r3
 8000dd6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dda:	2600      	movs	r6, #0
 8000ddc:	4631      	mov	r1, r6
 8000dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de2:	f1c2 0320 	rsb	r3, r2, #32
 8000de6:	40d8      	lsrs	r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa21 f303 	lsr.w	r3, r1, r3
 8000df0:	4091      	lsls	r1, r2
 8000df2:	4301      	orrs	r1, r0
 8000df4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df8:	fa1f fe8c 	uxth.w	lr, ip
 8000dfc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e00:	fb07 3610 	mls	r6, r7, r0, r3
 8000e04:	0c0b      	lsrs	r3, r1, #16
 8000e06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x260>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1e:	d22f      	bcs.n	8000e80 <__udivmoddi4+0x2b8>
 8000e20:	429e      	cmp	r6, r3
 8000e22:	d92d      	bls.n	8000e80 <__udivmoddi4+0x2b8>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	b289      	uxth	r1, r1
 8000e2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e30:	fb07 3316 	mls	r3, r7, r6, r3
 8000e34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e38:	fb06 f30e 	mul.w	r3, r6, lr
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x28a>
 8000e40:	eb1c 0101 	adds.w	r1, ip, r1
 8000e44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e48:	d216      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d914      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4e:	3e02      	subs	r6, #2
 8000e50:	4461      	add	r1, ip
 8000e52:	1ac9      	subs	r1, r1, r3
 8000e54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e58:	e738      	b.n	8000ccc <__udivmoddi4+0x104>
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e705      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e3      	b.n	8000c2c <__udivmoddi4+0x64>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6f8      	b.n	8000c5a <__udivmoddi4+0x92>
 8000e68:	454b      	cmp	r3, r9
 8000e6a:	d2a9      	bcs.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7a3      	b.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e78:	4646      	mov	r6, r8
 8000e7a:	e7ea      	b.n	8000e52 <__udivmoddi4+0x28a>
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	e794      	b.n	8000daa <__udivmoddi4+0x1e2>
 8000e80:	4640      	mov	r0, r8
 8000e82:	e7d1      	b.n	8000e28 <__udivmoddi4+0x260>
 8000e84:	46d0      	mov	r8, sl
 8000e86:	e77b      	b.n	8000d80 <__udivmoddi4+0x1b8>
 8000e88:	3b02      	subs	r3, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	e732      	b.n	8000cf4 <__udivmoddi4+0x12c>
 8000e8e:	4630      	mov	r0, r6
 8000e90:	e709      	b.n	8000ca6 <__udivmoddi4+0xde>
 8000e92:	4464      	add	r4, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e742      	b.n	8000d1e <__udivmoddi4+0x156>

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0a4      	sub	sp, #144	; 0x90
 8000ea0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea2:	f002 f8cb 	bl	800303c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea6:	f000 fa6f 	bl	8001388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eaa:	f000 fca9 	bl	8001800 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000eae:	f000 facd 	bl	800144c <MX_DFSDM1_Init>
  MX_QUADSPI_Init();
 8000eb2:	f000 fb83 	bl	80015bc <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000eb6:	f000 fba7 	bl	8001608 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8000eba:	f000 fc43 	bl	8001744 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ebe:	f000 fc71 	bl	80017a4 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000ec2:	f000 fafb 	bl	80014bc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000ec6:	f000 fbdd 	bl	8001684 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8000eca:	f000 fb37 	bl	800153c <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8000ece:	f000 fc09 	bl	80016e4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	//Temperature Sensor
	HAL_UART_Transmit(&huart1, msg1, sizeof(msg1), 1000);
 8000ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed6:	2230      	movs	r2, #48	; 0x30
 8000ed8:	494d      	ldr	r1, [pc, #308]	; (8001010 <main+0x174>)
 8000eda:	484e      	ldr	r0, [pc, #312]	; (8001014 <main+0x178>)
 8000edc:	f005 faad 	bl	800643a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, msg2, sizeof(msg2), 1000);
 8000ee0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee4:	222f      	movs	r2, #47	; 0x2f
 8000ee6:	494c      	ldr	r1, [pc, #304]	; (8001018 <main+0x17c>)
 8000ee8:	484a      	ldr	r0, [pc, #296]	; (8001014 <main+0x178>)
 8000eea:	f005 faa6 	bl	800643a <HAL_UART_Transmit>
	BSP_TSENSOR_Init();
 8000eee:	f001 feaf 	bl	8002c50 <BSP_TSENSOR_Init>
	HAL_UART_Transmit(&huart1, msg3, sizeof(msg3), 1000);
 8000ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ef6:	2231      	movs	r2, #49	; 0x31
 8000ef8:	4948      	ldr	r1, [pc, #288]	; (800101c <main+0x180>)
 8000efa:	4846      	ldr	r0, [pc, #280]	; (8001014 <main+0x178>)
 8000efc:	f005 fa9d 	bl	800643a <HAL_UART_Transmit>

	//Accelerometer Sensor
	HAL_UART_Transmit(&huart1, msg7, sizeof(msg7), 1000);
 8000f00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f04:	2231      	movs	r2, #49	; 0x31
 8000f06:	4946      	ldr	r1, [pc, #280]	; (8001020 <main+0x184>)
 8000f08:	4842      	ldr	r0, [pc, #264]	; (8001014 <main+0x178>)
 8000f0a:	f005 fa96 	bl	800643a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, msg8, sizeof(msg8), 1000);
 8000f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f12:	2230      	movs	r2, #48	; 0x30
 8000f14:	4943      	ldr	r1, [pc, #268]	; (8001024 <main+0x188>)
 8000f16:	483f      	ldr	r0, [pc, #252]	; (8001014 <main+0x178>)
 8000f18:	f005 fa8f 	bl	800643a <HAL_UART_Transmit>
	BSP_ACCELERO_Init();
 8000f1c:	f001 fe42 	bl	8002ba4 <BSP_ACCELERO_Init>
	HAL_UART_Transmit(&huart1, msg9, sizeof(msg9), 1000);
 8000f20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f24:	2233      	movs	r2, #51	; 0x33
 8000f26:	4940      	ldr	r1, [pc, #256]	; (8001028 <main+0x18c>)
 8000f28:	483a      	ldr	r0, [pc, #232]	; (8001014 <main+0x178>)
 8000f2a:	f005 fa86 	bl	800643a <HAL_UART_Transmit>

	//Display oled i2c
	ssd1306_Init();
 8000f2e:	f000 fe39 	bl	8001ba4 <ssd1306_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	float buf_temp[10] = {};
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	2228      	movs	r2, #40	; 0x28
 8000f36:	2100      	movs	r1, #0
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f006 fa81 	bl	8007440 <memset>
	int i = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	bool fullArray1 = false;
 8000f44:	2300      	movs	r3, #0
 8000f46:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	float new_temp = 0;
 8000f4a:	f04f 0300 	mov.w	r3, #0
 8000f4e:	677b      	str	r3, [r7, #116]	; 0x74
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		//Temperature Sensor
		temp_value = BSP_TSENSOR_ReadTemp();
 8000f50:	f001 fe9a 	bl	8002c88 <BSP_TSENSOR_ReadTemp>
 8000f54:	eef0 7a40 	vmov.f32	s15, s0
 8000f58:	4b34      	ldr	r3, [pc, #208]	; (800102c <main+0x190>)
 8000f5a:	edc3 7a00 	vstr	s15, [r3]
		int tmpInt1 = temp_value;
 8000f5e:	4b33      	ldr	r3, [pc, #204]	; (800102c <main+0x190>)
 8000f60:	edd3 7a00 	vldr	s15, [r3]
 8000f64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f68:	ee17 3a90 	vmov	r3, s15
 8000f6c:	673b      	str	r3, [r7, #112]	; 0x70
		float tmpFrac = temp_value - tmpInt1;
 8000f6e:	4b2f      	ldr	r3, [pc, #188]	; (800102c <main+0x190>)
 8000f70:	ed93 7a00 	vldr	s14, [r3]
 8000f74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f82:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		int tmpInt2 = trunc(tmpFrac * 100);
 8000f86:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000f8a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001038 <main+0x19c>
 8000f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f92:	ee17 0a90 	vmov	r0, s15
 8000f96:	f7ff facf 	bl	8000538 <__aeabi_f2d>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	ec43 2b10 	vmov	d0, r2, r3
 8000fa2:	f006 feaf 	bl	8007d04 <trunc>
 8000fa6:	ec53 2b10 	vmov	r2, r3, d0
 8000faa:	4610      	mov	r0, r2
 8000fac:	4619      	mov	r1, r3
 8000fae:	f7ff fdcb 	bl	8000b48 <__aeabi_d2iz>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	66bb      	str	r3, [r7, #104]	; 0x68
		snprintf(str_tmp, 100, " TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8000fb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000fbc:	4a1c      	ldr	r2, [pc, #112]	; (8001030 <main+0x194>)
 8000fbe:	2164      	movs	r1, #100	; 0x64
 8000fc0:	481c      	ldr	r0, [pc, #112]	; (8001034 <main+0x198>)
 8000fc2:	f006 fa45 	bl	8007450 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) str_tmp, sizeof(str_tmp), 1000);
 8000fc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fca:	2264      	movs	r2, #100	; 0x64
 8000fcc:	4919      	ldr	r1, [pc, #100]	; (8001034 <main+0x198>)
 8000fce:	4811      	ldr	r0, [pc, #68]	; (8001014 <main+0x178>)
 8000fd0:	f005 fa33 	bl	800643a <HAL_UART_Transmit>

		//Valores em RMS
		// Criao do buffer de temperatura

			buf_temp[i] = temp_value;
 8000fd4:	4b15      	ldr	r3, [pc, #84]	; (800102c <main+0x190>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	3388      	adds	r3, #136	; 0x88
 8000fe0:	443b      	add	r3, r7
 8000fe2:	3b84      	subs	r3, #132	; 0x84
 8000fe4:	601a      	str	r2, [r3, #0]
			float min =buf_temp[0],max =buf_temp[0];
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	67bb      	str	r3, [r7, #120]	; 0x78
			i++;
 8000fee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

			if(fullArray1){
 8000ff8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d01d      	beq.n	800103c <main+0x1a0>
				new_temp = valorRMS(buf_temp, 10);
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	210a      	movs	r1, #10
 8001004:	4618      	mov	r0, r3
 8001006:	f001 fbe3 	bl	80027d0 <valorRMS>
 800100a:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
 800100e:	e01d      	b.n	800104c <main+0x1b0>
 8001010:	20000000 	.word	0x20000000
 8001014:	2000038c 	.word	0x2000038c
 8001018:	20000030 	.word	0x20000030
 800101c:	20000060 	.word	0x20000060
 8001020:	20000094 	.word	0x20000094
 8001024:	200000c8 	.word	0x200000c8
 8001028:	200000f8 	.word	0x200000f8
 800102c:	20000a24 	.word	0x20000a24
 8001030:	08008c10 	.word	0x08008c10
 8001034:	20000a28 	.word	0x20000a28
 8001038:	42c80000 	.word	0x42c80000
			}
			else{
				new_temp = valorRMS(buf_temp,i);
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8001042:	4618      	mov	r0, r3
 8001044:	f001 fbc4 	bl	80027d0 <valorRMS>
 8001048:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
		 }

			if(i == 10){
 800104c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001050:	2b0a      	cmp	r3, #10
 8001052:	d105      	bne.n	8001060 <main+0x1c4>
				i = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				fullArray1 = true;
 800105a:	2301      	movs	r3, #1
 800105c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
			if(buf_temp[i] > max ){
 8001060:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	3388      	adds	r3, #136	; 0x88
 8001068:	443b      	add	r3, r7
 800106a:	3b84      	subs	r3, #132	; 0x84
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	d507      	bpl.n	800108e <main+0x1f2>
				//min = buf_temp[i-1];
				max = buf_temp[i];
 800107e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	3388      	adds	r3, #136	; 0x88
 8001086:	443b      	add	r3, r7
 8001088:	3b84      	subs	r3, #132	; 0x84
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	67bb      	str	r3, [r7, #120]	; 0x78
			}
			if( buf_temp[i]< min ){
 800108e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	3388      	adds	r3, #136	; 0x88
 8001096:	443b      	add	r3, r7
 8001098:	3b84      	subs	r3, #132	; 0x84
 800109a:	edd3 7a00 	vldr	s15, [r3]
 800109e:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80010a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	dd07      	ble.n	80010bc <main+0x220>
				min = buf_temp[i];
 80010ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	3388      	adds	r3, #136	; 0x88
 80010b4:	443b      	add	r3, r7
 80010b6:	3b84      	subs	r3, #132	; 0x84
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	67fb      	str	r3, [r7, #124]	; 0x7c
				//max =  buf_temp[i-1];
			}

		int min1 = min;
 80010bc:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80010c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010c4:	ee17 3a90 	vmov	r3, s15
 80010c8:	667b      	str	r3, [r7, #100]	; 0x64
		float minFrac = min - min1;
 80010ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010cc:	ee07 3a90 	vmov	s15, r3
 80010d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010d4:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80010d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010dc:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		int min2 = trunc(minFrac * 100);
 80010e0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80010e4:	ed1f 7a2c 	vldr	s14, [pc, #-176]	; 8001038 <main+0x19c>
 80010e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ec:	ee17 0a90 	vmov	r0, s15
 80010f0:	f7ff fa22 	bl	8000538 <__aeabi_f2d>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	ec43 2b10 	vmov	d0, r2, r3
 80010fc:	f006 fe02 	bl	8007d04 <trunc>
 8001100:	ec53 2b10 	vmov	r2, r3, d0
 8001104:	4610      	mov	r0, r2
 8001106:	4619      	mov	r1, r3
 8001108:	f7ff fd1e 	bl	8000b48 <__aeabi_d2iz>
 800110c:	4603      	mov	r3, r0
 800110e:	65fb      	str	r3, [r7, #92]	; 0x5c

		int max1 = min;
 8001110:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001118:	ee17 3a90 	vmov	r3, s15
 800111c:	65bb      	str	r3, [r7, #88]	; 0x58
		float maxFrac = max - max1;
 800111e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001128:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800112c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001130:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		int max2 = trunc(maxFrac * 100);
 8001134:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001138:	ed1f 7a41 	vldr	s14, [pc, #-260]	; 8001038 <main+0x19c>
 800113c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001140:	ee17 0a90 	vmov	r0, s15
 8001144:	f7ff f9f8 	bl	8000538 <__aeabi_f2d>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	ec43 2b10 	vmov	d0, r2, r3
 8001150:	f006 fdd8 	bl	8007d04 <trunc>
 8001154:	ec53 2b10 	vmov	r2, r3, d0
 8001158:	4610      	mov	r0, r2
 800115a:	4619      	mov	r1, r3
 800115c:	f7ff fcf4 	bl	8000b48 <__aeabi_d2iz>
 8001160:	4603      	mov	r3, r0
 8001162:	653b      	str	r3, [r7, #80]	; 0x50


		snprintf(str_tmp2, 100, "TEMPERATURE = %d.%02d\n\r", tmpInt1, tmpInt2);
 8001164:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800116a:	4a76      	ldr	r2, [pc, #472]	; (8001344 <main+0x4a8>)
 800116c:	2164      	movs	r1, #100	; 0x64
 800116e:	4876      	ldr	r0, [pc, #472]	; (8001348 <main+0x4ac>)
 8001170:	f006 f96e 	bl	8007450 <sniprintf>
		snprintf(min_temp, 100, "MIN = %d.%02d\n\r", min1, min2);
 8001174:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800117a:	4a74      	ldr	r2, [pc, #464]	; (800134c <main+0x4b0>)
 800117c:	2164      	movs	r1, #100	; 0x64
 800117e:	4874      	ldr	r0, [pc, #464]	; (8001350 <main+0x4b4>)
 8001180:	f006 f966 	bl	8007450 <sniprintf>
		snprintf(max_temp, 100, "MAX = %d.%02d\n\r", max1, max2);
 8001184:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800118a:	4a72      	ldr	r2, [pc, #456]	; (8001354 <main+0x4b8>)
 800118c:	2164      	movs	r1, #100	; 0x64
 800118e:	4872      	ldr	r0, [pc, #456]	; (8001358 <main+0x4bc>)
 8001190:	f006 f95e 	bl	8007450 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) str_tmp2, sizeof(str_tmp2), 1000);
 8001194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001198:	2264      	movs	r2, #100	; 0x64
 800119a:	496b      	ldr	r1, [pc, #428]	; (8001348 <main+0x4ac>)
 800119c:	486f      	ldr	r0, [pc, #444]	; (800135c <main+0x4c0>)
 800119e:	f005 f94c 	bl	800643a <HAL_UART_Transmit>



		//Accelerometer Sensor
		BSP_ACCELERO_AccGetXYZ(acelerometer_value);
 80011a2:	486f      	ldr	r0, [pc, #444]	; (8001360 <main+0x4c4>)
 80011a4:	f001 fd3c 	bl	8002c20 <BSP_ACCELERO_AccGetXYZ>
		int acelXInt1 = acelerometer_value[0];
 80011a8:	4b6d      	ldr	r3, [pc, #436]	; (8001360 <main+0x4c4>)
 80011aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ae:	64fb      	str	r3, [r7, #76]	; 0x4c
		float acelXFrac = acelerometer_value[0] - acelXInt1;
 80011b0:	4b6b      	ldr	r3, [pc, #428]	; (8001360 <main+0x4c4>)
 80011b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b6:	461a      	mov	r2, r3
 80011b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	ee07 3a90 	vmov	s15, r3
 80011c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c4:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		int acelXInt2 = trunc(acelXFrac * 100);
 80011c8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80011cc:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8001364 <main+0x4c8>
 80011d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d4:	ee17 0a90 	vmov	r0, s15
 80011d8:	f7ff f9ae 	bl	8000538 <__aeabi_f2d>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	ec43 2b10 	vmov	d0, r2, r3
 80011e4:	f006 fd8e 	bl	8007d04 <trunc>
 80011e8:	ec53 2b10 	vmov	r2, r3, d0
 80011ec:	4610      	mov	r0, r2
 80011ee:	4619      	mov	r1, r3
 80011f0:	f7ff fcaa 	bl	8000b48 <__aeabi_d2iz>
 80011f4:	4603      	mov	r3, r0
 80011f6:	647b      	str	r3, [r7, #68]	; 0x44

		int acelYInt1 = acelerometer_value[1];
 80011f8:	4b59      	ldr	r3, [pc, #356]	; (8001360 <main+0x4c4>)
 80011fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011fe:	643b      	str	r3, [r7, #64]	; 0x40
		float acelYFrac = acelerometer_value[1] - acelYInt1;
 8001200:	4b57      	ldr	r3, [pc, #348]	; (8001360 <main+0x4c4>)
 8001202:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001206:	461a      	mov	r2, r3
 8001208:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001214:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		int acelYInt2 = trunc(acelYFrac * 100);
 8001218:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800121c:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8001364 <main+0x4c8>
 8001220:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001224:	ee17 0a90 	vmov	r0, s15
 8001228:	f7ff f986 	bl	8000538 <__aeabi_f2d>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	ec43 2b10 	vmov	d0, r2, r3
 8001234:	f006 fd66 	bl	8007d04 <trunc>
 8001238:	ec53 2b10 	vmov	r2, r3, d0
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f7ff fc82 	bl	8000b48 <__aeabi_d2iz>
 8001244:	4603      	mov	r3, r0
 8001246:	63bb      	str	r3, [r7, #56]	; 0x38

		int acelZInt1 = acelerometer_value[2];
 8001248:	4b45      	ldr	r3, [pc, #276]	; (8001360 <main+0x4c4>)
 800124a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800124e:	637b      	str	r3, [r7, #52]	; 0x34
		float acelZFrac = acelerometer_value[2] - acelZInt1;
 8001250:	4b43      	ldr	r3, [pc, #268]	; (8001360 <main+0x4c4>)
 8001252:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001256:	461a      	mov	r2, r3
 8001258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	ee07 3a90 	vmov	s15, r3
 8001260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001264:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		int acelZInt2 = trunc(acelZFrac * 100);
 8001268:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800126c:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001364 <main+0x4c8>
 8001270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001274:	ee17 0a90 	vmov	r0, s15
 8001278:	f7ff f95e 	bl	8000538 <__aeabi_f2d>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	ec43 2b10 	vmov	d0, r2, r3
 8001284:	f006 fd3e 	bl	8007d04 <trunc>
 8001288:	ec53 2b10 	vmov	r2, r3, d0
 800128c:	4610      	mov	r0, r2
 800128e:	4619      	mov	r1, r3
 8001290:	f7ff fc5a 	bl	8000b48 <__aeabi_d2iz>
 8001294:	4603      	mov	r3, r0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c

		snprintf(str_acel1, 100, " ACEL_X = %d.%02d\n\r", acelXInt1, acelXInt2);
 8001298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800129a:	9300      	str	r3, [sp, #0]
 800129c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800129e:	4a32      	ldr	r2, [pc, #200]	; (8001368 <main+0x4cc>)
 80012a0:	2164      	movs	r1, #100	; 0x64
 80012a2:	4832      	ldr	r0, [pc, #200]	; (800136c <main+0x4d0>)
 80012a4:	f006 f8d4 	bl	8007450 <sniprintf>
		snprintf(str_acel2, 100, " ACEL_Y = %d.%02d\n\r", acelYInt1, acelYInt2);
 80012a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012ae:	4a30      	ldr	r2, [pc, #192]	; (8001370 <main+0x4d4>)
 80012b0:	2164      	movs	r1, #100	; 0x64
 80012b2:	4830      	ldr	r0, [pc, #192]	; (8001374 <main+0x4d8>)
 80012b4:	f006 f8cc 	bl	8007450 <sniprintf>
		snprintf(str_acel3, 100, " ACEL_Z = %d.%02d\n\n\r", acelZInt1, acelZInt2);
 80012b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012be:	4a2e      	ldr	r2, [pc, #184]	; (8001378 <main+0x4dc>)
 80012c0:	2164      	movs	r1, #100	; 0x64
 80012c2:	482e      	ldr	r0, [pc, #184]	; (800137c <main+0x4e0>)
 80012c4:	f006 f8c4 	bl	8007450 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) str_acel1, sizeof(str_acel1),1000);
 80012c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012cc:	2264      	movs	r2, #100	; 0x64
 80012ce:	4927      	ldr	r1, [pc, #156]	; (800136c <main+0x4d0>)
 80012d0:	4822      	ldr	r0, [pc, #136]	; (800135c <main+0x4c0>)
 80012d2:	f005 f8b2 	bl	800643a <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*) str_acel2, sizeof(str_acel2),1000);
 80012d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012da:	2264      	movs	r2, #100	; 0x64
 80012dc:	4925      	ldr	r1, [pc, #148]	; (8001374 <main+0x4d8>)
 80012de:	481f      	ldr	r0, [pc, #124]	; (800135c <main+0x4c0>)
 80012e0:	f005 f8ab 	bl	800643a <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*) str_acel3, sizeof(str_acel3),1000);
 80012e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e8:	2264      	movs	r2, #100	; 0x64
 80012ea:	4924      	ldr	r1, [pc, #144]	; (800137c <main+0x4e0>)
 80012ec:	481b      	ldr	r0, [pc, #108]	; (800135c <main+0x4c0>)
 80012ee:	f005 f8a4 	bl	800643a <HAL_UART_Transmit>
		}

	*/
		//Display oled i2c

		ssd1306_Fill(White);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f000 fcc0 	bl	8001c78 <ssd1306_Fill>
	    ssd1306_SetCursor(0, 10);
 80012f8:	210a      	movs	r1, #10
 80012fa:	2000      	movs	r0, #0
 80012fc:	f000 fe0a 	bl	8001f14 <ssd1306_SetCursor>
		ssd1306_WriteString("TEMPERATURA", Font_6x8, Black);
 8001300:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <main+0x4e4>)
 8001302:	2300      	movs	r3, #0
 8001304:	ca06      	ldmia	r2, {r1, r2}
 8001306:	481f      	ldr	r0, [pc, #124]	; (8001384 <main+0x4e8>)
 8001308:	f000 fdde 	bl	8001ec8 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 20);
 800130c:	2114      	movs	r1, #20
 800130e:	2000      	movs	r0, #0
 8001310:	f000 fe00 	bl	8001f14 <ssd1306_SetCursor>
		ssd1306_WriteString(min_temp, Font_6x8, Black);
 8001314:	4a1a      	ldr	r2, [pc, #104]	; (8001380 <main+0x4e4>)
 8001316:	2300      	movs	r3, #0
 8001318:	ca06      	ldmia	r2, {r1, r2}
 800131a:	480d      	ldr	r0, [pc, #52]	; (8001350 <main+0x4b4>)
 800131c:	f000 fdd4 	bl	8001ec8 <ssd1306_WriteString>
		ssd1306_SetCursor(0, 30);
 8001320:	211e      	movs	r1, #30
 8001322:	2000      	movs	r0, #0
 8001324:	f000 fdf6 	bl	8001f14 <ssd1306_SetCursor>
		ssd1306_WriteString(max_temp, Font_6x8, Black);
 8001328:	4a15      	ldr	r2, [pc, #84]	; (8001380 <main+0x4e4>)
 800132a:	2300      	movs	r3, #0
 800132c:	ca06      	ldmia	r2, {r1, r2}
 800132e:	480a      	ldr	r0, [pc, #40]	; (8001358 <main+0x4bc>)
 8001330:	f000 fdca 	bl	8001ec8 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001334:	f000 fcc4 	bl	8001cc0 <ssd1306_UpdateScreen>
		HAL_Delay(3000);
 8001338:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800133c:	f001 fef2 	bl	8003124 <HAL_Delay>
	while (1) {
 8001340:	e606      	b.n	8000f50 <main+0xb4>
 8001342:	bf00      	nop
 8001344:	08008c2c 	.word	0x08008c2c
 8001348:	20000a8c 	.word	0x20000a8c
 800134c:	08008c44 	.word	0x08008c44
 8001350:	20000af0 	.word	0x20000af0
 8001354:	08008c54 	.word	0x08008c54
 8001358:	20000afc 	.word	0x20000afc
 800135c:	2000038c 	.word	0x2000038c
 8001360:	20000b08 	.word	0x20000b08
 8001364:	42c80000 	.word	0x42c80000
 8001368:	08008c64 	.word	0x08008c64
 800136c:	20000b10 	.word	0x20000b10
 8001370:	08008c78 	.word	0x08008c78
 8001374:	20000b74 	.word	0x20000b74
 8001378:	08008c8c 	.word	0x08008c8c
 800137c:	20000bd8 	.word	0x20000bd8
 8001380:	2000012c 	.word	0x2000012c
 8001384:	08008ca4 	.word	0x08008ca4

08001388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b096      	sub	sp, #88	; 0x58
 800138c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	2244      	movs	r2, #68	; 0x44
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f006 f852 	bl	8007440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800139c:	463b      	mov	r3, r7
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013aa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013ae:	f003 fb65 	bl	8004a7c <HAL_PWREx_ControlVoltageScaling>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013b8:	f000 fbb6 	bl	8001b28 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013bc:	f003 fb40 	bl	8004a40 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013c0:	4b21      	ldr	r3, [pc, #132]	; (8001448 <SystemClock_Config+0xc0>)
 80013c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013c6:	4a20      	ldr	r2, [pc, #128]	; (8001448 <SystemClock_Config+0xc0>)
 80013c8:	f023 0318 	bic.w	r3, r3, #24
 80013cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80013d0:	2314      	movs	r3, #20
 80013d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013d4:	2301      	movs	r3, #1
 80013d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013d8:	2301      	movs	r3, #1
 80013da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013e0:	2360      	movs	r3, #96	; 0x60
 80013e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e4:	2302      	movs	r3, #2
 80013e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013e8:	2301      	movs	r3, #1
 80013ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013ec:	2301      	movs	r3, #1
 80013ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013f0:	2328      	movs	r3, #40	; 0x28
 80013f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013f4:	2307      	movs	r3, #7
 80013f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013fc:	2302      	movs	r3, #2
 80013fe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4618      	mov	r0, r3
 8001406:	f003 fc5b 	bl	8004cc0 <HAL_RCC_OscConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001410:	f000 fb8a 	bl	8001b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001414:	230f      	movs	r3, #15
 8001416:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001418:	2303      	movs	r3, #3
 800141a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001424:	2300      	movs	r3, #0
 8001426:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001428:	463b      	mov	r3, r7
 800142a:	2104      	movs	r1, #4
 800142c:	4618      	mov	r0, r3
 800142e:	f004 f823 	bl	8005478 <HAL_RCC_ClockConfig>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001438:	f000 fb76 	bl	8001b28 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800143c:	f004 fd2a 	bl	8005e94 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001440:	bf00      	nop
 8001442:	3758      	adds	r7, #88	; 0x58
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40021000 	.word	0x40021000

0800144c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001450:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001452:	4a19      	ldr	r2, [pc, #100]	; (80014b8 <MX_DFSDM1_Init+0x6c>)
 8001454:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001458:	2201      	movs	r2, #1
 800145a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001462:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001464:	2202      	movs	r2, #2
 8001466:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001476:	f44f 7280 	mov.w	r2, #256	; 0x100
 800147a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001484:	2204      	movs	r2, #4
 8001486:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001488:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 800148a:	2200      	movs	r2, #0
 800148c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800148e:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001490:	2201      	movs	r2, #1
 8001492:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 8001496:	2200      	movs	r2, #0
 8001498:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 800149c:	2200      	movs	r2, #0
 800149e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80014a0:	4804      	ldr	r0, [pc, #16]	; (80014b4 <MX_DFSDM1_Init+0x68>)
 80014a2:	f001 ff75 	bl	8003390 <HAL_DFSDM_ChannelInit>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80014ac:	f000 fb3c 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000204 	.word	0x20000204
 80014b8:	40016020 	.word	0x40016020

080014bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <MX_I2C1_Init+0x74>)
 80014c2:	4a1c      	ldr	r2, [pc, #112]	; (8001534 <MX_I2C1_Init+0x78>)
 80014c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 80014c6:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <MX_I2C1_Init+0x74>)
 80014c8:	4a1b      	ldr	r2, [pc, #108]	; (8001538 <MX_I2C1_Init+0x7c>)
 80014ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014cc:	4b18      	ldr	r3, [pc, #96]	; (8001530 <MX_I2C1_Init+0x74>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <MX_I2C1_Init+0x74>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d8:	4b15      	ldr	r3, [pc, #84]	; (8001530 <MX_I2C1_Init+0x74>)
 80014da:	2200      	movs	r2, #0
 80014dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <MX_I2C1_Init+0x74>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <MX_I2C1_Init+0x74>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <MX_I2C1_Init+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <MX_I2C1_Init+0x74>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014f6:	480e      	ldr	r0, [pc, #56]	; (8001530 <MX_I2C1_Init+0x74>)
 80014f8:	f002 fb2f 	bl	8003b5a <HAL_I2C_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001502:	f000 fb11 	bl	8001b28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001506:	2100      	movs	r1, #0
 8001508:	4809      	ldr	r0, [pc, #36]	; (8001530 <MX_I2C1_Init+0x74>)
 800150a:	f003 f8b9 	bl	8004680 <HAL_I2CEx_ConfigAnalogFilter>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001514:	f000 fb08 	bl	8001b28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001518:	2100      	movs	r1, #0
 800151a:	4805      	ldr	r0, [pc, #20]	; (8001530 <MX_I2C1_Init+0x74>)
 800151c:	f003 f8fb 	bl	8004716 <HAL_I2CEx_ConfigDigitalFilter>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001526:	f000 faff 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	2000023c 	.word	0x2000023c
 8001534:	40005400 	.word	0x40005400
 8001538:	00702991 	.word	0x00702991

0800153c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <MX_I2C2_Init+0x78>)
 8001544:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00702991;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001548:	4a1b      	ldr	r2, [pc, #108]	; (80015b8 <MX_I2C2_Init+0x7c>)
 800154a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800154c:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <MX_I2C2_Init+0x74>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001552:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001554:	2201      	movs	r2, #1
 8001556:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001558:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <MX_I2C2_Init+0x74>)
 800155a:	2200      	movs	r2, #0
 800155c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800155e:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001560:	2200      	movs	r2, #0
 8001562:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001566:	2200      	movs	r2, #0
 8001568:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_I2C2_Init+0x74>)
 800156c:	2200      	movs	r2, #0
 800156e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001572:	2200      	movs	r2, #0
 8001574:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001576:	480e      	ldr	r0, [pc, #56]	; (80015b0 <MX_I2C2_Init+0x74>)
 8001578:	f002 faef 	bl	8003b5a <HAL_I2C_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001582:	f000 fad1 	bl	8001b28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001586:	2100      	movs	r1, #0
 8001588:	4809      	ldr	r0, [pc, #36]	; (80015b0 <MX_I2C2_Init+0x74>)
 800158a:	f003 f879 	bl	8004680 <HAL_I2CEx_ConfigAnalogFilter>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001594:	f000 fac8 	bl	8001b28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001598:	2100      	movs	r1, #0
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_I2C2_Init+0x74>)
 800159c:	f003 f8bb 	bl	8004716 <HAL_I2CEx_ConfigDigitalFilter>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80015a6:	f000 fabf 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000290 	.word	0x20000290
 80015b4:	40005800 	.word	0x40005800
 80015b8:	00702991 	.word	0x00702991

080015bc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015c2:	4a10      	ldr	r2, [pc, #64]	; (8001604 <MX_QUADSPI_Init+0x48>)
 80015c4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015c8:	2202      	movs	r2, #2
 80015ca:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80015cc:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015ce:	2204      	movs	r2, #4
 80015d0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80015d2:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015d4:	2210      	movs	r2, #16
 80015d6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 80015d8:	4b09      	ldr	r3, [pc, #36]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015da:	2217      	movs	r2, #23
 80015dc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80015de:	4b08      	ldr	r3, [pc, #32]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80015ea:	4805      	ldr	r0, [pc, #20]	; (8001600 <MX_QUADSPI_Init+0x44>)
 80015ec:	f003 faac 	bl	8004b48 <HAL_QSPI_Init>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80015f6:	f000 fa97 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	200002e4 	.word	0x200002e4
 8001604:	a0001000 	.word	0xa0001000

08001608 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800160c:	4b1b      	ldr	r3, [pc, #108]	; (800167c <MX_SPI3_Init+0x74>)
 800160e:	4a1c      	ldr	r2, [pc, #112]	; (8001680 <MX_SPI3_Init+0x78>)
 8001610:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001612:	4b1a      	ldr	r3, [pc, #104]	; (800167c <MX_SPI3_Init+0x74>)
 8001614:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001618:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <MX_SPI3_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001620:	4b16      	ldr	r3, [pc, #88]	; (800167c <MX_SPI3_Init+0x74>)
 8001622:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001626:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001628:	4b14      	ldr	r3, [pc, #80]	; (800167c <MX_SPI3_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800162e:	4b13      	ldr	r3, [pc, #76]	; (800167c <MX_SPI3_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <MX_SPI3_Init+0x74>)
 8001636:	f44f 7200 	mov.w	r2, #512	; 0x200
 800163a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800163c:	4b0f      	ldr	r3, [pc, #60]	; (800167c <MX_SPI3_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001642:	4b0e      	ldr	r3, [pc, #56]	; (800167c <MX_SPI3_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001648:	4b0c      	ldr	r3, [pc, #48]	; (800167c <MX_SPI3_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800164e:	4b0b      	ldr	r3, [pc, #44]	; (800167c <MX_SPI3_Init+0x74>)
 8001650:	2200      	movs	r2, #0
 8001652:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001654:	4b09      	ldr	r3, [pc, #36]	; (800167c <MX_SPI3_Init+0x74>)
 8001656:	2207      	movs	r2, #7
 8001658:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800165a:	4b08      	ldr	r3, [pc, #32]	; (800167c <MX_SPI3_Init+0x74>)
 800165c:	2200      	movs	r2, #0
 800165e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <MX_SPI3_Init+0x74>)
 8001662:	2208      	movs	r2, #8
 8001664:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001666:	4805      	ldr	r0, [pc, #20]	; (800167c <MX_SPI3_Init+0x74>)
 8001668:	f004 fdf6 	bl	8006258 <HAL_SPI_Init>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001672:	f000 fa59 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000328 	.word	0x20000328
 8001680:	40003c00 	.word	0x40003c00

08001684 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001688:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_USART1_UART_Init+0x58>)
 800168a:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <MX_USART1_UART_Init+0x5c>)
 800168c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800168e:	4b13      	ldr	r3, [pc, #76]	; (80016dc <MX_USART1_UART_Init+0x58>)
 8001690:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001694:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_USART1_UART_Init+0x58>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <MX_USART1_UART_Init+0x58>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016aa:	220c      	movs	r2, #12
 80016ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ae:	4b0b      	ldr	r3, [pc, #44]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b4:	4b09      	ldr	r3, [pc, #36]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ba:	4b08      	ldr	r3, [pc, #32]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016bc:	2200      	movs	r2, #0
 80016be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016c0:	4b06      	ldr	r3, [pc, #24]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016c6:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_USART1_UART_Init+0x58>)
 80016c8:	f004 fe69 	bl	800639e <HAL_UART_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016d2:	f000 fa29 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	2000038c 	.word	0x2000038c
 80016e0:	40013800 	.word	0x40013800

080016e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016e8:	4b14      	ldr	r3, [pc, #80]	; (800173c <MX_USART2_UART_Init+0x58>)
 80016ea:	4a15      	ldr	r2, [pc, #84]	; (8001740 <MX_USART2_UART_Init+0x5c>)
 80016ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016ee:	4b13      	ldr	r3, [pc, #76]	; (800173c <MX_USART2_UART_Init+0x58>)
 80016f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <MX_USART2_UART_Init+0x58>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016fc:	4b0f      	ldr	r3, [pc, #60]	; (800173c <MX_USART2_UART_Init+0x58>)
 80016fe:	2200      	movs	r2, #0
 8001700:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001702:	4b0e      	ldr	r3, [pc, #56]	; (800173c <MX_USART2_UART_Init+0x58>)
 8001704:	2200      	movs	r2, #0
 8001706:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001708:	4b0c      	ldr	r3, [pc, #48]	; (800173c <MX_USART2_UART_Init+0x58>)
 800170a:	220c      	movs	r2, #12
 800170c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800170e:	4b0b      	ldr	r3, [pc, #44]	; (800173c <MX_USART2_UART_Init+0x58>)
 8001710:	2200      	movs	r2, #0
 8001712:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001714:	4b09      	ldr	r3, [pc, #36]	; (800173c <MX_USART2_UART_Init+0x58>)
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <MX_USART2_UART_Init+0x58>)
 800171c:	2200      	movs	r2, #0
 800171e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001720:	4b06      	ldr	r3, [pc, #24]	; (800173c <MX_USART2_UART_Init+0x58>)
 8001722:	2200      	movs	r2, #0
 8001724:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001726:	4805      	ldr	r0, [pc, #20]	; (800173c <MX_USART2_UART_Init+0x58>)
 8001728:	f004 fe39 	bl	800639e <HAL_UART_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001732:	f000 f9f9 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000410 	.word	0x20000410
 8001740:	40004400 	.word	0x40004400

08001744 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001748:	4b14      	ldr	r3, [pc, #80]	; (800179c <MX_USART3_UART_Init+0x58>)
 800174a:	4a15      	ldr	r2, [pc, #84]	; (80017a0 <MX_USART3_UART_Init+0x5c>)
 800174c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001750:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001754:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001756:	4b11      	ldr	r3, [pc, #68]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800175c:	4b0f      	ldr	r3, [pc, #60]	; (800179c <MX_USART3_UART_Init+0x58>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001762:	4b0e      	ldr	r3, [pc, #56]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <MX_USART3_UART_Init+0x58>)
 800176a:	220c      	movs	r2, #12
 800176c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800176e:	4b0b      	ldr	r3, [pc, #44]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001774:	4b09      	ldr	r3, [pc, #36]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001776:	2200      	movs	r2, #0
 8001778:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800177a:	4b08      	ldr	r3, [pc, #32]	; (800179c <MX_USART3_UART_Init+0x58>)
 800177c:	2200      	movs	r2, #0
 800177e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001782:	2200      	movs	r2, #0
 8001784:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <MX_USART3_UART_Init+0x58>)
 8001788:	f004 fe09 	bl	800639e <HAL_UART_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001792:	f000 f9c9 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000494 	.word	0x20000494
 80017a0:	40004800 	.word	0x40004800

080017a4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017aa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80017ae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80017b0:	4b12      	ldr	r3, [pc, #72]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b2:	2206      	movs	r2, #6
 80017b4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b8:	2202      	movs	r2, #2
 80017ba:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017be:	2202      	movs	r2, #2
 80017c0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017e8:	f002 ffe1 	bl	80047ae <HAL_PCD_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017f2:	f000 f999 	bl	8001b28 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000518 	.word	0x20000518

08001800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001816:	4bbf      	ldr	r3, [pc, #764]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	4abe      	ldr	r2, [pc, #760]	; (8001b14 <MX_GPIO_Init+0x314>)
 800181c:	f043 0310 	orr.w	r3, r3, #16
 8001820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001822:	4bbc      	ldr	r3, [pc, #752]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	f003 0310 	and.w	r3, r3, #16
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182e:	4bb9      	ldr	r3, [pc, #740]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001832:	4ab8      	ldr	r2, [pc, #736]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001834:	f043 0304 	orr.w	r3, r3, #4
 8001838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800183a:	4bb6      	ldr	r3, [pc, #728]	; (8001b14 <MX_GPIO_Init+0x314>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183e:	f003 0304 	and.w	r3, r3, #4
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001846:	4bb3      	ldr	r3, [pc, #716]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184a:	4ab2      	ldr	r2, [pc, #712]	; (8001b14 <MX_GPIO_Init+0x314>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001852:	4bb0      	ldr	r3, [pc, #704]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	4bad      	ldr	r3, [pc, #692]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001862:	4aac      	ldr	r2, [pc, #688]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	64d3      	str	r3, [r2, #76]	; 0x4c
 800186a:	4baa      	ldr	r3, [pc, #680]	; (8001b14 <MX_GPIO_Init+0x314>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001876:	4ba7      	ldr	r3, [pc, #668]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187a:	4aa6      	ldr	r2, [pc, #664]	; (8001b14 <MX_GPIO_Init+0x314>)
 800187c:	f043 0308 	orr.w	r3, r3, #8
 8001880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001882:	4ba4      	ldr	r3, [pc, #656]	; (8001b14 <MX_GPIO_Init+0x314>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 800188e:	2200      	movs	r2, #0
 8001890:	f44f 718a 	mov.w	r1, #276	; 0x114
 8001894:	48a0      	ldr	r0, [pc, #640]	; (8001b18 <MX_GPIO_Init+0x318>)
 8001896:	f002 f925 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	f248 1104 	movw	r1, #33028	; 0x8104
 80018a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a4:	f002 f91e 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80018a8:	2200      	movs	r2, #0
 80018aa:	f24f 0114 	movw	r1, #61460	; 0xf014
 80018ae:	489b      	ldr	r0, [pc, #620]	; (8001b1c <MX_GPIO_Init+0x31c>)
 80018b0:	f002 f918 	bl	8003ae4 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80018b4:	2200      	movs	r2, #0
 80018b6:	f241 0181 	movw	r1, #4225	; 0x1081
 80018ba:	4899      	ldr	r0, [pc, #612]	; (8001b20 <MX_GPIO_Init+0x320>)
 80018bc:	f002 f912 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c6:	4896      	ldr	r0, [pc, #600]	; (8001b20 <MX_GPIO_Init+0x320>)
 80018c8:	f002 f90c 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80018cc:	2200      	movs	r2, #0
 80018ce:	f44f 7110 	mov.w	r1, #576	; 0x240
 80018d2:	4894      	ldr	r0, [pc, #592]	; (8001b24 <MX_GPIO_Init+0x324>)
 80018d4:	f002 f906 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 80018d8:	2201      	movs	r2, #1
 80018da:	2120      	movs	r1, #32
 80018dc:	488f      	ldr	r0, [pc, #572]	; (8001b1c <MX_GPIO_Init+0x31c>)
 80018de:	f002 f901 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 80018e2:	2201      	movs	r2, #1
 80018e4:	2101      	movs	r1, #1
 80018e6:	488c      	ldr	r0, [pc, #560]	; (8001b18 <MX_GPIO_Init+0x318>)
 80018e8:	f002 f8fc 	bl	8003ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80018ec:	f240 1315 	movw	r3, #277	; 0x115
 80018f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	4619      	mov	r1, r3
 8001904:	4884      	ldr	r0, [pc, #528]	; (8001b18 <MX_GPIO_Init+0x318>)
 8001906:	f001 fe4f 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800190a:	2362      	movs	r3, #98	; 0x62
 800190c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800190e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	4619      	mov	r1, r3
 800191e:	487e      	ldr	r0, [pc, #504]	; (8001b18 <MX_GPIO_Init+0x318>)
 8001920:	f001 fe42 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001924:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800192a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800192e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	4619      	mov	r1, r3
 800193a:	487a      	ldr	r0, [pc, #488]	; (8001b24 <MX_GPIO_Init+0x324>)
 800193c:	f001 fe34 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001940:	233f      	movs	r3, #63	; 0x3f
 8001942:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001944:	230b      	movs	r3, #11
 8001946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	4619      	mov	r1, r3
 8001952:	4874      	ldr	r0, [pc, #464]	; (8001b24 <MX_GPIO_Init+0x324>)
 8001954:	f001 fe28 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001958:	2303      	movs	r3, #3
 800195a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	2302      	movs	r3, #2
 800195e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001964:	2303      	movs	r3, #3
 8001966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001968:	2308      	movs	r3, #8
 800196a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	4619      	mov	r1, r3
 8001972:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001976:	f001 fe17 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800197a:	f248 1304 	movw	r3, #33028	; 0x8104
 800197e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001980:	2301      	movs	r3, #1
 8001982:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001988:	2300      	movs	r3, #0
 800198a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	4619      	mov	r1, r3
 8001992:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001996:	f001 fe07 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800199a:	2308      	movs	r3, #8
 800199c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a6:	2300      	movs	r3, #0
 80019a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019aa:	2301      	movs	r3, #1
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	4619      	mov	r1, r3
 80019b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b8:	f001 fdf6 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80019bc:	2310      	movs	r3, #16
 80019be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80019c0:	230b      	movs	r3, #11
 80019c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	4619      	mov	r1, r3
 80019ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d2:	f001 fde9 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80019d6:	23e0      	movs	r3, #224	; 0xe0
 80019d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e2:	2303      	movs	r3, #3
 80019e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019e6:	2305      	movs	r3, #5
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	4619      	mov	r1, r3
 80019f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019f4:	f001 fdd8 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin PB3 */
  GPIO_InitStruct.Pin = ARD_D3_Pin|GPIO_PIN_3;
 80019f8:	2309      	movs	r3, #9
 80019fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019fc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4843      	ldr	r0, [pc, #268]	; (8001b1c <MX_GPIO_Init+0x31c>)
 8001a0e:	f001 fdcb 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001a12:	2302      	movs	r3, #2
 8001a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a16:	230b      	movs	r3, #11
 8001a18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	483d      	ldr	r0, [pc, #244]	; (8001b1c <MX_GPIO_Init+0x31c>)
 8001a26:	f001 fdbf 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001a2a:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001a2e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a30:	2301      	movs	r3, #1
 8001a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4836      	ldr	r0, [pc, #216]	; (8001b1c <MX_GPIO_Init+0x31c>)
 8001a44:	f001 fdb0 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001a48:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001a4c:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a4e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4830      	ldr	r0, [pc, #192]	; (8001b20 <MX_GPIO_Init+0x320>)
 8001a60:	f001 fda2 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001a64:	f243 0381 	movw	r3, #12417	; 0x3081
 8001a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4828      	ldr	r0, [pc, #160]	; (8001b20 <MX_GPIO_Init+0x320>)
 8001a7e:	f001 fd93 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001a82:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4822      	ldr	r0, [pc, #136]	; (8001b24 <MX_GPIO_Init+0x324>)
 8001a9c:	f001 fd84 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001aa0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001aa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001aa6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	481b      	ldr	r0, [pc, #108]	; (8001b24 <MX_GPIO_Init+0x324>)
 8001ab8:	f001 fd76 	bl	80035a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001abc:	2302      	movs	r3, #2
 8001abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001acc:	2305      	movs	r3, #5
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4812      	ldr	r0, [pc, #72]	; (8001b20 <MX_GPIO_Init+0x320>)
 8001ad8:	f001 fd66 	bl	80035a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2009      	movs	r0, #9
 8001ae2:	f001 fc1e 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001ae6:	2009      	movs	r0, #9
 8001ae8:	f001 fc37 	bl	800335a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001aec:	2200      	movs	r2, #0
 8001aee:	2100      	movs	r1, #0
 8001af0:	2017      	movs	r0, #23
 8001af2:	f001 fc16 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001af6:	2017      	movs	r0, #23
 8001af8:	f001 fc2f 	bl	800335a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	2028      	movs	r0, #40	; 0x28
 8001b02:	f001 fc0e 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b06:	2028      	movs	r0, #40	; 0x28
 8001b08:	f001 fc27 	bl	800335a <HAL_NVIC_EnableIRQ>

}
 8001b0c:	bf00      	nop
 8001b0e:	3728      	adds	r7, #40	; 0x28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40021000 	.word	0x40021000
 8001b18:	48001000 	.word	0x48001000
 8001b1c:	48000400 	.word	0x48000400
 8001b20:	48000c00 	.word	0x48000c00
 8001b24:	48000800 	.word	0x48000800

08001b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b2c:	b672      	cpsid	i
}
 8001b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b30:	e7fe      	b.n	8001b30 <Error_Handler+0x8>

08001b32 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af04      	add	r7, sp, #16
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4e:	9302      	str	r3, [sp, #8]
 8001b50:	2301      	movs	r3, #1
 8001b52:	9301      	str	r3, [sp, #4]
 8001b54:	1dfb      	adds	r3, r7, #7
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2178      	movs	r1, #120	; 0x78
 8001b5e:	4803      	ldr	r0, [pc, #12]	; (8001b6c <ssd1306_WriteCommand+0x2c>)
 8001b60:	f002 f8ba 	bl	8003cd8 <HAL_I2C_Mem_Write>
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	2000023c 	.word	0x2000023c

08001b70 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af04      	add	r7, sp, #16
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b82:	9202      	str	r2, [sp, #8]
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	2240      	movs	r2, #64	; 0x40
 8001b8e:	2178      	movs	r1, #120	; 0x78
 8001b90:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <ssd1306_WriteData+0x30>)
 8001b92:	f002 f8a1 	bl	8003cd8 <HAL_I2C_Mem_Write>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	2000023c 	.word	0x2000023c

08001ba4 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001ba8:	f7ff ffc3 	bl	8001b32 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001bac:	2064      	movs	r0, #100	; 0x64
 8001bae:	f001 fab9 	bl	8003124 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f000 f9da 	bl	8001f6c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001bb8:	2020      	movs	r0, #32
 8001bba:	f7ff ffc1 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f7ff ffbe 	bl	8001b40 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001bc4:	20b0      	movs	r0, #176	; 0xb0
 8001bc6:	f7ff ffbb 	bl	8001b40 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001bca:	20c8      	movs	r0, #200	; 0xc8
 8001bcc:	f7ff ffb8 	bl	8001b40 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f7ff ffb5 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001bd6:	2010      	movs	r0, #16
 8001bd8:	f7ff ffb2 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001bdc:	2040      	movs	r0, #64	; 0x40
 8001bde:	f7ff ffaf 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001be2:	20ff      	movs	r0, #255	; 0xff
 8001be4:	f000 f9ae 	bl	8001f44 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001be8:	20a1      	movs	r0, #161	; 0xa1
 8001bea:	f7ff ffa9 	bl	8001b40 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001bee:	20a6      	movs	r0, #166	; 0xa6
 8001bf0:	f7ff ffa6 	bl	8001b40 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001bf4:	20a8      	movs	r0, #168	; 0xa8
 8001bf6:	f7ff ffa3 	bl	8001b40 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001bfa:	203f      	movs	r0, #63	; 0x3f
 8001bfc:	f7ff ffa0 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c00:	20a4      	movs	r0, #164	; 0xa4
 8001c02:	f7ff ff9d 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001c06:	20d3      	movs	r0, #211	; 0xd3
 8001c08:	f7ff ff9a 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f7ff ff97 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001c12:	20d5      	movs	r0, #213	; 0xd5
 8001c14:	f7ff ff94 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001c18:	20f0      	movs	r0, #240	; 0xf0
 8001c1a:	f7ff ff91 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001c1e:	20d9      	movs	r0, #217	; 0xd9
 8001c20:	f7ff ff8e 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001c24:	2022      	movs	r0, #34	; 0x22
 8001c26:	f7ff ff8b 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001c2a:	20da      	movs	r0, #218	; 0xda
 8001c2c:	f7ff ff88 	bl	8001b40 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001c30:	2012      	movs	r0, #18
 8001c32:	f7ff ff85 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001c36:	20db      	movs	r0, #219	; 0xdb
 8001c38:	f7ff ff82 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001c3c:	2020      	movs	r0, #32
 8001c3e:	f7ff ff7f 	bl	8001b40 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001c42:	208d      	movs	r0, #141	; 0x8d
 8001c44:	f7ff ff7c 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001c48:	2014      	movs	r0, #20
 8001c4a:	f7ff ff79 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001c4e:	2001      	movs	r0, #1
 8001c50:	f000 f98c 	bl	8001f6c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001c54:	2000      	movs	r0, #0
 8001c56:	f000 f80f 	bl	8001c78 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001c5a:	f000 f831 	bl	8001cc0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001c5e:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <ssd1306_Init+0xd0>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001c64:	4b03      	ldr	r3, [pc, #12]	; (8001c74 <ssd1306_Init+0xd0>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001c6a:	4b02      	ldr	r3, [pc, #8]	; (8001c74 <ssd1306_Init+0xd0>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	711a      	strb	r2, [r3, #4]
}
 8001c70:	bf00      	nop
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	2000103c 	.word	0x2000103c

08001c78 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	e00d      	b.n	8001ca4 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d101      	bne.n	8001c92 <ssd1306_Fill+0x1a>
 8001c8e:	2100      	movs	r1, #0
 8001c90:	e000      	b.n	8001c94 <ssd1306_Fill+0x1c>
 8001c92:	21ff      	movs	r1, #255	; 0xff
 8001c94:	4a09      	ldr	r2, [pc, #36]	; (8001cbc <ssd1306_Fill+0x44>)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	4413      	add	r3, r2
 8001c9a:	460a      	mov	r2, r1
 8001c9c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001caa:	d3ed      	bcc.n	8001c88 <ssd1306_Fill+0x10>
    }
}
 8001cac:	bf00      	nop
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000c3c 	.word	0x20000c3c

08001cc0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	71fb      	strb	r3, [r7, #7]
 8001cca:	e016      	b.n	8001cfa <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	3b50      	subs	r3, #80	; 0x50
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ff34 	bl	8001b40 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f7ff ff31 	bl	8001b40 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001cde:	2010      	movs	r0, #16
 8001ce0:	f7ff ff2e 	bl	8001b40 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	01db      	lsls	r3, r3, #7
 8001ce8:	4a08      	ldr	r2, [pc, #32]	; (8001d0c <ssd1306_UpdateScreen+0x4c>)
 8001cea:	4413      	add	r3, r2
 8001cec:	2180      	movs	r1, #128	; 0x80
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff ff3e 	bl	8001b70 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	71fb      	strb	r3, [r7, #7]
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	2b07      	cmp	r3, #7
 8001cfe:	d9e5      	bls.n	8001ccc <ssd1306_UpdateScreen+0xc>
    }
}
 8001d00:	bf00      	nop
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000c3c 	.word	0x20000c3c

08001d10 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	71fb      	strb	r3, [r7, #7]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	71bb      	strb	r3, [r7, #6]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	db3d      	blt.n	8001da6 <ssd1306_DrawPixel+0x96>
 8001d2a:	79bb      	ldrb	r3, [r7, #6]
 8001d2c:	2b3f      	cmp	r3, #63	; 0x3f
 8001d2e:	d83a      	bhi.n	8001da6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001d30:	797b      	ldrb	r3, [r7, #5]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d11a      	bne.n	8001d6c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001d36:	79fa      	ldrb	r2, [r7, #7]
 8001d38:	79bb      	ldrb	r3, [r7, #6]
 8001d3a:	08db      	lsrs	r3, r3, #3
 8001d3c:	b2d8      	uxtb	r0, r3
 8001d3e:	4603      	mov	r3, r0
 8001d40:	01db      	lsls	r3, r3, #7
 8001d42:	4413      	add	r3, r2
 8001d44:	4a1b      	ldr	r2, [pc, #108]	; (8001db4 <ssd1306_DrawPixel+0xa4>)
 8001d46:	5cd3      	ldrb	r3, [r2, r3]
 8001d48:	b25a      	sxtb	r2, r3
 8001d4a:	79bb      	ldrb	r3, [r7, #6]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	2101      	movs	r1, #1
 8001d52:	fa01 f303 	lsl.w	r3, r1, r3
 8001d56:	b25b      	sxtb	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b259      	sxtb	r1, r3
 8001d5c:	79fa      	ldrb	r2, [r7, #7]
 8001d5e:	4603      	mov	r3, r0
 8001d60:	01db      	lsls	r3, r3, #7
 8001d62:	4413      	add	r3, r2
 8001d64:	b2c9      	uxtb	r1, r1
 8001d66:	4a13      	ldr	r2, [pc, #76]	; (8001db4 <ssd1306_DrawPixel+0xa4>)
 8001d68:	54d1      	strb	r1, [r2, r3]
 8001d6a:	e01d      	b.n	8001da8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001d6c:	79fa      	ldrb	r2, [r7, #7]
 8001d6e:	79bb      	ldrb	r3, [r7, #6]
 8001d70:	08db      	lsrs	r3, r3, #3
 8001d72:	b2d8      	uxtb	r0, r3
 8001d74:	4603      	mov	r3, r0
 8001d76:	01db      	lsls	r3, r3, #7
 8001d78:	4413      	add	r3, r2
 8001d7a:	4a0e      	ldr	r2, [pc, #56]	; (8001db4 <ssd1306_DrawPixel+0xa4>)
 8001d7c:	5cd3      	ldrb	r3, [r2, r3]
 8001d7e:	b25a      	sxtb	r2, r3
 8001d80:	79bb      	ldrb	r3, [r7, #6]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	2101      	movs	r1, #1
 8001d88:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8c:	b25b      	sxtb	r3, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	b25b      	sxtb	r3, r3
 8001d92:	4013      	ands	r3, r2
 8001d94:	b259      	sxtb	r1, r3
 8001d96:	79fa      	ldrb	r2, [r7, #7]
 8001d98:	4603      	mov	r3, r0
 8001d9a:	01db      	lsls	r3, r3, #7
 8001d9c:	4413      	add	r3, r2
 8001d9e:	b2c9      	uxtb	r1, r1
 8001da0:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <ssd1306_DrawPixel+0xa4>)
 8001da2:	54d1      	strb	r1, [r2, r3]
 8001da4:	e000      	b.n	8001da8 <ssd1306_DrawPixel+0x98>
        return;
 8001da6:	bf00      	nop
    }
}
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000c3c 	.word	0x20000c3c

08001db8 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b089      	sub	sp, #36	; 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4604      	mov	r4, r0
 8001dc0:	1d38      	adds	r0, r7, #4
 8001dc2:	e880 0006 	stmia.w	r0, {r1, r2}
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4623      	mov	r3, r4
 8001dca:	73fb      	strb	r3, [r7, #15]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	2b1f      	cmp	r3, #31
 8001dd4:	d902      	bls.n	8001ddc <ssd1306_WriteChar+0x24>
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	2b7e      	cmp	r3, #126	; 0x7e
 8001dda:	d901      	bls.n	8001de0 <ssd1306_WriteChar+0x28>
        return 0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e06d      	b.n	8001ebc <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001de0:	4b38      	ldr	r3, [pc, #224]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	793b      	ldrb	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	2b80      	cmp	r3, #128	; 0x80
 8001dec:	dc06      	bgt.n	8001dfc <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001dee:	4b35      	ldr	r3, [pc, #212]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001df0:	885b      	ldrh	r3, [r3, #2]
 8001df2:	461a      	mov	r2, r3
 8001df4:	797b      	ldrb	r3, [r7, #5]
 8001df6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001df8:	2b40      	cmp	r3, #64	; 0x40
 8001dfa:	dd01      	ble.n	8001e00 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	e05d      	b.n	8001ebc <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001e00:	2300      	movs	r3, #0
 8001e02:	61fb      	str	r3, [r7, #28]
 8001e04:	e04c      	b.n	8001ea0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001e06:	68ba      	ldr	r2, [r7, #8]
 8001e08:	7bfb      	ldrb	r3, [r7, #15]
 8001e0a:	3b20      	subs	r3, #32
 8001e0c:	7979      	ldrb	r1, [r7, #5]
 8001e0e:	fb01 f303 	mul.w	r3, r1, r3
 8001e12:	4619      	mov	r1, r3
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	440b      	add	r3, r1
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001e20:	2300      	movs	r3, #0
 8001e22:	61bb      	str	r3, [r7, #24]
 8001e24:	e034      	b.n	8001e90 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d012      	beq.n	8001e5c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001e36:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	4413      	add	r3, r2
 8001e42:	b2d8      	uxtb	r0, r3
 8001e44:	4b1f      	ldr	r3, [pc, #124]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001e46:	885b      	ldrh	r3, [r3, #2]
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	4413      	add	r3, r2
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	7bba      	ldrb	r2, [r7, #14]
 8001e54:	4619      	mov	r1, r3
 8001e56:	f7ff ff5b 	bl	8001d10 <ssd1306_DrawPixel>
 8001e5a:	e016      	b.n	8001e8a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001e5c:	4b19      	ldr	r3, [pc, #100]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	4413      	add	r3, r2
 8001e68:	b2d8      	uxtb	r0, r3
 8001e6a:	4b16      	ldr	r3, [pc, #88]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001e6c:	885b      	ldrh	r3, [r3, #2]
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	4413      	add	r3, r2
 8001e76:	b2d9      	uxtb	r1, r3
 8001e78:	7bbb      	ldrb	r3, [r7, #14]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	bf0c      	ite	eq
 8001e7e:	2301      	moveq	r3, #1
 8001e80:	2300      	movne	r3, #0
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	461a      	mov	r2, r3
 8001e86:	f7ff ff43 	bl	8001d10 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	61bb      	str	r3, [r7, #24]
 8001e90:	793b      	ldrb	r3, [r7, #4]
 8001e92:	461a      	mov	r2, r3
 8001e94:	69bb      	ldr	r3, [r7, #24]
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d3c5      	bcc.n	8001e26 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	61fb      	str	r3, [r7, #28]
 8001ea0:	797b      	ldrb	r3, [r7, #5]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d3ad      	bcc.n	8001e06 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001eac:	881a      	ldrh	r2, [r3, #0]
 8001eae:	793b      	ldrb	r3, [r7, #4]
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	4413      	add	r3, r2
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <ssd1306_WriteChar+0x10c>)
 8001eb8:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3724      	adds	r7, #36	; 0x24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd90      	pop	{r4, r7, pc}
 8001ec4:	2000103c 	.word	0x2000103c

08001ec8 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	1d38      	adds	r0, r7, #4
 8001ed2:	e880 0006 	stmia.w	r0, {r1, r2}
 8001ed6:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001ed8:	e012      	b.n	8001f00 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	7818      	ldrb	r0, [r3, #0]
 8001ede:	78fb      	ldrb	r3, [r7, #3]
 8001ee0:	1d3a      	adds	r2, r7, #4
 8001ee2:	ca06      	ldmia	r2, {r1, r2}
 8001ee4:	f7ff ff68 	bl	8001db8 <ssd1306_WriteChar>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	461a      	mov	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d002      	beq.n	8001efa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	e008      	b.n	8001f0c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	3301      	adds	r3, #1
 8001efe:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1e8      	bne.n	8001eda <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	781b      	ldrb	r3, [r3, #0]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	460a      	mov	r2, r1
 8001f1e:	71fb      	strb	r3, [r7, #7]
 8001f20:	4613      	mov	r3, r2
 8001f22:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <ssd1306_SetCursor+0x2c>)
 8001f2a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001f2c:	79bb      	ldrb	r3, [r7, #6]
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	4b03      	ldr	r3, [pc, #12]	; (8001f40 <ssd1306_SetCursor+0x2c>)
 8001f32:	805a      	strh	r2, [r3, #2]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	2000103c 	.word	0x2000103c

08001f44 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001f4e:	2381      	movs	r3, #129	; 0x81
 8001f50:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001f52:	7bfb      	ldrb	r3, [r7, #15]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fdf3 	bl	8001b40 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fdef 	bl	8001b40 <ssd1306_WriteCommand>
}
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d005      	beq.n	8001f88 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001f7c:	23af      	movs	r3, #175	; 0xaf
 8001f7e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001f80:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <ssd1306_SetDisplayOn+0x38>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	715a      	strb	r2, [r3, #5]
 8001f86:	e004      	b.n	8001f92 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001f88:	23ae      	movs	r3, #174	; 0xae
 8001f8a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <ssd1306_SetDisplayOn+0x38>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff fdd3 	bl	8001b40 <ssd1306_WriteCommand>
}
 8001f9a:	bf00      	nop
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	2000103c 	.word	0x2000103c

08001fa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <HAL_MspInit+0x44>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	; (8001fec <HAL_MspInit+0x44>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <HAL_MspInit+0x44>)
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_MspInit+0x44>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	4a08      	ldr	r2, [pc, #32]	; (8001fec <HAL_MspInit+0x44>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	6593      	str	r3, [r2, #88]	; 0x58
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_MspInit+0x44>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000

08001ff0 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b0ac      	sub	sp, #176	; 0xb0
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	2288      	movs	r2, #136	; 0x88
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f005 fa15 	bl	8007440 <memset>
  if(DFSDM1_Init == 0)
 8002016:	4b25      	ldr	r3, [pc, #148]	; (80020ac <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d142      	bne.n	80020a4 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800201e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002022:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002024:	2300      	movs	r3, #0
 8002026:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800202a:	f107 0314 	add.w	r3, r7, #20
 800202e:	4618      	mov	r0, r3
 8002030:	f003 fc46 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800203a:	f7ff fd75 	bl	8001b28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800203e:	4b1c      	ldr	r3, [pc, #112]	; (80020b0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002042:	4a1b      	ldr	r2, [pc, #108]	; (80020b0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002044:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002048:	6613      	str	r3, [r2, #96]	; 0x60
 800204a:	4b19      	ldr	r3, [pc, #100]	; (80020b0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800204c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800204e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002052:	613b      	str	r3, [r7, #16]
 8002054:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002056:	4b16      	ldr	r3, [pc, #88]	; (80020b0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205a:	4a15      	ldr	r2, [pc, #84]	; (80020b0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800205c:	f043 0310 	orr.w	r3, r3, #16
 8002060:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002062:	4b13      	ldr	r3, [pc, #76]	; (80020b0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002066:	f003 0310 	and.w	r3, r3, #16
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800206e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8002072:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002076:	2302      	movs	r3, #2
 8002078:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002082:	2300      	movs	r3, #0
 8002084:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002088:	2306      	movs	r3, #6
 800208a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800208e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002092:	4619      	mov	r1, r3
 8002094:	4807      	ldr	r0, [pc, #28]	; (80020b4 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8002096:	f001 fa87 	bl	80035a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800209a:	4b04      	ldr	r3, [pc, #16]	; (80020ac <HAL_DFSDM_ChannelMspInit+0xbc>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	3301      	adds	r3, #1
 80020a0:	4a02      	ldr	r2, [pc, #8]	; (80020ac <HAL_DFSDM_ChannelMspInit+0xbc>)
 80020a2:	6013      	str	r3, [r2, #0]
  }

}
 80020a4:	bf00      	nop
 80020a6:	37b0      	adds	r7, #176	; 0xb0
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20001044 	.word	0x20001044
 80020b0:	40021000 	.word	0x40021000
 80020b4:	48001000 	.word	0x48001000

080020b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b0ae      	sub	sp, #184	; 0xb8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020d0:	f107 031c 	add.w	r3, r7, #28
 80020d4:	2288      	movs	r2, #136	; 0x88
 80020d6:	2100      	movs	r1, #0
 80020d8:	4618      	mov	r0, r3
 80020da:	f005 f9b1 	bl	8007440 <memset>
  if(hi2c->Instance==I2C1)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a42      	ldr	r2, [pc, #264]	; (80021ec <HAL_I2C_MspInit+0x134>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d13c      	bne.n	8002162 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020e8:	2340      	movs	r3, #64	; 0x40
 80020ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020ec:	2300      	movs	r3, #0
 80020ee:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	4618      	mov	r0, r3
 80020f6:	f003 fbe3 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002100:	f7ff fd12 	bl	8001b28 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002104:	4b3a      	ldr	r3, [pc, #232]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 8002106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002108:	4a39      	ldr	r2, [pc, #228]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 800210a:	f043 0302 	orr.w	r3, r3, #2
 800210e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002110:	4b37      	ldr	r3, [pc, #220]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 8002112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|GPIO_PIN_9;
 800211c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002120:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002124:	2312      	movs	r3, #18
 8002126:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002130:	2303      	movs	r3, #3
 8002132:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002136:	2304      	movs	r3, #4
 8002138:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800213c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002140:	4619      	mov	r1, r3
 8002142:	482c      	ldr	r0, [pc, #176]	; (80021f4 <HAL_I2C_MspInit+0x13c>)
 8002144:	f001 fa30 	bl	80035a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002148:	4b29      	ldr	r3, [pc, #164]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 800214a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214c:	4a28      	ldr	r2, [pc, #160]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 800214e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002152:	6593      	str	r3, [r2, #88]	; 0x58
 8002154:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002160:	e040      	b.n	80021e4 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a24      	ldr	r2, [pc, #144]	; (80021f8 <HAL_I2C_MspInit+0x140>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d13b      	bne.n	80021e4 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800216c:	2380      	movs	r3, #128	; 0x80
 800216e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002170:	2300      	movs	r3, #0
 8002172:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002174:	f107 031c 	add.w	r3, r7, #28
 8002178:	4618      	mov	r0, r3
 800217a:	f003 fba1 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8002184:	f7ff fcd0 	bl	8001b28 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002188:	4b19      	ldr	r3, [pc, #100]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 800218a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218c:	4a18      	ldr	r2, [pc, #96]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 800218e:	f043 0302 	orr.w	r3, r3, #2
 8002192:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002194:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 8002196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80021a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021a8:	2312      	movs	r3, #18
 80021aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b4:	2303      	movs	r3, #3
 80021b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80021ba:	2304      	movs	r3, #4
 80021bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021c4:	4619      	mov	r1, r3
 80021c6:	480b      	ldr	r0, [pc, #44]	; (80021f4 <HAL_I2C_MspInit+0x13c>)
 80021c8:	f001 f9ee 	bl	80035a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021cc:	4b08      	ldr	r3, [pc, #32]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 80021ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d0:	4a07      	ldr	r2, [pc, #28]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 80021d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021d6:	6593      	str	r3, [r2, #88]	; 0x58
 80021d8:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <HAL_I2C_MspInit+0x138>)
 80021da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	68fb      	ldr	r3, [r7, #12]
}
 80021e4:	bf00      	nop
 80021e6:	37b8      	adds	r7, #184	; 0xb8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40005400 	.word	0x40005400
 80021f0:	40021000 	.word	0x40021000
 80021f4:	48000400 	.word	0x48000400
 80021f8:	40005800 	.word	0x40005800

080021fc <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a16      	ldr	r2, [pc, #88]	; (8002264 <HAL_I2C_MspDeInit+0x68>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d110      	bne.n	8002230 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800220e:	4b16      	ldr	r3, [pc, #88]	; (8002268 <HAL_I2C_MspDeInit+0x6c>)
 8002210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002212:	4a15      	ldr	r2, [pc, #84]	; (8002268 <HAL_I2C_MspDeInit+0x6c>)
 8002214:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002218:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARD_D15_GPIO_Port, ARD_D15_Pin);
 800221a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800221e:	4813      	ldr	r0, [pc, #76]	; (800226c <HAL_I2C_MspDeInit+0x70>)
 8002220:	f001 fb6c 	bl	80038fc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002224:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002228:	4810      	ldr	r0, [pc, #64]	; (800226c <HAL_I2C_MspDeInit+0x70>)
 800222a:	f001 fb67 	bl	80038fc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800222e:	e014      	b.n	800225a <HAL_I2C_MspDeInit+0x5e>
  else if(hi2c->Instance==I2C2)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <HAL_I2C_MspDeInit+0x74>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d10f      	bne.n	800225a <HAL_I2C_MspDeInit+0x5e>
    __HAL_RCC_I2C2_CLK_DISABLE();
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <HAL_I2C_MspDeInit+0x6c>)
 800223c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800223e:	4a0a      	ldr	r2, [pc, #40]	; (8002268 <HAL_I2C_MspDeInit+0x6c>)
 8002240:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002244:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8002246:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800224a:	4808      	ldr	r0, [pc, #32]	; (800226c <HAL_I2C_MspDeInit+0x70>)
 800224c:	f001 fb56 	bl	80038fc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8002250:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002254:	4805      	ldr	r0, [pc, #20]	; (800226c <HAL_I2C_MspDeInit+0x70>)
 8002256:	f001 fb51 	bl	80038fc <HAL_GPIO_DeInit>
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40005400 	.word	0x40005400
 8002268:	40021000 	.word	0x40021000
 800226c:	48000400 	.word	0x48000400
 8002270:	40005800 	.word	0x40005800

08002274 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b08a      	sub	sp, #40	; 0x28
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800227c:	f107 0314 	add.w	r3, r7, #20
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	605a      	str	r2, [r3, #4]
 8002286:	609a      	str	r2, [r3, #8]
 8002288:	60da      	str	r2, [r3, #12]
 800228a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a17      	ldr	r2, [pc, #92]	; (80022f0 <HAL_QSPI_MspInit+0x7c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d128      	bne.n	80022e8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002296:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <HAL_QSPI_MspInit+0x80>)
 8002298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800229a:	4a16      	ldr	r2, [pc, #88]	; (80022f4 <HAL_QSPI_MspInit+0x80>)
 800229c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a0:	6513      	str	r3, [r2, #80]	; 0x50
 80022a2:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <HAL_QSPI_MspInit+0x80>)
 80022a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ae:	4b11      	ldr	r3, [pc, #68]	; (80022f4 <HAL_QSPI_MspInit+0x80>)
 80022b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b2:	4a10      	ldr	r2, [pc, #64]	; (80022f4 <HAL_QSPI_MspInit+0x80>)
 80022b4:	f043 0310 	orr.w	r3, r3, #16
 80022b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022ba:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <HAL_QSPI_MspInit+0x80>)
 80022bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	60fb      	str	r3, [r7, #12]
 80022c4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80022c6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80022ca:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d4:	2303      	movs	r3, #3
 80022d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80022d8:	230a      	movs	r3, #10
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	4619      	mov	r1, r3
 80022e2:	4805      	ldr	r0, [pc, #20]	; (80022f8 <HAL_QSPI_MspInit+0x84>)
 80022e4:	f001 f960 	bl	80035a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80022e8:	bf00      	nop
 80022ea:	3728      	adds	r7, #40	; 0x28
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	a0001000 	.word	0xa0001000
 80022f4:	40021000 	.word	0x40021000
 80022f8:	48001000 	.word	0x48001000

080022fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a17      	ldr	r2, [pc, #92]	; (8002378 <HAL_SPI_MspInit+0x7c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d128      	bne.n	8002370 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800231e:	4b17      	ldr	r3, [pc, #92]	; (800237c <HAL_SPI_MspInit+0x80>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002322:	4a16      	ldr	r2, [pc, #88]	; (800237c <HAL_SPI_MspInit+0x80>)
 8002324:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002328:	6593      	str	r3, [r2, #88]	; 0x58
 800232a:	4b14      	ldr	r3, [pc, #80]	; (800237c <HAL_SPI_MspInit+0x80>)
 800232c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002336:	4b11      	ldr	r3, [pc, #68]	; (800237c <HAL_SPI_MspInit+0x80>)
 8002338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233a:	4a10      	ldr	r2, [pc, #64]	; (800237c <HAL_SPI_MspInit+0x80>)
 800233c:	f043 0304 	orr.w	r3, r3, #4
 8002340:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002342:	4b0e      	ldr	r3, [pc, #56]	; (800237c <HAL_SPI_MspInit+0x80>)
 8002344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002346:	f003 0304 	and.w	r3, r3, #4
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800234e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002352:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002354:	2302      	movs	r3, #2
 8002356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235c:	2303      	movs	r3, #3
 800235e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002360:	2306      	movs	r3, #6
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002364:	f107 0314 	add.w	r3, r7, #20
 8002368:	4619      	mov	r1, r3
 800236a:	4805      	ldr	r0, [pc, #20]	; (8002380 <HAL_SPI_MspInit+0x84>)
 800236c:	f001 f91c 	bl	80035a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002370:	bf00      	nop
 8002372:	3728      	adds	r7, #40	; 0x28
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40003c00 	.word	0x40003c00
 800237c:	40021000 	.word	0x40021000
 8002380:	48000800 	.word	0x48000800

08002384 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b0b0      	sub	sp, #192	; 0xc0
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800239c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a0:	2288      	movs	r2, #136	; 0x88
 80023a2:	2100      	movs	r1, #0
 80023a4:	4618      	mov	r0, r3
 80023a6:	f005 f84b 	bl	8007440 <memset>
  if(huart->Instance==USART1)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a62      	ldr	r2, [pc, #392]	; (8002538 <HAL_UART_MspInit+0x1b4>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d13b      	bne.n	800242c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80023b4:	2301      	movs	r3, #1
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80023b8:	2300      	movs	r3, #0
 80023ba:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c0:	4618      	mov	r0, r3
 80023c2:	f003 fa7d 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80023cc:	f7ff fbac 	bl	8001b28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023d0:	4b5a      	ldr	r3, [pc, #360]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80023d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023d4:	4a59      	ldr	r2, [pc, #356]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80023d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023da:	6613      	str	r3, [r2, #96]	; 0x60
 80023dc:	4b57      	ldr	r3, [pc, #348]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80023de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023e4:	623b      	str	r3, [r7, #32]
 80023e6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e8:	4b54      	ldr	r3, [pc, #336]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80023ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ec:	4a53      	ldr	r2, [pc, #332]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80023ee:	f043 0302 	orr.w	r3, r3, #2
 80023f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023f4:	4b51      	ldr	r3, [pc, #324]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	61fb      	str	r3, [r7, #28]
 80023fe:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002400:	23c0      	movs	r3, #192	; 0xc0
 8002402:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002406:	2302      	movs	r3, #2
 8002408:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002412:	2303      	movs	r3, #3
 8002414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002418:	2307      	movs	r3, #7
 800241a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002422:	4619      	mov	r1, r3
 8002424:	4846      	ldr	r0, [pc, #280]	; (8002540 <HAL_UART_MspInit+0x1bc>)
 8002426:	f001 f8bf 	bl	80035a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800242a:	e081      	b.n	8002530 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a44      	ldr	r2, [pc, #272]	; (8002544 <HAL_UART_MspInit+0x1c0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d13b      	bne.n	80024ae <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002436:	2302      	movs	r3, #2
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800243a:	2300      	movs	r3, #0
 800243c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800243e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002442:	4618      	mov	r0, r3
 8002444:	f003 fa3c 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_UART_MspInit+0xce>
      Error_Handler();
 800244e:	f7ff fb6b 	bl	8001b28 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002452:	4b3a      	ldr	r3, [pc, #232]	; (800253c <HAL_UART_MspInit+0x1b8>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002456:	4a39      	ldr	r2, [pc, #228]	; (800253c <HAL_UART_MspInit+0x1b8>)
 8002458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800245c:	6593      	str	r3, [r2, #88]	; 0x58
 800245e:	4b37      	ldr	r3, [pc, #220]	; (800253c <HAL_UART_MspInit+0x1b8>)
 8002460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002466:	61bb      	str	r3, [r7, #24]
 8002468:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800246a:	4b34      	ldr	r3, [pc, #208]	; (800253c <HAL_UART_MspInit+0x1b8>)
 800246c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800246e:	4a33      	ldr	r2, [pc, #204]	; (800253c <HAL_UART_MspInit+0x1b8>)
 8002470:	f043 0308 	orr.w	r3, r3, #8
 8002474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002476:	4b31      	ldr	r3, [pc, #196]	; (800253c <HAL_UART_MspInit+0x1b8>)
 8002478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247a:	f003 0308 	and.w	r3, r3, #8
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8002482:	2378      	movs	r3, #120	; 0x78
 8002484:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002494:	2303      	movs	r3, #3
 8002496:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800249a:	2307      	movs	r3, #7
 800249c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024a0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80024a4:	4619      	mov	r1, r3
 80024a6:	4828      	ldr	r0, [pc, #160]	; (8002548 <HAL_UART_MspInit+0x1c4>)
 80024a8:	f001 f87e 	bl	80035a8 <HAL_GPIO_Init>
}
 80024ac:	e040      	b.n	8002530 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a26      	ldr	r2, [pc, #152]	; (800254c <HAL_UART_MspInit+0x1c8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d13b      	bne.n	8002530 <HAL_UART_MspInit+0x1ac>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80024b8:	2304      	movs	r3, #4
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80024bc:	2300      	movs	r3, #0
 80024be:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024c4:	4618      	mov	r0, r3
 80024c6:	f003 f9fb 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_UART_MspInit+0x150>
      Error_Handler();
 80024d0:	f7ff fb2a 	bl	8001b28 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80024d4:	4b19      	ldr	r3, [pc, #100]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80024d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d8:	4a18      	ldr	r2, [pc, #96]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80024da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024de:	6593      	str	r3, [r2, #88]	; 0x58
 80024e0:	4b16      	ldr	r3, [pc, #88]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80024e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024e8:	613b      	str	r3, [r7, #16]
 80024ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ec:	4b13      	ldr	r3, [pc, #76]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80024ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f0:	4a12      	ldr	r2, [pc, #72]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80024f2:	f043 0308 	orr.w	r3, r3, #8
 80024f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024f8:	4b10      	ldr	r3, [pc, #64]	; (800253c <HAL_UART_MspInit+0x1b8>)
 80024fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002504:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002508:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002512:	2300      	movs	r3, #0
 8002514:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002518:	2303      	movs	r3, #3
 800251a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800251e:	2307      	movs	r3, #7
 8002520:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002524:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002528:	4619      	mov	r1, r3
 800252a:	4807      	ldr	r0, [pc, #28]	; (8002548 <HAL_UART_MspInit+0x1c4>)
 800252c:	f001 f83c 	bl	80035a8 <HAL_GPIO_Init>
}
 8002530:	bf00      	nop
 8002532:	37c0      	adds	r7, #192	; 0xc0
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40013800 	.word	0x40013800
 800253c:	40021000 	.word	0x40021000
 8002540:	48000400 	.word	0x48000400
 8002544:	40004400 	.word	0x40004400
 8002548:	48000c00 	.word	0x48000c00
 800254c:	40004800 	.word	0x40004800

08002550 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b0ac      	sub	sp, #176	; 0xb0
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002558:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	2288      	movs	r2, #136	; 0x88
 800256e:	2100      	movs	r1, #0
 8002570:	4618      	mov	r0, r3
 8002572:	f004 ff65 	bl	8007440 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800257e:	d17c      	bne.n	800267a <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002580:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002584:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002586:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800258a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800258e:	2301      	movs	r3, #1
 8002590:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002592:	2301      	movs	r3, #1
 8002594:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002596:	2318      	movs	r3, #24
 8002598:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800259a:	2307      	movs	r3, #7
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800259e:	2302      	movs	r3, #2
 80025a0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80025a2:	2302      	movs	r3, #2
 80025a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80025a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80025aa:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ac:	f107 0314 	add.w	r3, r7, #20
 80025b0:	4618      	mov	r0, r3
 80025b2:	f003 f985 	bl	80058c0 <HAL_RCCEx_PeriphCLKConfig>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80025bc:	f7ff fab4 	bl	8001b28 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c0:	4b30      	ldr	r3, [pc, #192]	; (8002684 <HAL_PCD_MspInit+0x134>)
 80025c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025c4:	4a2f      	ldr	r2, [pc, #188]	; (8002684 <HAL_PCD_MspInit+0x134>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025cc:	4b2d      	ldr	r3, [pc, #180]	; (8002684 <HAL_PCD_MspInit+0x134>)
 80025ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	613b      	str	r3, [r7, #16]
 80025d6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80025d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e0:	2300      	movs	r3, #0
 80025e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80025ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025f0:	4619      	mov	r1, r3
 80025f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025f6:	f000 ffd7 	bl	80035a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80025fa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80025fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260e:	2303      	movs	r3, #3
 8002610:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002614:	230a      	movs	r3, #10
 8002616:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800261e:	4619      	mov	r1, r3
 8002620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002624:	f000 ffc0 	bl	80035a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002628:	4b16      	ldr	r3, [pc, #88]	; (8002684 <HAL_PCD_MspInit+0x134>)
 800262a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262c:	4a15      	ldr	r2, [pc, #84]	; (8002684 <HAL_PCD_MspInit+0x134>)
 800262e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002632:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002634:	4b13      	ldr	r3, [pc, #76]	; (8002684 <HAL_PCD_MspInit+0x134>)
 8002636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002638:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002640:	4b10      	ldr	r3, [pc, #64]	; (8002684 <HAL_PCD_MspInit+0x134>)
 8002642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002648:	2b00      	cmp	r3, #0
 800264a:	d114      	bne.n	8002676 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800264c:	4b0d      	ldr	r3, [pc, #52]	; (8002684 <HAL_PCD_MspInit+0x134>)
 800264e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002650:	4a0c      	ldr	r2, [pc, #48]	; (8002684 <HAL_PCD_MspInit+0x134>)
 8002652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002656:	6593      	str	r3, [r2, #88]	; 0x58
 8002658:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <HAL_PCD_MspInit+0x134>)
 800265a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8002664:	f002 fa60 	bl	8004b28 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <HAL_PCD_MspInit+0x134>)
 800266a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800266c:	4a05      	ldr	r2, [pc, #20]	; (8002684 <HAL_PCD_MspInit+0x134>)
 800266e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002672:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002674:	e001      	b.n	800267a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8002676:	f002 fa57 	bl	8004b28 <HAL_PWREx_EnableVddUSB>
}
 800267a:	bf00      	nop
 800267c:	37b0      	adds	r7, #176	; 0xb0
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40021000 	.word	0x40021000

08002688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800268c:	e7fe      	b.n	800268c <NMI_Handler+0x4>

0800268e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800268e:	b480      	push	{r7}
 8002690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002692:	e7fe      	b.n	8002692 <HardFault_Handler+0x4>

08002694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002698:	e7fe      	b.n	8002698 <MemManage_Handler+0x4>

0800269a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800269a:	b480      	push	{r7}
 800269c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800269e:	e7fe      	b.n	800269e <BusFault_Handler+0x4>

080026a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026a4:	e7fe      	b.n	80026a4 <UsageFault_Handler+0x4>

080026a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026a6:	b480      	push	{r7}
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026aa:	bf00      	nop
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026c2:	b480      	push	{r7}
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026d4:	f000 fd06 	bl	80030e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	bd80      	pop	{r7, pc}

080026dc <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80026e0:	2008      	movs	r0, #8
 80026e2:	f001 fa17 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}

080026ea <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80026ee:	2020      	movs	r0, #32
 80026f0:	f001 fa10 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80026f4:	2040      	movs	r0, #64	; 0x40
 80026f6:	f001 fa0d 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80026fa:	2080      	movs	r0, #128	; 0x80
 80026fc:	f001 fa0a 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002700:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002704:	f001 fa06 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}

0800270c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002710:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002714:	f001 f9fe 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002718:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800271c:	f001 f9fa 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002720:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002724:	f001 f9f6 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002728:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800272c:	f001 f9f2 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002730:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002734:	f001 f9ee 	bl	8003b14 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}

0800273c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002744:	4a14      	ldr	r2, [pc, #80]	; (8002798 <_sbrk+0x5c>)
 8002746:	4b15      	ldr	r3, [pc, #84]	; (800279c <_sbrk+0x60>)
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002750:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <_sbrk+0x64>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002758:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <_sbrk+0x64>)
 800275a:	4a12      	ldr	r2, [pc, #72]	; (80027a4 <_sbrk+0x68>)
 800275c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275e:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <_sbrk+0x64>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	429a      	cmp	r2, r3
 800276a:	d207      	bcs.n	800277c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800276c:	f004 fe16 	bl	800739c <__errno>
 8002770:	4603      	mov	r3, r0
 8002772:	220c      	movs	r2, #12
 8002774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002776:	f04f 33ff 	mov.w	r3, #4294967295
 800277a:	e009      	b.n	8002790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800277c:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <_sbrk+0x64>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002782:	4b07      	ldr	r3, [pc, #28]	; (80027a0 <_sbrk+0x64>)
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4413      	add	r3, r2
 800278a:	4a05      	ldr	r2, [pc, #20]	; (80027a0 <_sbrk+0x64>)
 800278c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800278e:	68fb      	ldr	r3, [r7, #12]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20018000 	.word	0x20018000
 800279c:	00000400 	.word	0x00000400
 80027a0:	20001048 	.word	0x20001048
 80027a4:	200010e0 	.word	0x200010e0

080027a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <SystemInit+0x20>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b2:	4a05      	ldr	r2, [pc, #20]	; (80027c8 <SystemInit+0x20>)
 80027b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	e000ed00 	.word	0xe000ed00
 80027cc:	00000000 	.word	0x00000000

080027d0 <valorRMS>:


#include <math.h>
#include <stdlib.h>

float valorRMS (float sinal[],int tam){
 80027d0:	b5b0      	push	{r4, r5, r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
    short sum = 0,med,valor_rms;
 80027da:	2300      	movs	r3, #0
 80027dc:	82fb      	strh	r3, [r7, #22]
    int i;
    for( i = 0;i<tam;i++){
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	e027      	b.n	8002834 <valorRMS+0x64>
        sum+=pow(sinal[i],2);
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	4413      	add	r3, r2
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7fd fea2 	bl	8000538 <__aeabi_f2d>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 80028a8 <valorRMS+0xd8>
 80027fc:	ec43 2b10 	vmov	d0, r2, r3
 8002800:	f005 fab2 	bl	8007d68 <pow>
 8002804:	ec55 4b10 	vmov	r4, r5, d0
 8002808:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800280c:	4618      	mov	r0, r3
 800280e:	f7fd fe81 	bl	8000514 <__aeabi_i2d>
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	4620      	mov	r0, r4
 8002818:	4629      	mov	r1, r5
 800281a:	f7fd fd2f 	bl	800027c <__adddf3>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4610      	mov	r0, r2
 8002824:	4619      	mov	r1, r3
 8002826:	f7fe f98f 	bl	8000b48 <__aeabi_d2iz>
 800282a:	4603      	mov	r3, r0
 800282c:	82fb      	strh	r3, [r7, #22]
    for( i = 0;i<tam;i++){
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	3301      	adds	r3, #1
 8002832:	613b      	str	r3, [r7, #16]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	429a      	cmp	r2, r3
 800283a:	dbd3      	blt.n	80027e4 <valorRMS+0x14>
    }
    med = (float) sum/i;
 800283c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	ee07 3a90 	vmov	s15, r3
 800284e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002856:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800285a:	ee17 3a90 	vmov	r3, s15
 800285e:	81fb      	strh	r3, [r7, #14]
    valor_rms = sqrt(sum/i);
 8002860:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	fb92 f3f3 	sdiv	r3, r2, r3
 800286a:	4618      	mov	r0, r3
 800286c:	f7fd fe52 	bl	8000514 <__aeabi_i2d>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	ec43 2b10 	vmov	d0, r2, r3
 8002878:	f005 fae6 	bl	8007e48 <sqrt>
 800287c:	ec53 2b10 	vmov	r2, r3, d0
 8002880:	4610      	mov	r0, r2
 8002882:	4619      	mov	r1, r3
 8002884:	f7fe f960 	bl	8000b48 <__aeabi_d2iz>
 8002888:	4603      	mov	r3, r0
 800288a:	81bb      	strh	r3, [r7, #12]
    return valor_rms;
 800288c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002890:	ee07 3a90 	vmov	s15, r3
 8002894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8002898:	eeb0 0a67 	vmov.f32	s0, s15
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bdb0      	pop	{r4, r5, r7, pc}
 80028a2:	bf00      	nop
 80028a4:	f3af 8000 	nop.w
 80028a8:	00000000 	.word	0x00000000
 80028ac:	40000000 	.word	0x40000000

080028b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80028b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028b4:	f7ff ff78 	bl	80027a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028b8:	480c      	ldr	r0, [pc, #48]	; (80028ec <LoopForever+0x6>)
  ldr r1, =_edata
 80028ba:	490d      	ldr	r1, [pc, #52]	; (80028f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028bc:	4a0d      	ldr	r2, [pc, #52]	; (80028f4 <LoopForever+0xe>)
  movs r3, #0
 80028be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c0:	e002      	b.n	80028c8 <LoopCopyDataInit>

080028c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028c6:	3304      	adds	r3, #4

080028c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028cc:	d3f9      	bcc.n	80028c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ce:	4a0a      	ldr	r2, [pc, #40]	; (80028f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80028d0:	4c0a      	ldr	r4, [pc, #40]	; (80028fc <LoopForever+0x16>)
  movs r3, #0
 80028d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028d4:	e001      	b.n	80028da <LoopFillZerobss>

080028d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028d8:	3204      	adds	r2, #4

080028da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028dc:	d3fb      	bcc.n	80028d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028de:	f004 fd63 	bl	80073a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028e2:	f7fe fadb 	bl	8000e9c <main>

080028e6 <LoopForever>:

LoopForever:
    b LoopForever
 80028e6:	e7fe      	b.n	80028e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80028e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80028ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80028f4:	08009360 	.word	0x08009360
  ldr r2, =_sbss
 80028f8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80028fc:	200010e0 	.word	0x200010e0

08002900 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002900:	e7fe      	b.n	8002900 <ADC1_2_IRQHandler>
	...

08002904 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	; 0x28
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800290c:	4b27      	ldr	r3, [pc, #156]	; (80029ac <I2Cx_MspInit+0xa8>)
 800290e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002910:	4a26      	ldr	r2, [pc, #152]	; (80029ac <I2Cx_MspInit+0xa8>)
 8002912:	f043 0302 	orr.w	r3, r3, #2
 8002916:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002918:	4b24      	ldr	r3, [pc, #144]	; (80029ac <I2Cx_MspInit+0xa8>)
 800291a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002924:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002928:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800292a:	2312      	movs	r3, #18
 800292c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800292e:	2301      	movs	r3, #1
 8002930:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002932:	2303      	movs	r3, #3
 8002934:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002936:	2304      	movs	r3, #4
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800293a:	f107 0314 	add.w	r3, r7, #20
 800293e:	4619      	mov	r1, r3
 8002940:	481b      	ldr	r0, [pc, #108]	; (80029b0 <I2Cx_MspInit+0xac>)
 8002942:	f000 fe31 	bl	80035a8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002946:	f107 0314 	add.w	r3, r7, #20
 800294a:	4619      	mov	r1, r3
 800294c:	4818      	ldr	r0, [pc, #96]	; (80029b0 <I2Cx_MspInit+0xac>)
 800294e:	f000 fe2b 	bl	80035a8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <I2Cx_MspInit+0xa8>)
 8002954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002956:	4a15      	ldr	r2, [pc, #84]	; (80029ac <I2Cx_MspInit+0xa8>)
 8002958:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800295c:	6593      	str	r3, [r2, #88]	; 0x58
 800295e:	4b13      	ldr	r3, [pc, #76]	; (80029ac <I2Cx_MspInit+0xa8>)
 8002960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800296a:	4b10      	ldr	r3, [pc, #64]	; (80029ac <I2Cx_MspInit+0xa8>)
 800296c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296e:	4a0f      	ldr	r2, [pc, #60]	; (80029ac <I2Cx_MspInit+0xa8>)
 8002970:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002974:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002976:	4b0d      	ldr	r3, [pc, #52]	; (80029ac <I2Cx_MspInit+0xa8>)
 8002978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297a:	4a0c      	ldr	r2, [pc, #48]	; (80029ac <I2Cx_MspInit+0xa8>)
 800297c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002980:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002982:	2200      	movs	r2, #0
 8002984:	210f      	movs	r1, #15
 8002986:	2021      	movs	r0, #33	; 0x21
 8002988:	f000 fccb 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800298c:	2021      	movs	r0, #33	; 0x21
 800298e:	f000 fce4 	bl	800335a <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002992:	2200      	movs	r2, #0
 8002994:	210f      	movs	r1, #15
 8002996:	2022      	movs	r0, #34	; 0x22
 8002998:	f000 fcc3 	bl	8003322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800299c:	2022      	movs	r0, #34	; 0x22
 800299e:	f000 fcdc 	bl	800335a <HAL_NVIC_EnableIRQ>
}
 80029a2:	bf00      	nop
 80029a4:	3728      	adds	r7, #40	; 0x28
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	48000400 	.word	0x48000400

080029b4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a12      	ldr	r2, [pc, #72]	; (8002a08 <I2Cx_Init+0x54>)
 80029c0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a11      	ldr	r2, [pc, #68]	; (8002a0c <I2Cx_Init+0x58>)
 80029c6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff ff89 	bl	8002904 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f001 f8b1 	bl	8003b5a <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80029f8:	2100      	movs	r1, #0
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f001 fe40 	bl	8004680 <HAL_I2CEx_ConfigAnalogFilter>
}
 8002a00:	bf00      	nop
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40005800 	.word	0x40005800
 8002a0c:	00702681 	.word	0x00702681

08002a10 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	; 0x28
 8002a14:	af04      	add	r7, sp, #16
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	72fb      	strb	r3, [r7, #11]
 8002a22:	460b      	mov	r3, r1
 8002a24:	813b      	strh	r3, [r7, #8]
 8002a26:	4613      	mov	r3, r2
 8002a28:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002a2e:	7afb      	ldrb	r3, [r7, #11]
 8002a30:	b299      	uxth	r1, r3
 8002a32:	88f8      	ldrh	r0, [r7, #6]
 8002a34:	893a      	ldrh	r2, [r7, #8]
 8002a36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a3a:	9302      	str	r3, [sp, #8]
 8002a3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	4603      	mov	r3, r0
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f001 fa5a 	bl	8003f00 <HAL_I2C_Mem_Read>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002a50:	7dfb      	ldrb	r3, [r7, #23]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d004      	beq.n	8002a60 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002a56:	7afb      	ldrb	r3, [r7, #11]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f832 	bl	8002ac4 <I2Cx_Error>
  }
  return status;
 8002a60:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b08a      	sub	sp, #40	; 0x28
 8002a6e:	af04      	add	r7, sp, #16
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	4608      	mov	r0, r1
 8002a74:	4611      	mov	r1, r2
 8002a76:	461a      	mov	r2, r3
 8002a78:	4603      	mov	r3, r0
 8002a7a:	72fb      	strb	r3, [r7, #11]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	813b      	strh	r3, [r7, #8]
 8002a80:	4613      	mov	r3, r2
 8002a82:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002a88:	7afb      	ldrb	r3, [r7, #11]
 8002a8a:	b299      	uxth	r1, r3
 8002a8c:	88f8      	ldrh	r0, [r7, #6]
 8002a8e:	893a      	ldrh	r2, [r7, #8]
 8002a90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a94:	9302      	str	r3, [sp, #8]
 8002a96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a98:	9301      	str	r3, [sp, #4]
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f001 f919 	bl	8003cd8 <HAL_I2C_Mem_Write>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002aaa:	7dfb      	ldrb	r3, [r7, #23]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d004      	beq.n	8002aba <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002ab0:	7afb      	ldrb	r3, [r7, #11]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f000 f805 	bl	8002ac4 <I2Cx_Error>
  }
  return status;
 8002aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3718      	adds	r7, #24
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	460b      	mov	r3, r1
 8002ace:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f001 f8d1 	bl	8003c78 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7ff ff6c 	bl	80029b4 <I2Cx_Init>
}
 8002adc:	bf00      	nop
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002ae8:	4802      	ldr	r0, [pc, #8]	; (8002af4 <SENSOR_IO_Init+0x10>)
 8002aea:	f7ff ff63 	bl	80029b4 <I2Cx_Init>
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	2000104c 	.word	0x2000104c

08002af8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af02      	add	r7, sp, #8
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
 8002b02:	460b      	mov	r3, r1
 8002b04:	71bb      	strb	r3, [r7, #6]
 8002b06:	4613      	mov	r3, r2
 8002b08:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002b0a:	79bb      	ldrb	r3, [r7, #6]
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	79f9      	ldrb	r1, [r7, #7]
 8002b10:	2301      	movs	r3, #1
 8002b12:	9301      	str	r3, [sp, #4]
 8002b14:	1d7b      	adds	r3, r7, #5
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	2301      	movs	r3, #1
 8002b1a:	4803      	ldr	r0, [pc, #12]	; (8002b28 <SENSOR_IO_Write+0x30>)
 8002b1c:	f7ff ffa5 	bl	8002a6a <I2Cx_WriteMultiple>
}
 8002b20:	bf00      	nop
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	2000104c 	.word	0x2000104c

08002b2c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af02      	add	r7, sp, #8
 8002b32:	4603      	mov	r3, r0
 8002b34:	460a      	mov	r2, r1
 8002b36:	71fb      	strb	r3, [r7, #7]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002b40:	79bb      	ldrb	r3, [r7, #6]
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	79f9      	ldrb	r1, [r7, #7]
 8002b46:	2301      	movs	r3, #1
 8002b48:	9301      	str	r3, [sp, #4]
 8002b4a:	f107 030f 	add.w	r3, r7, #15
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2301      	movs	r3, #1
 8002b52:	4804      	ldr	r0, [pc, #16]	; (8002b64 <SENSOR_IO_Read+0x38>)
 8002b54:	f7ff ff5c 	bl	8002a10 <I2Cx_ReadMultiple>

  return read_value;
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	2000104c 	.word	0x2000104c

08002b68 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af02      	add	r7, sp, #8
 8002b6e:	603a      	str	r2, [r7, #0]
 8002b70:	461a      	mov	r2, r3
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
 8002b76:	460b      	mov	r3, r1
 8002b78:	71bb      	strb	r3, [r7, #6]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002b7e:	79bb      	ldrb	r3, [r7, #6]
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	79f9      	ldrb	r1, [r7, #7]
 8002b84:	88bb      	ldrh	r3, [r7, #4]
 8002b86:	9301      	str	r3, [sp, #4]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	9300      	str	r3, [sp, #0]
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	4804      	ldr	r0, [pc, #16]	; (8002ba0 <SENSOR_IO_ReadMultiple+0x38>)
 8002b90:	f7ff ff3e 	bl	8002a10 <I2Cx_ReadMultiple>
 8002b94:	4603      	mov	r3, r0
 8002b96:	b29b      	uxth	r3, r3
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	2000104c 	.word	0x2000104c

08002ba4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8002bb2:	4b19      	ldr	r3, [pc, #100]	; (8002c18 <BSP_ACCELERO_Init+0x74>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	4798      	blx	r3
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b6a      	cmp	r3, #106	; 0x6a
 8002bbc:	d002      	beq.n	8002bc4 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	73fb      	strb	r3, [r7, #15]
 8002bc2:	e024      	b.n	8002c0e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8002bc4:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <BSP_ACCELERO_Init+0x78>)
 8002bc6:	4a14      	ldr	r2, [pc, #80]	; (8002c18 <BSP_ACCELERO_Init+0x74>)
 8002bc8:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8002bca:	2330      	movs	r3, #48	; 0x30
 8002bcc:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8002bd6:	2340      	movs	r3, #64	; 0x40
 8002bd8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8002be2:	797a      	ldrb	r2, [r7, #5]
 8002be4:	7abb      	ldrb	r3, [r7, #10]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002bec:	7a3b      	ldrb	r3, [r7, #8]
 8002bee:	f043 0304 	orr.w	r3, r3, #4
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	021b      	lsls	r3, r3, #8
 8002bf6:	b21a      	sxth	r2, r3
 8002bf8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	b21b      	sxth	r3, r3
 8002c00:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002c02:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <BSP_ACCELERO_Init+0x78>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	89ba      	ldrh	r2, [r7, #12]
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4798      	blx	r3
  }  

  return ret;
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20000148 	.word	0x20000148
 8002c1c:	200010a0 	.word	0x200010a0

08002c20 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8002c28:	4b08      	ldr	r3, [pc, #32]	; (8002c4c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d009      	beq.n	8002c44 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8002c30:	4b06      	ldr	r3, [pc, #24]	; (8002c4c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d004      	beq.n	8002c44 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8002c3a:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	4798      	blx	r3
    }
  }
}
 8002c44:	bf00      	nop
 8002c46:	3708      	adds	r7, #8
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	200010a0 	.word	0x200010a0

08002c50 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002c5a:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <BSP_TSENSOR_Init+0x30>)
 8002c5c:	4a09      	ldr	r2, [pc, #36]	; (8002c84 <BSP_TSENSOR_Init+0x34>)
 8002c5e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002c60:	f7ff ff40 	bl	8002ae4 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002c64:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <BSP_TSENSOR_Init+0x30>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	20be      	movs	r0, #190	; 0xbe
 8002c6e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002c74:	79fb      	ldrb	r3, [r7, #7]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	200010a4 	.word	0x200010a4
 8002c84:	20000138 	.word	0x20000138

08002c88 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8002c8c:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <BSP_TSENSOR_ReadTemp+0x18>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	20be      	movs	r0, #190	; 0xbe
 8002c94:	4798      	blx	r3
 8002c96:	eef0 7a40 	vmov.f32	s15, s0
}
 8002c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	200010a4 	.word	0x200010a4

08002ca4 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	6039      	str	r1, [r7, #0]
 8002cae:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002cb0:	88fb      	ldrh	r3, [r7, #6]
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2120      	movs	r1, #32
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff ff38 	bl	8002b2c <SENSOR_IO_Read>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
 8002cc2:	f023 0304 	bic.w	r3, r3, #4
 8002cc6:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	f043 0304 	orr.w	r3, r3, #4
 8002cce:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
 8002cd2:	f023 0303 	bic.w	r3, r3, #3
 8002cd6:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
 8002cda:	f043 0301 	orr.w	r3, r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002ce0:	7bfb      	ldrb	r3, [r7, #15]
 8002ce2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ce6:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002ce8:	88fb      	ldrh	r3, [r7, #6]
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	7bfa      	ldrb	r2, [r7, #15]
 8002cee:	2120      	movs	r1, #32
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff01 	bl	8002af8 <SENSOR_IO_Write>
}
 8002cf6:	bf00      	nop
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b088      	sub	sp, #32
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002d08:	88fb      	ldrh	r3, [r7, #6]
 8002d0a:	b2d8      	uxtb	r0, r3
 8002d0c:	f107 0208 	add.w	r2, r7, #8
 8002d10:	2302      	movs	r3, #2
 8002d12:	21b2      	movs	r1, #178	; 0xb2
 8002d14:	f7ff ff28 	bl	8002b68 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002d18:	88fb      	ldrh	r3, [r7, #6]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2135      	movs	r1, #53	; 0x35
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff ff04 	bl	8002b2c <SENSOR_IO_Read>
 8002d24:	4603      	mov	r3, r0
 8002d26:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002d28:	7ffb      	ldrb	r3, [r7, #31]
 8002d2a:	021b      	lsls	r3, r3, #8
 8002d2c:	b21b      	sxth	r3, r3
 8002d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d32:	b21a      	sxth	r2, r3
 8002d34:	7a3b      	ldrb	r3, [r7, #8]
 8002d36:	b21b      	sxth	r3, r3
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002d3c:	7ffb      	ldrb	r3, [r7, #31]
 8002d3e:	019b      	lsls	r3, r3, #6
 8002d40:	b21b      	sxth	r3, r3
 8002d42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d46:	b21a      	sxth	r2, r3
 8002d48:	7a7b      	ldrb	r3, [r7, #9]
 8002d4a:	b21b      	sxth	r3, r3
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002d50:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002d54:	10db      	asrs	r3, r3, #3
 8002d56:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002d58:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002d5c:	10db      	asrs	r3, r3, #3
 8002d5e:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002d60:	88fb      	ldrh	r3, [r7, #6]
 8002d62:	b2d8      	uxtb	r0, r3
 8002d64:	f107 0208 	add.w	r2, r7, #8
 8002d68:	2304      	movs	r3, #4
 8002d6a:	21bc      	movs	r1, #188	; 0xbc
 8002d6c:	f7ff fefc 	bl	8002b68 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002d70:	7a7b      	ldrb	r3, [r7, #9]
 8002d72:	021b      	lsls	r3, r3, #8
 8002d74:	b21a      	sxth	r2, r3
 8002d76:	7a3b      	ldrb	r3, [r7, #8]
 8002d78:	b21b      	sxth	r3, r3
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002d7e:	7afb      	ldrb	r3, [r7, #11]
 8002d80:	021b      	lsls	r3, r3, #8
 8002d82:	b21a      	sxth	r2, r3
 8002d84:	7abb      	ldrb	r3, [r7, #10]
 8002d86:	b21b      	sxth	r3, r3
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	b2d8      	uxtb	r0, r3
 8002d90:	f107 0208 	add.w	r2, r7, #8
 8002d94:	2302      	movs	r3, #2
 8002d96:	21aa      	movs	r1, #170	; 0xaa
 8002d98:	f7ff fee6 	bl	8002b68 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002d9c:	7a7b      	ldrb	r3, [r7, #9]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	b21a      	sxth	r2, r3
 8002da2:	7a3b      	ldrb	r3, [r7, #8]
 8002da4:	b21b      	sxth	r3, r3
 8002da6:	4313      	orrs	r3, r2
 8002da8:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002daa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002dae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	ee07 3a90 	vmov	s15, r3
 8002db8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dbc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002dc0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	ee07 3a90 	vmov	s15, r3
 8002dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dce:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002dd2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002dd6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	ee07 3a90 	vmov	s15, r3
 8002de0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002de4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002de8:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002dec:	ee07 3a90 	vmov	s15, r3
 8002df0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002df8:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	ee07 3a90 	vmov	s15, r3
}
 8002e02:	eeb0 0a67 	vmov.f32	s0, s15
 8002e06:	3720      	adds	r7, #32
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002e16:	2300      	movs	r3, #0
 8002e18:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002e1a:	2110      	movs	r1, #16
 8002e1c:	20d4      	movs	r0, #212	; 0xd4
 8002e1e:	f7ff fe85 	bl	8002b2c <SENSOR_IO_Read>
 8002e22:	4603      	mov	r3, r0
 8002e24:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8002e26:	88fb      	ldrh	r3, [r7, #6]
 8002e28:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002e2a:	7bbb      	ldrb	r3, [r7, #14]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002e32:	7bba      	ldrb	r2, [r7, #14]
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002e3a:	7bbb      	ldrb	r3, [r7, #14]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	2110      	movs	r1, #16
 8002e40:	20d4      	movs	r0, #212	; 0xd4
 8002e42:	f7ff fe59 	bl	8002af8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002e46:	2112      	movs	r1, #18
 8002e48:	20d4      	movs	r0, #212	; 0xd4
 8002e4a:	f7ff fe6f 	bl	8002b2c <SENSOR_IO_Read>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002e52:	88fb      	ldrh	r3, [r7, #6]
 8002e54:	0a1b      	lsrs	r3, r3, #8
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002e5a:	7bbb      	ldrb	r3, [r7, #14]
 8002e5c:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8002e60:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8002e62:	7bba      	ldrb	r2, [r7, #14]
 8002e64:	7bfb      	ldrb	r3, [r7, #15]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002e6a:	7bbb      	ldrb	r3, [r7, #14]
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	2112      	movs	r1, #18
 8002e70:	20d4      	movs	r0, #212	; 0xd4
 8002e72:	f7ff fe41 	bl	8002af8 <SENSOR_IO_Write>
}
 8002e76:	bf00      	nop
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002e84:	2300      	movs	r3, #0
 8002e86:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002e88:	2110      	movs	r1, #16
 8002e8a:	20d4      	movs	r0, #212	; 0xd4
 8002e8c:	f7ff fe4e 	bl	8002b2c <SENSOR_IO_Read>
 8002e90:	4603      	mov	r3, r0
 8002e92:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	2110      	movs	r1, #16
 8002ea2:	20d4      	movs	r0, #212	; 0xd4
 8002ea4:	f7ff fe28 	bl	8002af8 <SENSOR_IO_Write>
}
 8002ea8:	bf00      	nop
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002eb4:	f7ff fe16 	bl	8002ae4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002eb8:	210f      	movs	r1, #15
 8002eba:	20d4      	movs	r0, #212	; 0xd4
 8002ebc:	f7ff fe36 	bl	8002b2c <SENSOR_IO_Read>
 8002ec0:	4603      	mov	r3, r0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	4603      	mov	r3, r0
 8002ece:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8002ed4:	2115      	movs	r1, #21
 8002ed6:	20d4      	movs	r0, #212	; 0xd4
 8002ed8:	f7ff fe28 	bl	8002b2c <SENSOR_IO_Read>
 8002edc:	4603      	mov	r3, r0
 8002ede:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
 8002ee2:	f023 0310 	bic.w	r3, r3, #16
 8002ee6:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002ee8:	88fb      	ldrh	r3, [r7, #6]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	f043 0310 	orr.w	r3, r3, #16
 8002ef4:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	2115      	movs	r1, #21
 8002efc:	20d4      	movs	r0, #212	; 0xd4
 8002efe:	f7ff fdfb 	bl	8002af8 <SENSOR_IO_Write>
}
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002f14:	2300      	movs	r3, #0
 8002f16:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002f22:	2110      	movs	r1, #16
 8002f24:	20d4      	movs	r0, #212	; 0xd4
 8002f26:	f7ff fe01 	bl	8002b2c <SENSOR_IO_Read>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002f2e:	f107 0208 	add.w	r2, r7, #8
 8002f32:	2306      	movs	r3, #6
 8002f34:	2128      	movs	r1, #40	; 0x28
 8002f36:	20d4      	movs	r0, #212	; 0xd4
 8002f38:	f7ff fe16 	bl	8002b68 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	77fb      	strb	r3, [r7, #31]
 8002f40:	e01c      	b.n	8002f7c <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002f42:	7ffb      	ldrb	r3, [r7, #31]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	3301      	adds	r3, #1
 8002f48:	3320      	adds	r3, #32
 8002f4a:	443b      	add	r3, r7
 8002f4c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	021b      	lsls	r3, r3, #8
 8002f54:	b29a      	uxth	r2, r3
 8002f56:	7ffb      	ldrb	r3, [r7, #31]
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	3320      	adds	r3, #32
 8002f5c:	443b      	add	r3, r7
 8002f5e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	4413      	add	r3, r2
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	7ffb      	ldrb	r3, [r7, #31]
 8002f6a:	b212      	sxth	r2, r2
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	3320      	adds	r3, #32
 8002f70:	443b      	add	r3, r7
 8002f72:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002f76:	7ffb      	ldrb	r3, [r7, #31]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	77fb      	strb	r3, [r7, #31]
 8002f7c:	7ffb      	ldrb	r3, [r7, #31]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d9df      	bls.n	8002f42 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002f82:	7dfb      	ldrb	r3, [r7, #23]
 8002f84:	f003 030c 	and.w	r3, r3, #12
 8002f88:	2b0c      	cmp	r3, #12
 8002f8a:	d829      	bhi.n	8002fe0 <LSM6DSL_AccReadXYZ+0xd4>
 8002f8c:	a201      	add	r2, pc, #4	; (adr r2, 8002f94 <LSM6DSL_AccReadXYZ+0x88>)
 8002f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f92:	bf00      	nop
 8002f94:	08002fc9 	.word	0x08002fc9
 8002f98:	08002fe1 	.word	0x08002fe1
 8002f9c:	08002fe1 	.word	0x08002fe1
 8002fa0:	08002fe1 	.word	0x08002fe1
 8002fa4:	08002fdb 	.word	0x08002fdb
 8002fa8:	08002fe1 	.word	0x08002fe1
 8002fac:	08002fe1 	.word	0x08002fe1
 8002fb0:	08002fe1 	.word	0x08002fe1
 8002fb4:	08002fcf 	.word	0x08002fcf
 8002fb8:	08002fe1 	.word	0x08002fe1
 8002fbc:	08002fe1 	.word	0x08002fe1
 8002fc0:	08002fe1 	.word	0x08002fe1
 8002fc4:	08002fd5 	.word	0x08002fd5
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002fc8:	4b18      	ldr	r3, [pc, #96]	; (800302c <LSM6DSL_AccReadXYZ+0x120>)
 8002fca:	61bb      	str	r3, [r7, #24]
    break;
 8002fcc:	e008      	b.n	8002fe0 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002fce:	4b18      	ldr	r3, [pc, #96]	; (8003030 <LSM6DSL_AccReadXYZ+0x124>)
 8002fd0:	61bb      	str	r3, [r7, #24]
    break;
 8002fd2:	e005      	b.n	8002fe0 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002fd4:	4b17      	ldr	r3, [pc, #92]	; (8003034 <LSM6DSL_AccReadXYZ+0x128>)
 8002fd6:	61bb      	str	r3, [r7, #24]
    break;
 8002fd8:	e002      	b.n	8002fe0 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002fda:	4b17      	ldr	r3, [pc, #92]	; (8003038 <LSM6DSL_AccReadXYZ+0x12c>)
 8002fdc:	61bb      	str	r3, [r7, #24]
    break;    
 8002fde:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	77fb      	strb	r3, [r7, #31]
 8002fe4:	e01a      	b.n	800301c <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002fe6:	7ffb      	ldrb	r3, [r7, #31]
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	3320      	adds	r3, #32
 8002fec:	443b      	add	r3, r7
 8002fee:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002ff2:	ee07 3a90 	vmov	s15, r3
 8002ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ffa:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003002:	7ffb      	ldrb	r3, [r7, #31]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800300e:	ee17 2a90 	vmov	r2, s15
 8003012:	b212      	sxth	r2, r2
 8003014:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8003016:	7ffb      	ldrb	r3, [r7, #31]
 8003018:	3301      	adds	r3, #1
 800301a:	77fb      	strb	r3, [r7, #31]
 800301c:	7ffb      	ldrb	r3, [r7, #31]
 800301e:	2b02      	cmp	r3, #2
 8003020:	d9e1      	bls.n	8002fe6 <LSM6DSL_AccReadXYZ+0xda>
  }
}
 8003022:	bf00      	nop
 8003024:	bf00      	nop
 8003026:	3720      	adds	r7, #32
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	3d79db23 	.word	0x3d79db23
 8003030:	3df9db23 	.word	0x3df9db23
 8003034:	3e79db23 	.word	0x3e79db23
 8003038:	3ef9db23 	.word	0x3ef9db23

0800303c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003046:	2003      	movs	r0, #3
 8003048:	f000 f960 	bl	800330c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800304c:	2000      	movs	r0, #0
 800304e:	f000 f80d 	bl	800306c <HAL_InitTick>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	71fb      	strb	r3, [r7, #7]
 800305c:	e001      	b.n	8003062 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800305e:	f7fe ffa3 	bl	8001fa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003062:	79fb      	ldrb	r3, [r7, #7]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003078:	4b17      	ldr	r3, [pc, #92]	; (80030d8 <HAL_InitTick+0x6c>)
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d023      	beq.n	80030c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003080:	4b16      	ldr	r3, [pc, #88]	; (80030dc <HAL_InitTick+0x70>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4b14      	ldr	r3, [pc, #80]	; (80030d8 <HAL_InitTick+0x6c>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	4619      	mov	r1, r3
 800308a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800308e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003092:	fbb2 f3f3 	udiv	r3, r2, r3
 8003096:	4618      	mov	r0, r3
 8003098:	f000 f96d 	bl	8003376 <HAL_SYSTICK_Config>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10f      	bne.n	80030c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b0f      	cmp	r3, #15
 80030a6:	d809      	bhi.n	80030bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030a8:	2200      	movs	r2, #0
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295
 80030b0:	f000 f937 	bl	8003322 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030b4:	4a0a      	ldr	r2, [pc, #40]	; (80030e0 <HAL_InitTick+0x74>)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6013      	str	r3, [r2, #0]
 80030ba:	e007      	b.n	80030cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
 80030c0:	e004      	b.n	80030cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	73fb      	strb	r3, [r7, #15]
 80030c6:	e001      	b.n	80030cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	20000180 	.word	0x20000180
 80030dc:	20000134 	.word	0x20000134
 80030e0:	2000017c 	.word	0x2000017c

080030e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030e8:	4b06      	ldr	r3, [pc, #24]	; (8003104 <HAL_IncTick+0x20>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b06      	ldr	r3, [pc, #24]	; (8003108 <HAL_IncTick+0x24>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4413      	add	r3, r2
 80030f4:	4a04      	ldr	r2, [pc, #16]	; (8003108 <HAL_IncTick+0x24>)
 80030f6:	6013      	str	r3, [r2, #0]
}
 80030f8:	bf00      	nop
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	20000180 	.word	0x20000180
 8003108:	200010a8 	.word	0x200010a8

0800310c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return uwTick;
 8003110:	4b03      	ldr	r3, [pc, #12]	; (8003120 <HAL_GetTick+0x14>)
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	4618      	mov	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	200010a8 	.word	0x200010a8

08003124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800312c:	f7ff ffee 	bl	800310c <HAL_GetTick>
 8003130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313c:	d005      	beq.n	800314a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800313e:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <HAL_Delay+0x44>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	461a      	mov	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4413      	add	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800314a:	bf00      	nop
 800314c:	f7ff ffde 	bl	800310c <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	429a      	cmp	r2, r3
 800315a:	d8f7      	bhi.n	800314c <HAL_Delay+0x28>
  {
  }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20000180 	.word	0x20000180

0800316c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800316c:	b480      	push	{r7}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f003 0307 	and.w	r3, r3, #7
 800317a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800317c:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <__NVIC_SetPriorityGrouping+0x44>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003188:	4013      	ands	r3, r2
 800318a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003194:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800319c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800319e:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <__NVIC_SetPriorityGrouping+0x44>)
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	60d3      	str	r3, [r2, #12]
}
 80031a4:	bf00      	nop
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031b8:	4b04      	ldr	r3, [pc, #16]	; (80031cc <__NVIC_GetPriorityGrouping+0x18>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	0a1b      	lsrs	r3, r3, #8
 80031be:	f003 0307 	and.w	r3, r3, #7
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	db0b      	blt.n	80031fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	f003 021f 	and.w	r2, r3, #31
 80031e8:	4907      	ldr	r1, [pc, #28]	; (8003208 <__NVIC_EnableIRQ+0x38>)
 80031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2001      	movs	r0, #1
 80031f2:	fa00 f202 	lsl.w	r2, r0, r2
 80031f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	e000e100 	.word	0xe000e100

0800320c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	6039      	str	r1, [r7, #0]
 8003216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321c:	2b00      	cmp	r3, #0
 800321e:	db0a      	blt.n	8003236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	b2da      	uxtb	r2, r3
 8003224:	490c      	ldr	r1, [pc, #48]	; (8003258 <__NVIC_SetPriority+0x4c>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	0112      	lsls	r2, r2, #4
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	440b      	add	r3, r1
 8003230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003234:	e00a      	b.n	800324c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	b2da      	uxtb	r2, r3
 800323a:	4908      	ldr	r1, [pc, #32]	; (800325c <__NVIC_SetPriority+0x50>)
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	3b04      	subs	r3, #4
 8003244:	0112      	lsls	r2, r2, #4
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	440b      	add	r3, r1
 800324a:	761a      	strb	r2, [r3, #24]
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000e100 	.word	0xe000e100
 800325c:	e000ed00 	.word	0xe000ed00

08003260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003260:	b480      	push	{r7}
 8003262:	b089      	sub	sp, #36	; 0x24
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f1c3 0307 	rsb	r3, r3, #7
 800327a:	2b04      	cmp	r3, #4
 800327c:	bf28      	it	cs
 800327e:	2304      	movcs	r3, #4
 8003280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	3304      	adds	r3, #4
 8003286:	2b06      	cmp	r3, #6
 8003288:	d902      	bls.n	8003290 <NVIC_EncodePriority+0x30>
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3b03      	subs	r3, #3
 800328e:	e000      	b.n	8003292 <NVIC_EncodePriority+0x32>
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003294:	f04f 32ff 	mov.w	r2, #4294967295
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43da      	mvns	r2, r3
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	401a      	ands	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032a8:	f04f 31ff 	mov.w	r1, #4294967295
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	fa01 f303 	lsl.w	r3, r1, r3
 80032b2:	43d9      	mvns	r1, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b8:	4313      	orrs	r3, r2
         );
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3724      	adds	r7, #36	; 0x24
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032d8:	d301      	bcc.n	80032de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032da:	2301      	movs	r3, #1
 80032dc:	e00f      	b.n	80032fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <SysTick_Config+0x40>)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032e6:	210f      	movs	r1, #15
 80032e8:	f04f 30ff 	mov.w	r0, #4294967295
 80032ec:	f7ff ff8e 	bl	800320c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032f0:	4b05      	ldr	r3, [pc, #20]	; (8003308 <SysTick_Config+0x40>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032f6:	4b04      	ldr	r3, [pc, #16]	; (8003308 <SysTick_Config+0x40>)
 80032f8:	2207      	movs	r2, #7
 80032fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	e000e010 	.word	0xe000e010

0800330c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7ff ff29 	bl	800316c <__NVIC_SetPriorityGrouping>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	4603      	mov	r3, r0
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
 800332e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003334:	f7ff ff3e 	bl	80031b4 <__NVIC_GetPriorityGrouping>
 8003338:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	68b9      	ldr	r1, [r7, #8]
 800333e:	6978      	ldr	r0, [r7, #20]
 8003340:	f7ff ff8e 	bl	8003260 <NVIC_EncodePriority>
 8003344:	4602      	mov	r2, r0
 8003346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800334a:	4611      	mov	r1, r2
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff ff5d 	bl	800320c <__NVIC_SetPriority>
}
 8003352:	bf00      	nop
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b082      	sub	sp, #8
 800335e:	af00      	add	r7, sp, #0
 8003360:	4603      	mov	r3, r0
 8003362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff31 	bl	80031d0 <__NVIC_EnableIRQ>
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b082      	sub	sp, #8
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f7ff ffa2 	bl	80032c8 <SysTick_Config>
 8003384:	4603      	mov	r3, r0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e0ac      	b.n	80034fc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f8b2 	bl	8003510 <DFSDM_GetChannelFromInstance>
 80033ac:	4603      	mov	r3, r0
 80033ae:	4a55      	ldr	r2, [pc, #340]	; (8003504 <HAL_DFSDM_ChannelInit+0x174>)
 80033b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e09f      	b.n	80034fc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f7fe fe17 	bl	8001ff0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80033c2:	4b51      	ldr	r3, [pc, #324]	; (8003508 <HAL_DFSDM_ChannelInit+0x178>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	3301      	adds	r3, #1
 80033c8:	4a4f      	ldr	r2, [pc, #316]	; (8003508 <HAL_DFSDM_ChannelInit+0x178>)
 80033ca:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80033cc:	4b4e      	ldr	r3, [pc, #312]	; (8003508 <HAL_DFSDM_ChannelInit+0x178>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d125      	bne.n	8003420 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80033d4:	4b4d      	ldr	r3, [pc, #308]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a4c      	ldr	r2, [pc, #304]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 80033da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80033de:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80033e0:	4b4a      	ldr	r3, [pc, #296]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4948      	ldr	r1, [pc, #288]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80033ee:	4b47      	ldr	r3, [pc, #284]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a46      	ldr	r2, [pc, #280]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 80033f4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80033f8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	791b      	ldrb	r3, [r3, #4]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d108      	bne.n	8003414 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003402:	4b42      	ldr	r3, [pc, #264]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	3b01      	subs	r3, #1
 800340c:	041b      	lsls	r3, r3, #16
 800340e:	493f      	ldr	r1, [pc, #252]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 8003410:	4313      	orrs	r3, r2
 8003412:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003414:	4b3d      	ldr	r3, [pc, #244]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a3c      	ldr	r2, [pc, #240]	; (800350c <HAL_DFSDM_ChannelInit+0x17c>)
 800341a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800341e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800342e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6819      	ldr	r1, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800343e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003444:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 020f 	bic.w	r2, r2, #15
 800345c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6819      	ldr	r1, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800346c:	431a      	orrs	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003484:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6899      	ldr	r1, [r3, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003494:	3b01      	subs	r3, #1
 8003496:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f002 0207 	and.w	r2, r2, #7
 80034b0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6859      	ldr	r1, [r3, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80034c4:	431a      	orrs	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034dc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 f810 	bl	8003510 <DFSDM_GetChannelFromInstance>
 80034f0:	4602      	mov	r2, r0
 80034f2:	4904      	ldr	r1, [pc, #16]	; (8003504 <HAL_DFSDM_ChannelInit+0x174>)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	200010b0 	.word	0x200010b0
 8003508:	200010ac 	.word	0x200010ac
 800350c:	40016000 	.word	0x40016000

08003510 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a1c      	ldr	r2, [pc, #112]	; (800358c <DFSDM_GetChannelFromInstance+0x7c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d102      	bne.n	8003526 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	e02b      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a19      	ldr	r2, [pc, #100]	; (8003590 <DFSDM_GetChannelFromInstance+0x80>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d102      	bne.n	8003534 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800352e:	2301      	movs	r3, #1
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	e024      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a17      	ldr	r2, [pc, #92]	; (8003594 <DFSDM_GetChannelFromInstance+0x84>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d102      	bne.n	8003542 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800353c:	2302      	movs	r3, #2
 800353e:	60fb      	str	r3, [r7, #12]
 8003540:	e01d      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a14      	ldr	r2, [pc, #80]	; (8003598 <DFSDM_GetChannelFromInstance+0x88>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d102      	bne.n	8003550 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800354a:	2304      	movs	r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	e016      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a12      	ldr	r2, [pc, #72]	; (800359c <DFSDM_GetChannelFromInstance+0x8c>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d102      	bne.n	800355e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003558:	2305      	movs	r3, #5
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	e00f      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a0f      	ldr	r2, [pc, #60]	; (80035a0 <DFSDM_GetChannelFromInstance+0x90>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d102      	bne.n	800356c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003566:	2306      	movs	r3, #6
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	e008      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a0d      	ldr	r2, [pc, #52]	; (80035a4 <DFSDM_GetChannelFromInstance+0x94>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d102      	bne.n	800357a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003574:	2307      	movs	r3, #7
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	e001      	b.n	800357e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800357a:	2303      	movs	r3, #3
 800357c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800357e:	68fb      	ldr	r3, [r7, #12]
}
 8003580:	4618      	mov	r0, r3
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	40016000 	.word	0x40016000
 8003590:	40016020 	.word	0x40016020
 8003594:	40016040 	.word	0x40016040
 8003598:	40016080 	.word	0x40016080
 800359c:	400160a0 	.word	0x400160a0
 80035a0:	400160c0 	.word	0x400160c0
 80035a4:	400160e0 	.word	0x400160e0

080035a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035b2:	2300      	movs	r3, #0
 80035b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b6:	e17f      	b.n	80038b8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	2101      	movs	r1, #1
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	fa01 f303 	lsl.w	r3, r1, r3
 80035c4:	4013      	ands	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 8171 	beq.w	80038b2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d005      	beq.n	80035e8 <HAL_GPIO_Init+0x40>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d130      	bne.n	800364a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	2203      	movs	r2, #3
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	4013      	ands	r3, r2
 80035fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	68da      	ldr	r2, [r3, #12]
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	005b      	lsls	r3, r3, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800361e:	2201      	movs	r2, #1
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	fa02 f303 	lsl.w	r3, r2, r3
 8003626:	43db      	mvns	r3, r3
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	091b      	lsrs	r3, r3, #4
 8003634:	f003 0201 	and.w	r2, r3, #1
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4313      	orrs	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	2b03      	cmp	r3, #3
 8003654:	d118      	bne.n	8003688 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800365c:	2201      	movs	r2, #1
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	4013      	ands	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	08db      	lsrs	r3, r3, #3
 8003672:	f003 0201 	and.w	r2, r3, #1
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	2b03      	cmp	r3, #3
 8003692:	d017      	beq.n	80036c4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	2203      	movs	r2, #3
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43db      	mvns	r3, r3
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f003 0303 	and.w	r3, r3, #3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d123      	bne.n	8003718 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	08da      	lsrs	r2, r3, #3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3208      	adds	r2, #8
 80036d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	220f      	movs	r2, #15
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4013      	ands	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	691a      	ldr	r2, [r3, #16]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f003 0307 	and.w	r3, r3, #7
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	4313      	orrs	r3, r2
 8003708:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	08da      	lsrs	r2, r3, #3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	3208      	adds	r2, #8
 8003712:	6939      	ldr	r1, [r7, #16]
 8003714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	2203      	movs	r2, #3
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	43db      	mvns	r3, r3
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	4013      	ands	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f003 0203 	and.w	r2, r3, #3
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	fa02 f303 	lsl.w	r3, r2, r3
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4313      	orrs	r3, r2
 8003744:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80ac 	beq.w	80038b2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800375a:	4b5f      	ldr	r3, [pc, #380]	; (80038d8 <HAL_GPIO_Init+0x330>)
 800375c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800375e:	4a5e      	ldr	r2, [pc, #376]	; (80038d8 <HAL_GPIO_Init+0x330>)
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	6613      	str	r3, [r2, #96]	; 0x60
 8003766:	4b5c      	ldr	r3, [pc, #368]	; (80038d8 <HAL_GPIO_Init+0x330>)
 8003768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	60bb      	str	r3, [r7, #8]
 8003770:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003772:	4a5a      	ldr	r2, [pc, #360]	; (80038dc <HAL_GPIO_Init+0x334>)
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	089b      	lsrs	r3, r3, #2
 8003778:	3302      	adds	r3, #2
 800377a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800377e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	220f      	movs	r2, #15
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43db      	mvns	r3, r3
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800379c:	d025      	beq.n	80037ea <HAL_GPIO_Init+0x242>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a4f      	ldr	r2, [pc, #316]	; (80038e0 <HAL_GPIO_Init+0x338>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d01f      	beq.n	80037e6 <HAL_GPIO_Init+0x23e>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a4e      	ldr	r2, [pc, #312]	; (80038e4 <HAL_GPIO_Init+0x33c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d019      	beq.n	80037e2 <HAL_GPIO_Init+0x23a>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a4d      	ldr	r2, [pc, #308]	; (80038e8 <HAL_GPIO_Init+0x340>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d013      	beq.n	80037de <HAL_GPIO_Init+0x236>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a4c      	ldr	r2, [pc, #304]	; (80038ec <HAL_GPIO_Init+0x344>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00d      	beq.n	80037da <HAL_GPIO_Init+0x232>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a4b      	ldr	r2, [pc, #300]	; (80038f0 <HAL_GPIO_Init+0x348>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d007      	beq.n	80037d6 <HAL_GPIO_Init+0x22e>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a4a      	ldr	r2, [pc, #296]	; (80038f4 <HAL_GPIO_Init+0x34c>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d101      	bne.n	80037d2 <HAL_GPIO_Init+0x22a>
 80037ce:	2306      	movs	r3, #6
 80037d0:	e00c      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037d2:	2307      	movs	r3, #7
 80037d4:	e00a      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037d6:	2305      	movs	r3, #5
 80037d8:	e008      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037da:	2304      	movs	r3, #4
 80037dc:	e006      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037de:	2303      	movs	r3, #3
 80037e0:	e004      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037e2:	2302      	movs	r3, #2
 80037e4:	e002      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037e6:	2301      	movs	r3, #1
 80037e8:	e000      	b.n	80037ec <HAL_GPIO_Init+0x244>
 80037ea:	2300      	movs	r3, #0
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	f002 0203 	and.w	r2, r2, #3
 80037f2:	0092      	lsls	r2, r2, #2
 80037f4:	4093      	lsls	r3, r2
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037fc:	4937      	ldr	r1, [pc, #220]	; (80038dc <HAL_GPIO_Init+0x334>)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	089b      	lsrs	r3, r3, #2
 8003802:	3302      	adds	r3, #2
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800380a:	4b3b      	ldr	r3, [pc, #236]	; (80038f8 <HAL_GPIO_Init+0x350>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	43db      	mvns	r3, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4013      	ands	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4313      	orrs	r3, r2
 800382c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800382e:	4a32      	ldr	r2, [pc, #200]	; (80038f8 <HAL_GPIO_Init+0x350>)
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003834:	4b30      	ldr	r3, [pc, #192]	; (80038f8 <HAL_GPIO_Init+0x350>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	43db      	mvns	r3, r3
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	4013      	ands	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d003      	beq.n	8003858 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	4313      	orrs	r3, r2
 8003856:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003858:	4a27      	ldr	r2, [pc, #156]	; (80038f8 <HAL_GPIO_Init+0x350>)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800385e:	4b26      	ldr	r3, [pc, #152]	; (80038f8 <HAL_GPIO_Init+0x350>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	43db      	mvns	r3, r3
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4013      	ands	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d003      	beq.n	8003882 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4313      	orrs	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003882:	4a1d      	ldr	r2, [pc, #116]	; (80038f8 <HAL_GPIO_Init+0x350>)
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003888:	4b1b      	ldr	r3, [pc, #108]	; (80038f8 <HAL_GPIO_Init+0x350>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	43db      	mvns	r3, r3
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	4013      	ands	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038ac:	4a12      	ldr	r2, [pc, #72]	; (80038f8 <HAL_GPIO_Init+0x350>)
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	3301      	adds	r3, #1
 80038b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	fa22 f303 	lsr.w	r3, r2, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f47f ae78 	bne.w	80035b8 <HAL_GPIO_Init+0x10>
  }
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	371c      	adds	r7, #28
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40021000 	.word	0x40021000
 80038dc:	40010000 	.word	0x40010000
 80038e0:	48000400 	.word	0x48000400
 80038e4:	48000800 	.word	0x48000800
 80038e8:	48000c00 	.word	0x48000c00
 80038ec:	48001000 	.word	0x48001000
 80038f0:	48001400 	.word	0x48001400
 80038f4:	48001800 	.word	0x48001800
 80038f8:	40010400 	.word	0x40010400

080038fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b087      	sub	sp, #28
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800390a:	e0cd      	b.n	8003aa8 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800390c:	2201      	movs	r2, #1
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	4013      	ands	r3, r2
 8003918:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 80c0 	beq.w	8003aa2 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003922:	4a68      	ldr	r2, [pc, #416]	; (8003ac4 <HAL_GPIO_DeInit+0x1c8>)
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	089b      	lsrs	r3, r3, #2
 8003928:	3302      	adds	r3, #2
 800392a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800392e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	220f      	movs	r2, #15
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4013      	ands	r3, r2
 8003942:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800394a:	d025      	beq.n	8003998 <HAL_GPIO_DeInit+0x9c>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a5e      	ldr	r2, [pc, #376]	; (8003ac8 <HAL_GPIO_DeInit+0x1cc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d01f      	beq.n	8003994 <HAL_GPIO_DeInit+0x98>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a5d      	ldr	r2, [pc, #372]	; (8003acc <HAL_GPIO_DeInit+0x1d0>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d019      	beq.n	8003990 <HAL_GPIO_DeInit+0x94>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a5c      	ldr	r2, [pc, #368]	; (8003ad0 <HAL_GPIO_DeInit+0x1d4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d013      	beq.n	800398c <HAL_GPIO_DeInit+0x90>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a5b      	ldr	r2, [pc, #364]	; (8003ad4 <HAL_GPIO_DeInit+0x1d8>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d00d      	beq.n	8003988 <HAL_GPIO_DeInit+0x8c>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a5a      	ldr	r2, [pc, #360]	; (8003ad8 <HAL_GPIO_DeInit+0x1dc>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d007      	beq.n	8003984 <HAL_GPIO_DeInit+0x88>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a59      	ldr	r2, [pc, #356]	; (8003adc <HAL_GPIO_DeInit+0x1e0>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d101      	bne.n	8003980 <HAL_GPIO_DeInit+0x84>
 800397c:	2306      	movs	r3, #6
 800397e:	e00c      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 8003980:	2307      	movs	r3, #7
 8003982:	e00a      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 8003984:	2305      	movs	r3, #5
 8003986:	e008      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 8003988:	2304      	movs	r3, #4
 800398a:	e006      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 800398c:	2303      	movs	r3, #3
 800398e:	e004      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 8003990:	2302      	movs	r3, #2
 8003992:	e002      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <HAL_GPIO_DeInit+0x9e>
 8003998:	2300      	movs	r3, #0
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	f002 0203 	and.w	r2, r2, #3
 80039a0:	0092      	lsls	r2, r2, #2
 80039a2:	4093      	lsls	r3, r2
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d132      	bne.n	8003a10 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80039aa:	4b4d      	ldr	r3, [pc, #308]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	494b      	ldr	r1, [pc, #300]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80039b8:	4b49      	ldr	r3, [pc, #292]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	43db      	mvns	r3, r3
 80039c0:	4947      	ldr	r1, [pc, #284]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039c2:	4013      	ands	r3, r2
 80039c4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80039c6:	4b46      	ldr	r3, [pc, #280]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4944      	ldr	r1, [pc, #272]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80039d4:	4b42      	ldr	r3, [pc, #264]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	43db      	mvns	r3, r3
 80039dc:	4940      	ldr	r1, [pc, #256]	; (8003ae0 <HAL_GPIO_DeInit+0x1e4>)
 80039de:	4013      	ands	r3, r2
 80039e0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f003 0303 	and.w	r3, r3, #3
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	220f      	movs	r2, #15
 80039ec:	fa02 f303 	lsl.w	r3, r2, r3
 80039f0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80039f2:	4a34      	ldr	r2, [pc, #208]	; (8003ac4 <HAL_GPIO_DeInit+0x1c8>)
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	3302      	adds	r3, #2
 80039fa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	43da      	mvns	r2, r3
 8003a02:	4830      	ldr	r0, [pc, #192]	; (8003ac4 <HAL_GPIO_DeInit+0x1c8>)
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	089b      	lsrs	r3, r3, #2
 8003a08:	400a      	ands	r2, r1
 8003a0a:	3302      	adds	r3, #2
 8003a0c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	2103      	movs	r1, #3
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	08da      	lsrs	r2, r3, #3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3208      	adds	r2, #8
 8003a2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f003 0307 	and.w	r3, r3, #7
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	220f      	movs	r2, #15
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	08d2      	lsrs	r2, r2, #3
 8003a44:	4019      	ands	r1, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	3208      	adds	r2, #8
 8003a4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689a      	ldr	r2, [r3, #8]
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	2103      	movs	r1, #3
 8003a58:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	401a      	ands	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	401a      	ands	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	2103      	movs	r1, #3
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	43db      	mvns	r3, r3
 8003a88:	401a      	ands	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a92:	2101      	movs	r1, #1
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	401a      	ands	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f47f af2b 	bne.w	800390c <HAL_GPIO_DeInit+0x10>
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	bf00      	nop
 8003aba:	371c      	adds	r7, #28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	48000400 	.word	0x48000400
 8003acc:	48000800 	.word	0x48000800
 8003ad0:	48000c00 	.word	0x48000c00
 8003ad4:	48001000 	.word	0x48001000
 8003ad8:	48001400 	.word	0x48001400
 8003adc:	48001800 	.word	0x48001800
 8003ae0:	40010400 	.word	0x40010400

08003ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	460b      	mov	r3, r1
 8003aee:	807b      	strh	r3, [r7, #2]
 8003af0:	4613      	mov	r3, r2
 8003af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003af4:	787b      	ldrb	r3, [r7, #1]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003afa:	887a      	ldrh	r2, [r7, #2]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b00:	e002      	b.n	8003b08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b02:	887a      	ldrh	r2, [r7, #2]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b1e:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b20:	695a      	ldr	r2, [r3, #20]
 8003b22:	88fb      	ldrh	r3, [r7, #6]
 8003b24:	4013      	ands	r3, r2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d006      	beq.n	8003b38 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b2a:	4a05      	ldr	r2, [pc, #20]	; (8003b40 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b2c:	88fb      	ldrh	r3, [r7, #6]
 8003b2e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b30:	88fb      	ldrh	r3, [r7, #6]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 f806 	bl	8003b44 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40010400 	.word	0x40010400

08003b44 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b082      	sub	sp, #8
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e081      	b.n	8003c70 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d106      	bne.n	8003b86 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7fe fa99 	bl	80020b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2224      	movs	r2, #36	; 0x24
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 0201 	bic.w	r2, r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003baa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	689a      	ldr	r2, [r3, #8]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bba:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d107      	bne.n	8003bd4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bd0:	609a      	str	r2, [r3, #8]
 8003bd2:	e006      	b.n	8003be2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689a      	ldr	r2, [r3, #8]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003be0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d104      	bne.n	8003bf4 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003bf2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6812      	ldr	r2, [r2, #0]
 8003bfe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c06:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68da      	ldr	r2, [r3, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c16:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69d9      	ldr	r1, [r3, #28]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1a      	ldr	r2, [r3, #32]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f042 0201 	orr.w	r2, r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e021      	b.n	8003cce <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2224      	movs	r2, #36	; 0x24
 8003c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0201 	bic.w	r2, r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fe faaa 	bl	80021fc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
	...

08003cd8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b088      	sub	sp, #32
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	4608      	mov	r0, r1
 8003ce2:	4611      	mov	r1, r2
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	817b      	strh	r3, [r7, #10]
 8003cea:	460b      	mov	r3, r1
 8003cec:	813b      	strh	r3, [r7, #8]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b20      	cmp	r3, #32
 8003cfc:	f040 80f9 	bne.w	8003ef2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <HAL_I2C_Mem_Write+0x34>
 8003d06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d105      	bne.n	8003d18 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d12:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0ed      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d101      	bne.n	8003d26 <HAL_I2C_Mem_Write+0x4e>
 8003d22:	2302      	movs	r3, #2
 8003d24:	e0e6      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d2e:	f7ff f9ed 	bl	800310c <HAL_GetTick>
 8003d32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	2319      	movs	r3, #25
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 fac3 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0d1      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2221      	movs	r2, #33	; 0x21
 8003d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2240      	movs	r2, #64	; 0x40
 8003d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6a3a      	ldr	r2, [r7, #32]
 8003d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d78:	88f8      	ldrh	r0, [r7, #6]
 8003d7a:	893a      	ldrh	r2, [r7, #8]
 8003d7c:	8979      	ldrh	r1, [r7, #10]
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	9301      	str	r3, [sp, #4]
 8003d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	4603      	mov	r3, r0
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f9d3 	bl	8004134 <I2C_RequestMemoryWrite>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d005      	beq.n	8003da0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0a9      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	2bff      	cmp	r3, #255	; 0xff
 8003da8:	d90e      	bls.n	8003dc8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	22ff      	movs	r2, #255	; 0xff
 8003dae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	8979      	ldrh	r1, [r7, #10]
 8003db8:	2300      	movs	r3, #0
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 fc2b 	bl	800461c <I2C_TransferConfig>
 8003dc6:	e00f      	b.n	8003de8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dd6:	b2da      	uxtb	r2, r3
 8003dd8:	8979      	ldrh	r1, [r7, #10]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 fc1a 	bl	800461c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 faad 	bl	800434c <I2C_WaitOnTXISFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e07b      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e00:	781a      	ldrb	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d034      	beq.n	8003ea0 <HAL_I2C_Mem_Write+0x1c8>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d130      	bne.n	8003ea0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e44:	2200      	movs	r2, #0
 8003e46:	2180      	movs	r1, #128	; 0x80
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 fa3f 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e04d      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2bff      	cmp	r3, #255	; 0xff
 8003e60:	d90e      	bls.n	8003e80 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	22ff      	movs	r2, #255	; 0xff
 8003e66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	8979      	ldrh	r1, [r7, #10]
 8003e70:	2300      	movs	r3, #0
 8003e72:	9300      	str	r3, [sp, #0]
 8003e74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 fbcf 	bl	800461c <I2C_TransferConfig>
 8003e7e:	e00f      	b.n	8003ea0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	8979      	ldrh	r1, [r7, #10]
 8003e92:	2300      	movs	r3, #0
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 fbbe 	bl	800461c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d19e      	bne.n	8003de8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 fa8c 	bl	80043cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e01a      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6859      	ldr	r1, [r3, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <HAL_I2C_Mem_Write+0x224>)
 8003ed2:	400b      	ands	r3, r1
 8003ed4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2220      	movs	r2, #32
 8003eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	e000      	b.n	8003ef4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003ef2:	2302      	movs	r3, #2
  }
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	fe00e800 	.word	0xfe00e800

08003f00 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b088      	sub	sp, #32
 8003f04:	af02      	add	r7, sp, #8
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	4608      	mov	r0, r1
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4603      	mov	r3, r0
 8003f10:	817b      	strh	r3, [r7, #10]
 8003f12:	460b      	mov	r3, r1
 8003f14:	813b      	strh	r3, [r7, #8]
 8003f16:	4613      	mov	r3, r2
 8003f18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b20      	cmp	r3, #32
 8003f24:	f040 80fd 	bne.w	8004122 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <HAL_I2C_Mem_Read+0x34>
 8003f2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d105      	bne.n	8003f40 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0f1      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d101      	bne.n	8003f4e <HAL_I2C_Mem_Read+0x4e>
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	e0ea      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f56:	f7ff f8d9 	bl	800310c <HAL_GetTick>
 8003f5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	9300      	str	r3, [sp, #0]
 8003f60:	2319      	movs	r3, #25
 8003f62:	2201      	movs	r2, #1
 8003f64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 f9af 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0d5      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2222      	movs	r2, #34	; 0x22
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2240      	movs	r2, #64	; 0x40
 8003f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6a3a      	ldr	r2, [r7, #32]
 8003f92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fa0:	88f8      	ldrh	r0, [r7, #6]
 8003fa2:	893a      	ldrh	r2, [r7, #8]
 8003fa4:	8979      	ldrh	r1, [r7, #10]
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	9301      	str	r3, [sp, #4]
 8003faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	4603      	mov	r3, r0
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 f913 	bl	80041dc <I2C_RequestMemoryRead>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e0ad      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	2bff      	cmp	r3, #255	; 0xff
 8003fd0:	d90e      	bls.n	8003ff0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	22ff      	movs	r2, #255	; 0xff
 8003fd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	8979      	ldrh	r1, [r7, #10]
 8003fe0:	4b52      	ldr	r3, [pc, #328]	; (800412c <HAL_I2C_Mem_Read+0x22c>)
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 fb17 	bl	800461c <I2C_TransferConfig>
 8003fee:	e00f      	b.n	8004010 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	8979      	ldrh	r1, [r7, #10]
 8004002:	4b4a      	ldr	r3, [pc, #296]	; (800412c <HAL_I2C_Mem_Read+0x22c>)
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fb06 	bl	800461c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004016:	2200      	movs	r2, #0
 8004018:	2104      	movs	r1, #4
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 f956 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e07c      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	1c5a      	adds	r2, r3, #1
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004046:	3b01      	subs	r3, #1
 8004048:	b29a      	uxth	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d034      	beq.n	80040d0 <HAL_I2C_Mem_Read+0x1d0>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	d130      	bne.n	80040d0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004074:	2200      	movs	r2, #0
 8004076:	2180      	movs	r1, #128	; 0x80
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f000 f927 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e04d      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800408c:	b29b      	uxth	r3, r3
 800408e:	2bff      	cmp	r3, #255	; 0xff
 8004090:	d90e      	bls.n	80040b0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	22ff      	movs	r2, #255	; 0xff
 8004096:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409c:	b2da      	uxtb	r2, r3
 800409e:	8979      	ldrh	r1, [r7, #10]
 80040a0:	2300      	movs	r3, #0
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fab7 	bl	800461c <I2C_TransferConfig>
 80040ae:	e00f      	b.n	80040d0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	8979      	ldrh	r1, [r7, #10]
 80040c2:	2300      	movs	r3, #0
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f000 faa6 	bl	800461c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d19a      	bne.n	8004010 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f974 	bl	80043cc <I2C_WaitOnSTOPFlagUntilTimeout>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e01a      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2220      	movs	r2, #32
 80040f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6859      	ldr	r1, [r3, #4]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <HAL_I2C_Mem_Read+0x230>)
 8004102:	400b      	ands	r3, r1
 8004104:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2220      	movs	r2, #32
 800410a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	e000      	b.n	8004124 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004122:	2302      	movs	r3, #2
  }
}
 8004124:	4618      	mov	r0, r3
 8004126:	3718      	adds	r7, #24
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	80002400 	.word	0x80002400
 8004130:	fe00e800 	.word	0xfe00e800

08004134 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	4608      	mov	r0, r1
 800413e:	4611      	mov	r1, r2
 8004140:	461a      	mov	r2, r3
 8004142:	4603      	mov	r3, r0
 8004144:	817b      	strh	r3, [r7, #10]
 8004146:	460b      	mov	r3, r1
 8004148:	813b      	strh	r3, [r7, #8]
 800414a:	4613      	mov	r3, r2
 800414c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	8979      	ldrh	r1, [r7, #10]
 8004154:	4b20      	ldr	r3, [pc, #128]	; (80041d8 <I2C_RequestMemoryWrite+0xa4>)
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 fa5d 	bl	800461c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004162:	69fa      	ldr	r2, [r7, #28]
 8004164:	69b9      	ldr	r1, [r7, #24]
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 f8f0 	bl	800434c <I2C_WaitOnTXISFlagUntilTimeout>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e02c      	b.n	80041d0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004176:	88fb      	ldrh	r3, [r7, #6]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d105      	bne.n	8004188 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800417c:	893b      	ldrh	r3, [r7, #8]
 800417e:	b2da      	uxtb	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	629a      	str	r2, [r3, #40]	; 0x28
 8004186:	e015      	b.n	80041b4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004188:	893b      	ldrh	r3, [r7, #8]
 800418a:	0a1b      	lsrs	r3, r3, #8
 800418c:	b29b      	uxth	r3, r3
 800418e:	b2da      	uxtb	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004196:	69fa      	ldr	r2, [r7, #28]
 8004198:	69b9      	ldr	r1, [r7, #24]
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 f8d6 	bl	800434c <I2C_WaitOnTXISFlagUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e012      	b.n	80041d0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041aa:	893b      	ldrh	r3, [r7, #8]
 80041ac:	b2da      	uxtb	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2200      	movs	r2, #0
 80041bc:	2180      	movs	r1, #128	; 0x80
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 f884 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	80002000 	.word	0x80002000

080041dc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af02      	add	r7, sp, #8
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	4608      	mov	r0, r1
 80041e6:	4611      	mov	r1, r2
 80041e8:	461a      	mov	r2, r3
 80041ea:	4603      	mov	r3, r0
 80041ec:	817b      	strh	r3, [r7, #10]
 80041ee:	460b      	mov	r3, r1
 80041f0:	813b      	strh	r3, [r7, #8]
 80041f2:	4613      	mov	r3, r2
 80041f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80041f6:	88fb      	ldrh	r3, [r7, #6]
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	8979      	ldrh	r1, [r7, #10]
 80041fc:	4b20      	ldr	r3, [pc, #128]	; (8004280 <I2C_RequestMemoryRead+0xa4>)
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	2300      	movs	r3, #0
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 fa0a 	bl	800461c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004208:	69fa      	ldr	r2, [r7, #28]
 800420a:	69b9      	ldr	r1, [r7, #24]
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 f89d 	bl	800434c <I2C_WaitOnTXISFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e02c      	b.n	8004276 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800421c:	88fb      	ldrh	r3, [r7, #6]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d105      	bne.n	800422e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004222:	893b      	ldrh	r3, [r7, #8]
 8004224:	b2da      	uxtb	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	629a      	str	r2, [r3, #40]	; 0x28
 800422c:	e015      	b.n	800425a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800422e:	893b      	ldrh	r3, [r7, #8]
 8004230:	0a1b      	lsrs	r3, r3, #8
 8004232:	b29b      	uxth	r3, r3
 8004234:	b2da      	uxtb	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800423c:	69fa      	ldr	r2, [r7, #28]
 800423e:	69b9      	ldr	r1, [r7, #24]
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 f883 	bl	800434c <I2C_WaitOnTXISFlagUntilTimeout>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d001      	beq.n	8004250 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e012      	b.n	8004276 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004250:	893b      	ldrh	r3, [r7, #8]
 8004252:	b2da      	uxtb	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	2200      	movs	r2, #0
 8004262:	2140      	movs	r1, #64	; 0x40
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f000 f831 	bl	80042cc <I2C_WaitOnFlagUntilTimeout>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d001      	beq.n	8004274 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e000      	b.n	8004276 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	80002000 	.word	0x80002000

08004284 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b02      	cmp	r3, #2
 8004298:	d103      	bne.n	80042a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2200      	movs	r2, #0
 80042a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d007      	beq.n	80042c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699a      	ldr	r2, [r3, #24]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0201 	orr.w	r2, r2, #1
 80042be:	619a      	str	r2, [r3, #24]
  }
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	603b      	str	r3, [r7, #0]
 80042d8:	4613      	mov	r3, r2
 80042da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042dc:	e022      	b.n	8004324 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d01e      	beq.n	8004324 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042e6:	f7fe ff11 	bl	800310c <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d302      	bcc.n	80042fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d113      	bne.n	8004324 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e00f      	b.n	8004344 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	699a      	ldr	r2, [r3, #24]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	4013      	ands	r3, r2
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	429a      	cmp	r2, r3
 8004332:	bf0c      	ite	eq
 8004334:	2301      	moveq	r3, #1
 8004336:	2300      	movne	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	461a      	mov	r2, r3
 800433c:	79fb      	ldrb	r3, [r7, #7]
 800433e:	429a      	cmp	r2, r3
 8004340:	d0cd      	beq.n	80042de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004358:	e02c      	b.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	68b9      	ldr	r1, [r7, #8]
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f000 f870 	bl	8004444 <I2C_IsErrorOccurred>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e02a      	b.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004374:	d01e      	beq.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004376:	f7fe fec9 	bl	800310c <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	429a      	cmp	r2, r3
 8004384:	d302      	bcc.n	800438c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d113      	bne.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004390:	f043 0220 	orr.w	r2, r3, #32
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e007      	b.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d1cb      	bne.n	800435a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043d8:	e028      	b.n	800442c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	68b9      	ldr	r1, [r7, #8]
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 f830 	bl	8004444 <I2C_IsErrorOccurred>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e026      	b.n	800443c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ee:	f7fe fe8d 	bl	800310c <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d302      	bcc.n	8004404 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d113      	bne.n	800442c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004408:	f043 0220 	orr.w	r2, r3, #32
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e007      	b.n	800443c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b20      	cmp	r3, #32
 8004438:	d1cf      	bne.n	80043da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08a      	sub	sp, #40	; 0x28
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004450:	2300      	movs	r3, #0
 8004452:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800445e:	2300      	movs	r3, #0
 8004460:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	f003 0310 	and.w	r3, r3, #16
 800446c:	2b00      	cmp	r3, #0
 800446e:	d075      	beq.n	800455c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2210      	movs	r2, #16
 8004476:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004478:	e056      	b.n	8004528 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004480:	d052      	beq.n	8004528 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004482:	f7fe fe43 	bl	800310c <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	429a      	cmp	r2, r3
 8004490:	d302      	bcc.n	8004498 <I2C_IsErrorOccurred+0x54>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d147      	bne.n	8004528 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044ba:	d12e      	bne.n	800451a <I2C_IsErrorOccurred+0xd6>
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044c2:	d02a      	beq.n	800451a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80044c4:	7cfb      	ldrb	r3, [r7, #19]
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	d027      	beq.n	800451a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80044da:	f7fe fe17 	bl	800310c <HAL_GetTick>
 80044de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044e0:	e01b      	b.n	800451a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80044e2:	f7fe fe13 	bl	800310c <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b19      	cmp	r3, #25
 80044ee:	d914      	bls.n	800451a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f4:	f043 0220 	orr.w	r2, r3, #32
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	f003 0320 	and.w	r3, r3, #32
 8004524:	2b20      	cmp	r3, #32
 8004526:	d1dc      	bne.n	80044e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	f003 0320 	and.w	r3, r3, #32
 8004532:	2b20      	cmp	r3, #32
 8004534:	d003      	beq.n	800453e <I2C_IsErrorOccurred+0xfa>
 8004536:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800453a:	2b00      	cmp	r3, #0
 800453c:	d09d      	beq.n	800447a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800453e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004542:	2b00      	cmp	r3, #0
 8004544:	d103      	bne.n	800454e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2220      	movs	r2, #32
 800454c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	f043 0304 	orr.w	r3, r3, #4
 8004554:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00b      	beq.n	8004586 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	f043 0301 	orr.w	r3, r3, #1
 8004574:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800457e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00b      	beq.n	80045a8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004590:	6a3b      	ldr	r3, [r7, #32]
 8004592:	f043 0308 	orr.w	r3, r3, #8
 8004596:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045b2:	6a3b      	ldr	r3, [r7, #32]
 80045b4:	f043 0302 	orr.w	r3, r3, #2
 80045b8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80045ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01c      	beq.n	800460c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045d2:	68f8      	ldr	r0, [r7, #12]
 80045d4:	f7ff fe56 	bl	8004284 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6859      	ldr	r1, [r3, #4]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	4b0d      	ldr	r3, [pc, #52]	; (8004618 <I2C_IsErrorOccurred+0x1d4>)
 80045e4:	400b      	ands	r3, r1
 80045e6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	431a      	orrs	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2220      	movs	r2, #32
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800460c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004610:	4618      	mov	r0, r3
 8004612:	3728      	adds	r7, #40	; 0x28
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	fe00e800 	.word	0xfe00e800

0800461c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	607b      	str	r3, [r7, #4]
 8004626:	460b      	mov	r3, r1
 8004628:	817b      	strh	r3, [r7, #10]
 800462a:	4613      	mov	r3, r2
 800462c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800462e:	897b      	ldrh	r3, [r7, #10]
 8004630:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004634:	7a7b      	ldrb	r3, [r7, #9]
 8004636:	041b      	lsls	r3, r3, #16
 8004638:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800463c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	4313      	orrs	r3, r2
 8004646:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800464a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	6a3b      	ldr	r3, [r7, #32]
 8004654:	0d5b      	lsrs	r3, r3, #21
 8004656:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800465a:	4b08      	ldr	r3, [pc, #32]	; (800467c <I2C_TransferConfig+0x60>)
 800465c:	430b      	orrs	r3, r1
 800465e:	43db      	mvns	r3, r3
 8004660:	ea02 0103 	and.w	r1, r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	430a      	orrs	r2, r1
 800466c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800466e:	bf00      	nop
 8004670:	371c      	adds	r7, #28
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	03ff63ff 	.word	0x03ff63ff

08004680 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b20      	cmp	r3, #32
 8004694:	d138      	bne.n	8004708 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800469c:	2b01      	cmp	r3, #1
 800469e:	d101      	bne.n	80046a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046a0:	2302      	movs	r3, #2
 80046a2:	e032      	b.n	800470a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2224      	movs	r2, #36	; 0x24
 80046b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f022 0201 	bic.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6819      	ldr	r1, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	e000      	b.n	800470a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004708:	2302      	movs	r3, #2
  }
}
 800470a:	4618      	mov	r0, r3
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr

08004716 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004716:	b480      	push	{r7}
 8004718:	b085      	sub	sp, #20
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
 800471e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b20      	cmp	r3, #32
 800472a:	d139      	bne.n	80047a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004732:	2b01      	cmp	r3, #1
 8004734:	d101      	bne.n	800473a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004736:	2302      	movs	r3, #2
 8004738:	e033      	b.n	80047a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2224      	movs	r2, #36	; 0x24
 8004746:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f022 0201 	bic.w	r2, r2, #1
 8004758:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004768:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	021b      	lsls	r3, r3, #8
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	4313      	orrs	r3, r2
 8004772:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2220      	movs	r2, #32
 8004790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800479c:	2300      	movs	r3, #0
 800479e:	e000      	b.n	80047a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047a0:	2302      	movs	r3, #2
  }
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80047ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047b0:	b08f      	sub	sp, #60	; 0x3c
 80047b2:	af0a      	add	r7, sp, #40	; 0x28
 80047b4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d101      	bne.n	80047c0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e116      	b.n	80049ee <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7fd feb8 	bl	8002550 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2203      	movs	r2, #3
 80047e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d102      	bne.n	80047fa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f002 fb43 	bl	8006e8a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	603b      	str	r3, [r7, #0]
 800480a:	687e      	ldr	r6, [r7, #4]
 800480c:	466d      	mov	r5, sp
 800480e:	f106 0410 	add.w	r4, r6, #16
 8004812:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004814:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004816:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004818:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800481a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800481e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004822:	1d33      	adds	r3, r6, #4
 8004824:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004826:	6838      	ldr	r0, [r7, #0]
 8004828:	f002 fb03 	bl	8006e32 <USB_CoreInit>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2202      	movs	r2, #2
 8004836:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e0d7      	b.n	80049ee <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2100      	movs	r1, #0
 8004844:	4618      	mov	r0, r3
 8004846:	f002 fb31 	bl	8006eac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800484a:	2300      	movs	r3, #0
 800484c:	73fb      	strb	r3, [r7, #15]
 800484e:	e04a      	b.n	80048e6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004850:	7bfa      	ldrb	r2, [r7, #15]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	4413      	add	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	333d      	adds	r3, #61	; 0x3d
 8004860:	2201      	movs	r2, #1
 8004862:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004864:	7bfa      	ldrb	r2, [r7, #15]
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	4613      	mov	r3, r2
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	4413      	add	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	440b      	add	r3, r1
 8004872:	333c      	adds	r3, #60	; 0x3c
 8004874:	7bfa      	ldrb	r2, [r7, #15]
 8004876:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004878:	7bfa      	ldrb	r2, [r7, #15]
 800487a:	7bfb      	ldrb	r3, [r7, #15]
 800487c:	b298      	uxth	r0, r3
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	4613      	mov	r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4413      	add	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	440b      	add	r3, r1
 800488a:	3344      	adds	r3, #68	; 0x44
 800488c:	4602      	mov	r2, r0
 800488e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004890:	7bfa      	ldrb	r2, [r7, #15]
 8004892:	6879      	ldr	r1, [r7, #4]
 8004894:	4613      	mov	r3, r2
 8004896:	00db      	lsls	r3, r3, #3
 8004898:	4413      	add	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	3340      	adds	r3, #64	; 0x40
 80048a0:	2200      	movs	r2, #0
 80048a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80048a4:	7bfa      	ldrb	r2, [r7, #15]
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	4613      	mov	r3, r2
 80048aa:	00db      	lsls	r3, r3, #3
 80048ac:	4413      	add	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	3348      	adds	r3, #72	; 0x48
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80048b8:	7bfa      	ldrb	r2, [r7, #15]
 80048ba:	6879      	ldr	r1, [r7, #4]
 80048bc:	4613      	mov	r3, r2
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	4413      	add	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	440b      	add	r3, r1
 80048c6:	334c      	adds	r3, #76	; 0x4c
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80048cc:	7bfa      	ldrb	r2, [r7, #15]
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	4613      	mov	r3, r2
 80048d2:	00db      	lsls	r3, r3, #3
 80048d4:	4413      	add	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	440b      	add	r3, r1
 80048da:	3354      	adds	r3, #84	; 0x54
 80048dc:	2200      	movs	r2, #0
 80048de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
 80048e2:	3301      	adds	r3, #1
 80048e4:	73fb      	strb	r3, [r7, #15]
 80048e6:	7bfa      	ldrb	r2, [r7, #15]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d3af      	bcc.n	8004850 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048f0:	2300      	movs	r3, #0
 80048f2:	73fb      	strb	r3, [r7, #15]
 80048f4:	e044      	b.n	8004980 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80048f6:	7bfa      	ldrb	r2, [r7, #15]
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004908:	2200      	movs	r2, #0
 800490a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800490c:	7bfa      	ldrb	r2, [r7, #15]
 800490e:	6879      	ldr	r1, [r7, #4]
 8004910:	4613      	mov	r3, r2
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	4413      	add	r3, r2
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	440b      	add	r3, r1
 800491a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800491e:	7bfa      	ldrb	r2, [r7, #15]
 8004920:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004922:	7bfa      	ldrb	r2, [r7, #15]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	4413      	add	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004934:	2200      	movs	r2, #0
 8004936:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004938:	7bfa      	ldrb	r2, [r7, #15]
 800493a:	6879      	ldr	r1, [r7, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800494a:	2200      	movs	r2, #0
 800494c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800494e:	7bfa      	ldrb	r2, [r7, #15]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	00db      	lsls	r3, r3, #3
 8004956:	4413      	add	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004964:	7bfa      	ldrb	r2, [r7, #15]
 8004966:	6879      	ldr	r1, [r7, #4]
 8004968:	4613      	mov	r3, r2
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	4413      	add	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800497a:	7bfb      	ldrb	r3, [r7, #15]
 800497c:	3301      	adds	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
 8004980:	7bfa      	ldrb	r2, [r7, #15]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	429a      	cmp	r2, r3
 8004988:	d3b5      	bcc.n	80048f6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	603b      	str	r3, [r7, #0]
 8004990:	687e      	ldr	r6, [r7, #4]
 8004992:	466d      	mov	r5, sp
 8004994:	f106 0410 	add.w	r4, r6, #16
 8004998:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800499a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800499c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800499e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80049a4:	e885 0003 	stmia.w	r5, {r0, r1}
 80049a8:	1d33      	adds	r3, r6, #4
 80049aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049ac:	6838      	ldr	r0, [r7, #0]
 80049ae:	f002 fac9 	bl	8006f44 <USB_DevInit>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e014      	b.n	80049ee <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d102      	bne.n	80049e2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f80a 	bl	80049f6 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f002 fc75 	bl	80072d6 <USB_DevDisconnect>

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080049f6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80049f6:	b480      	push	{r7}
 80049f8:	b085      	sub	sp, #20
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a28:	f043 0303 	orr.w	r3, r3, #3
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
	...

08004a40 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004a40:	b480      	push	{r7}
 8004a42:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a44:	4b05      	ldr	r3, [pc, #20]	; (8004a5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a04      	ldr	r2, [pc, #16]	; (8004a5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a4e:	6013      	str	r3, [r2, #0]
}
 8004a50:	bf00      	nop
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	40007000 	.word	0x40007000

08004a60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a64:	4b04      	ldr	r3, [pc, #16]	; (8004a78 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40007000 	.word	0x40007000

08004a7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a8a:	d130      	bne.n	8004aee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a8c:	4b23      	ldr	r3, [pc, #140]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a98:	d038      	beq.n	8004b0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a9a:	4b20      	ldr	r3, [pc, #128]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004aa2:	4a1e      	ldr	r2, [pc, #120]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aa4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004aa8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004aaa:	4b1d      	ldr	r3, [pc, #116]	; (8004b20 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2232      	movs	r2, #50	; 0x32
 8004ab0:	fb02 f303 	mul.w	r3, r2, r3
 8004ab4:	4a1b      	ldr	r2, [pc, #108]	; (8004b24 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aba:	0c9b      	lsrs	r3, r3, #18
 8004abc:	3301      	adds	r3, #1
 8004abe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ac0:	e002      	b.n	8004ac8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ac8:	4b14      	ldr	r3, [pc, #80]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ad0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ad4:	d102      	bne.n	8004adc <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1f2      	bne.n	8004ac2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004adc:	4b0f      	ldr	r3, [pc, #60]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ae8:	d110      	bne.n	8004b0c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e00f      	b.n	8004b0e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004aee:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004afa:	d007      	beq.n	8004b0c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004afc:	4b07      	ldr	r3, [pc, #28]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b04:	4a05      	ldr	r2, [pc, #20]	; (8004b1c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b0a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40007000 	.word	0x40007000
 8004b20:	20000134 	.word	0x20000134
 8004b24:	431bde83 	.word	0x431bde83

08004b28 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004b2c:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	4a04      	ldr	r2, [pc, #16]	; (8004b44 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004b32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b36:	6053      	str	r3, [r2, #4]
}
 8004b38:	bf00      	nop
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	40007000 	.word	0x40007000

08004b48 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af02      	add	r7, sp, #8
 8004b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004b50:	f7fe fadc 	bl	800310c <HAL_GetTick>
 8004b54:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e063      	b.n	8004c28 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10b      	bne.n	8004b84 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7fd fb7d 	bl	8002274 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004b7a:	f241 3188 	movw	r1, #5000	; 0x1388
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f858 	bl	8004c34 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	3b01      	subs	r3, #1
 8004b94:	021a      	lsls	r2, r3, #8
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2120      	movs	r1, #32
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 f850 	bl	8004c50 <QSPI_WaitFlagStateUntilTimeout>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004bb4:	7afb      	ldrb	r3, [r7, #11]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d131      	bne.n	8004c1e <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004bc4:	f023 0310 	bic.w	r3, r3, #16
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6852      	ldr	r2, [r2, #4]
 8004bcc:	0611      	lsls	r1, r2, #24
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	68d2      	ldr	r2, [r2, #12]
 8004bd2:	4311      	orrs	r1, r2
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	4b13      	ldr	r3, [pc, #76]	; (8004c30 <HAL_QSPI_Init+0xe8>)
 8004be4:	4013      	ands	r3, r2
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	6912      	ldr	r2, [r2, #16]
 8004bea:	0411      	lsls	r1, r2, #16
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6952      	ldr	r2, [r2, #20]
 8004bf0:	4311      	orrs	r1, r2
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6992      	ldr	r2, [r2, #24]
 8004bf6:	4311      	orrs	r1, r2
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6812      	ldr	r2, [r2, #0]
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0201 	orr.w	r2, r2, #1
 8004c0e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004c26:	7afb      	ldrb	r3, [r7, #11]
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	ffe0f8fe 	.word	0xffe0f8fe

08004c34 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	603b      	str	r3, [r7, #0]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004c60:	e01a      	b.n	8004c98 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c68:	d016      	beq.n	8004c98 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c6a:	f7fe fa4f 	bl	800310c <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d302      	bcc.n	8004c80 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d10b      	bne.n	8004c98 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2204      	movs	r2, #4
 8004c84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8c:	f043 0201 	orr.w	r2, r3, #1
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e00e      	b.n	8004cb6 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689a      	ldr	r2, [r3, #8]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	bf14      	ite	ne
 8004ca6:	2301      	movne	r3, #1
 8004ca8:	2300      	moveq	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d1d6      	bne.n	8004c62 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e3ca      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cd2:	4b97      	ldr	r3, [pc, #604]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 030c 	and.w	r3, r3, #12
 8004cda:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cdc:	4b94      	ldr	r3, [pc, #592]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f003 0303 	and.w	r3, r3, #3
 8004ce4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0310 	and.w	r3, r3, #16
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f000 80e4 	beq.w	8004ebc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d007      	beq.n	8004d0a <HAL_RCC_OscConfig+0x4a>
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	2b0c      	cmp	r3, #12
 8004cfe:	f040 808b 	bne.w	8004e18 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	f040 8087 	bne.w	8004e18 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d0a:	4b89      	ldr	r3, [pc, #548]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d005      	beq.n	8004d22 <HAL_RCC_OscConfig+0x62>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e3a2      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a1a      	ldr	r2, [r3, #32]
 8004d26:	4b82      	ldr	r3, [pc, #520]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d004      	beq.n	8004d3c <HAL_RCC_OscConfig+0x7c>
 8004d32:	4b7f      	ldr	r3, [pc, #508]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d3a:	e005      	b.n	8004d48 <HAL_RCC_OscConfig+0x88>
 8004d3c:	4b7c      	ldr	r3, [pc, #496]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d42:	091b      	lsrs	r3, r3, #4
 8004d44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d223      	bcs.n	8004d94 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fd55 	bl	8005800 <RCC_SetFlashLatencyFromMSIRange>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e383      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d60:	4b73      	ldr	r3, [pc, #460]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a72      	ldr	r2, [pc, #456]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d66:	f043 0308 	orr.w	r3, r3, #8
 8004d6a:	6013      	str	r3, [r2, #0]
 8004d6c:	4b70      	ldr	r3, [pc, #448]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	496d      	ldr	r1, [pc, #436]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d7e:	4b6c      	ldr	r3, [pc, #432]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	021b      	lsls	r3, r3, #8
 8004d8c:	4968      	ldr	r1, [pc, #416]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	604b      	str	r3, [r1, #4]
 8004d92:	e025      	b.n	8004de0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d94:	4b66      	ldr	r3, [pc, #408]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a65      	ldr	r2, [pc, #404]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004d9a:	f043 0308 	orr.w	r3, r3, #8
 8004d9e:	6013      	str	r3, [r2, #0]
 8004da0:	4b63      	ldr	r3, [pc, #396]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	4960      	ldr	r1, [pc, #384]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004db2:	4b5f      	ldr	r3, [pc, #380]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	021b      	lsls	r3, r3, #8
 8004dc0:	495b      	ldr	r1, [pc, #364]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d109      	bne.n	8004de0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f000 fd15 	bl	8005800 <RCC_SetFlashLatencyFromMSIRange>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d001      	beq.n	8004de0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e343      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004de0:	f000 fc4a 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8004de4:	4602      	mov	r2, r0
 8004de6:	4b52      	ldr	r3, [pc, #328]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	091b      	lsrs	r3, r3, #4
 8004dec:	f003 030f 	and.w	r3, r3, #15
 8004df0:	4950      	ldr	r1, [pc, #320]	; (8004f34 <HAL_RCC_OscConfig+0x274>)
 8004df2:	5ccb      	ldrb	r3, [r1, r3]
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfc:	4a4e      	ldr	r2, [pc, #312]	; (8004f38 <HAL_RCC_OscConfig+0x278>)
 8004dfe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004e00:	4b4e      	ldr	r3, [pc, #312]	; (8004f3c <HAL_RCC_OscConfig+0x27c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7fe f931 	bl	800306c <HAL_InitTick>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d052      	beq.n	8004eba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	e327      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d032      	beq.n	8004e86 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004e20:	4b43      	ldr	r3, [pc, #268]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a42      	ldr	r2, [pc, #264]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e26:	f043 0301 	orr.w	r3, r3, #1
 8004e2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e2c:	f7fe f96e 	bl	800310c <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e34:	f7fe f96a 	bl	800310c <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e310      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e46:	4b3a      	ldr	r3, [pc, #232]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0f0      	beq.n	8004e34 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e52:	4b37      	ldr	r3, [pc, #220]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a36      	ldr	r2, [pc, #216]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e58:	f043 0308 	orr.w	r3, r3, #8
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	4b34      	ldr	r3, [pc, #208]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	4931      	ldr	r1, [pc, #196]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e70:	4b2f      	ldr	r3, [pc, #188]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	021b      	lsls	r3, r3, #8
 8004e7e:	492c      	ldr	r1, [pc, #176]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	604b      	str	r3, [r1, #4]
 8004e84:	e01a      	b.n	8004ebc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004e86:	4b2a      	ldr	r3, [pc, #168]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a29      	ldr	r2, [pc, #164]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004e8c:	f023 0301 	bic.w	r3, r3, #1
 8004e90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004e92:	f7fe f93b 	bl	800310c <HAL_GetTick>
 8004e96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004e98:	e008      	b.n	8004eac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004e9a:	f7fe f937 	bl	800310c <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d901      	bls.n	8004eac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e2dd      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004eac:	4b20      	ldr	r3, [pc, #128]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1f0      	bne.n	8004e9a <HAL_RCC_OscConfig+0x1da>
 8004eb8:	e000      	b.n	8004ebc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004eba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d074      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	2b08      	cmp	r3, #8
 8004ecc:	d005      	beq.n	8004eda <HAL_RCC_OscConfig+0x21a>
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	2b0c      	cmp	r3, #12
 8004ed2:	d10e      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2b03      	cmp	r3, #3
 8004ed8:	d10b      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eda:	4b15      	ldr	r3, [pc, #84]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d064      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x2f0>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d160      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e2ba      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004efa:	d106      	bne.n	8004f0a <HAL_RCC_OscConfig+0x24a>
 8004efc:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a0b      	ldr	r2, [pc, #44]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004f02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f06:	6013      	str	r3, [r2, #0]
 8004f08:	e026      	b.n	8004f58 <HAL_RCC_OscConfig+0x298>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f12:	d115      	bne.n	8004f40 <HAL_RCC_OscConfig+0x280>
 8004f14:	4b06      	ldr	r3, [pc, #24]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a05      	ldr	r2, [pc, #20]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004f1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	4b03      	ldr	r3, [pc, #12]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a02      	ldr	r2, [pc, #8]	; (8004f30 <HAL_RCC_OscConfig+0x270>)
 8004f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f2a:	6013      	str	r3, [r2, #0]
 8004f2c:	e014      	b.n	8004f58 <HAL_RCC_OscConfig+0x298>
 8004f2e:	bf00      	nop
 8004f30:	40021000 	.word	0x40021000
 8004f34:	080092a0 	.word	0x080092a0
 8004f38:	20000134 	.word	0x20000134
 8004f3c:	2000017c 	.word	0x2000017c
 8004f40:	4ba0      	ldr	r3, [pc, #640]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a9f      	ldr	r2, [pc, #636]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004f46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f4a:	6013      	str	r3, [r2, #0]
 8004f4c:	4b9d      	ldr	r3, [pc, #628]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a9c      	ldr	r2, [pc, #624]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004f52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d013      	beq.n	8004f88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f60:	f7fe f8d4 	bl	800310c <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f66:	e008      	b.n	8004f7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f68:	f7fe f8d0 	bl	800310c <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b64      	cmp	r3, #100	; 0x64
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e276      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f7a:	4b92      	ldr	r3, [pc, #584]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d0f0      	beq.n	8004f68 <HAL_RCC_OscConfig+0x2a8>
 8004f86:	e014      	b.n	8004fb2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f88:	f7fe f8c0 	bl	800310c <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f90:	f7fe f8bc 	bl	800310c <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b64      	cmp	r3, #100	; 0x64
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e262      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fa2:	4b88      	ldr	r3, [pc, #544]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1f0      	bne.n	8004f90 <HAL_RCC_OscConfig+0x2d0>
 8004fae:	e000      	b.n	8004fb2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d060      	beq.n	8005080 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	2b04      	cmp	r3, #4
 8004fc2:	d005      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x310>
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	2b0c      	cmp	r3, #12
 8004fc8:	d119      	bne.n	8004ffe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d116      	bne.n	8004ffe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fd0:	4b7c      	ldr	r3, [pc, #496]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x328>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e23f      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fe8:	4b76      	ldr	r3, [pc, #472]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	061b      	lsls	r3, r3, #24
 8004ff6:	4973      	ldr	r1, [pc, #460]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ffc:	e040      	b.n	8005080 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d023      	beq.n	800504e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005006:	4b6f      	ldr	r3, [pc, #444]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a6e      	ldr	r2, [pc, #440]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800500c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005010:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005012:	f7fe f87b 	bl	800310c <HAL_GetTick>
 8005016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005018:	e008      	b.n	800502c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800501a:	f7fe f877 	bl	800310c <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	2b02      	cmp	r3, #2
 8005026:	d901      	bls.n	800502c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e21d      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800502c:	4b65      	ldr	r3, [pc, #404]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005034:	2b00      	cmp	r3, #0
 8005036:	d0f0      	beq.n	800501a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005038:	4b62      	ldr	r3, [pc, #392]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	061b      	lsls	r3, r3, #24
 8005046:	495f      	ldr	r1, [pc, #380]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005048:	4313      	orrs	r3, r2
 800504a:	604b      	str	r3, [r1, #4]
 800504c:	e018      	b.n	8005080 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800504e:	4b5d      	ldr	r3, [pc, #372]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a5c      	ldr	r2, [pc, #368]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800505a:	f7fe f857 	bl	800310c <HAL_GetTick>
 800505e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005060:	e008      	b.n	8005074 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005062:	f7fe f853 	bl	800310c <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	2b02      	cmp	r3, #2
 800506e:	d901      	bls.n	8005074 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e1f9      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005074:	4b53      	ldr	r3, [pc, #332]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1f0      	bne.n	8005062 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0308 	and.w	r3, r3, #8
 8005088:	2b00      	cmp	r3, #0
 800508a:	d03c      	beq.n	8005106 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d01c      	beq.n	80050ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005094:	4b4b      	ldr	r3, [pc, #300]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800509a:	4a4a      	ldr	r2, [pc, #296]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800509c:	f043 0301 	orr.w	r3, r3, #1
 80050a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a4:	f7fe f832 	bl	800310c <HAL_GetTick>
 80050a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050aa:	e008      	b.n	80050be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050ac:	f7fe f82e 	bl	800310c <HAL_GetTick>
 80050b0:	4602      	mov	r2, r0
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e1d4      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050be:	4b41      	ldr	r3, [pc, #260]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80050c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0ef      	beq.n	80050ac <HAL_RCC_OscConfig+0x3ec>
 80050cc:	e01b      	b.n	8005106 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050ce:	4b3d      	ldr	r3, [pc, #244]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80050d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050d4:	4a3b      	ldr	r2, [pc, #236]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80050d6:	f023 0301 	bic.w	r3, r3, #1
 80050da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050de:	f7fe f815 	bl	800310c <HAL_GetTick>
 80050e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e6:	f7fe f811 	bl	800310c <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e1b7      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050f8:	4b32      	ldr	r3, [pc, #200]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80050fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1ef      	bne.n	80050e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 80a6 	beq.w	8005260 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005114:	2300      	movs	r3, #0
 8005116:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005118:	4b2a      	ldr	r3, [pc, #168]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800511a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800511c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10d      	bne.n	8005140 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005124:	4b27      	ldr	r3, [pc, #156]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005128:	4a26      	ldr	r2, [pc, #152]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800512a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800512e:	6593      	str	r3, [r2, #88]	; 0x58
 8005130:	4b24      	ldr	r3, [pc, #144]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005138:	60bb      	str	r3, [r7, #8]
 800513a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800513c:	2301      	movs	r3, #1
 800513e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005140:	4b21      	ldr	r3, [pc, #132]	; (80051c8 <HAL_RCC_OscConfig+0x508>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005148:	2b00      	cmp	r3, #0
 800514a:	d118      	bne.n	800517e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800514c:	4b1e      	ldr	r3, [pc, #120]	; (80051c8 <HAL_RCC_OscConfig+0x508>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a1d      	ldr	r2, [pc, #116]	; (80051c8 <HAL_RCC_OscConfig+0x508>)
 8005152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005156:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005158:	f7fd ffd8 	bl	800310c <HAL_GetTick>
 800515c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800515e:	e008      	b.n	8005172 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005160:	f7fd ffd4 	bl	800310c <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b02      	cmp	r3, #2
 800516c:	d901      	bls.n	8005172 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e17a      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005172:	4b15      	ldr	r3, [pc, #84]	; (80051c8 <HAL_RCC_OscConfig+0x508>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517a:	2b00      	cmp	r3, #0
 800517c:	d0f0      	beq.n	8005160 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d108      	bne.n	8005198 <HAL_RCC_OscConfig+0x4d8>
 8005186:	4b0f      	ldr	r3, [pc, #60]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 8005188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518c:	4a0d      	ldr	r2, [pc, #52]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 800518e:	f043 0301 	orr.w	r3, r3, #1
 8005192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005196:	e029      	b.n	80051ec <HAL_RCC_OscConfig+0x52c>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	2b05      	cmp	r3, #5
 800519e:	d115      	bne.n	80051cc <HAL_RCC_OscConfig+0x50c>
 80051a0:	4b08      	ldr	r3, [pc, #32]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80051a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a6:	4a07      	ldr	r2, [pc, #28]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80051a8:	f043 0304 	orr.w	r3, r3, #4
 80051ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051b0:	4b04      	ldr	r3, [pc, #16]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051b6:	4a03      	ldr	r2, [pc, #12]	; (80051c4 <HAL_RCC_OscConfig+0x504>)
 80051b8:	f043 0301 	orr.w	r3, r3, #1
 80051bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051c0:	e014      	b.n	80051ec <HAL_RCC_OscConfig+0x52c>
 80051c2:	bf00      	nop
 80051c4:	40021000 	.word	0x40021000
 80051c8:	40007000 	.word	0x40007000
 80051cc:	4b9c      	ldr	r3, [pc, #624]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80051ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d2:	4a9b      	ldr	r2, [pc, #620]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80051d4:	f023 0301 	bic.w	r3, r3, #1
 80051d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051dc:	4b98      	ldr	r3, [pc, #608]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80051de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051e2:	4a97      	ldr	r2, [pc, #604]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80051e4:	f023 0304 	bic.w	r3, r3, #4
 80051e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d016      	beq.n	8005222 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051f4:	f7fd ff8a 	bl	800310c <HAL_GetTick>
 80051f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051fa:	e00a      	b.n	8005212 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051fc:	f7fd ff86 	bl	800310c <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	f241 3288 	movw	r2, #5000	; 0x1388
 800520a:	4293      	cmp	r3, r2
 800520c:	d901      	bls.n	8005212 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e12a      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005212:	4b8b      	ldr	r3, [pc, #556]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0ed      	beq.n	80051fc <HAL_RCC_OscConfig+0x53c>
 8005220:	e015      	b.n	800524e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005222:	f7fd ff73 	bl	800310c <HAL_GetTick>
 8005226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005228:	e00a      	b.n	8005240 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800522a:	f7fd ff6f 	bl	800310c <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	f241 3288 	movw	r2, #5000	; 0x1388
 8005238:	4293      	cmp	r3, r2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e113      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005240:	4b7f      	ldr	r3, [pc, #508]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1ed      	bne.n	800522a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800524e:	7ffb      	ldrb	r3, [r7, #31]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d105      	bne.n	8005260 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005254:	4b7a      	ldr	r3, [pc, #488]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005258:	4a79      	ldr	r2, [pc, #484]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 800525a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800525e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 80fe 	beq.w	8005466 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800526e:	2b02      	cmp	r3, #2
 8005270:	f040 80d0 	bne.w	8005414 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005274:	4b72      	ldr	r3, [pc, #456]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	f003 0203 	and.w	r2, r3, #3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005284:	429a      	cmp	r2, r3
 8005286:	d130      	bne.n	80052ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	3b01      	subs	r3, #1
 8005294:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005296:	429a      	cmp	r2, r3
 8005298:	d127      	bne.n	80052ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d11f      	bne.n	80052ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052b4:	2a07      	cmp	r2, #7
 80052b6:	bf14      	ite	ne
 80052b8:	2201      	movne	r2, #1
 80052ba:	2200      	moveq	r2, #0
 80052bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80052be:	4293      	cmp	r3, r2
 80052c0:	d113      	bne.n	80052ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052cc:	085b      	lsrs	r3, r3, #1
 80052ce:	3b01      	subs	r3, #1
 80052d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d109      	bne.n	80052ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	085b      	lsrs	r3, r3, #1
 80052e2:	3b01      	subs	r3, #1
 80052e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d06e      	beq.n	80053c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	2b0c      	cmp	r3, #12
 80052ee:	d069      	beq.n	80053c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80052f0:	4b53      	ldr	r3, [pc, #332]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d105      	bne.n	8005308 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80052fc:	4b50      	ldr	r3, [pc, #320]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e0ad      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800530c:	4b4c      	ldr	r3, [pc, #304]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a4b      	ldr	r2, [pc, #300]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005312:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005316:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005318:	f7fd fef8 	bl	800310c <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005320:	f7fd fef4 	bl	800310c <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e09a      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005332:	4b43      	ldr	r3, [pc, #268]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800533e:	4b40      	ldr	r3, [pc, #256]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005340:	68da      	ldr	r2, [r3, #12]
 8005342:	4b40      	ldr	r3, [pc, #256]	; (8005444 <HAL_RCC_OscConfig+0x784>)
 8005344:	4013      	ands	r3, r2
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800534e:	3a01      	subs	r2, #1
 8005350:	0112      	lsls	r2, r2, #4
 8005352:	4311      	orrs	r1, r2
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005358:	0212      	lsls	r2, r2, #8
 800535a:	4311      	orrs	r1, r2
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005360:	0852      	lsrs	r2, r2, #1
 8005362:	3a01      	subs	r2, #1
 8005364:	0552      	lsls	r2, r2, #21
 8005366:	4311      	orrs	r1, r2
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800536c:	0852      	lsrs	r2, r2, #1
 800536e:	3a01      	subs	r2, #1
 8005370:	0652      	lsls	r2, r2, #25
 8005372:	4311      	orrs	r1, r2
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005378:	0912      	lsrs	r2, r2, #4
 800537a:	0452      	lsls	r2, r2, #17
 800537c:	430a      	orrs	r2, r1
 800537e:	4930      	ldr	r1, [pc, #192]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005380:	4313      	orrs	r3, r2
 8005382:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005384:	4b2e      	ldr	r3, [pc, #184]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a2d      	ldr	r2, [pc, #180]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 800538a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800538e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005390:	4b2b      	ldr	r3, [pc, #172]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	4a2a      	ldr	r2, [pc, #168]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800539a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800539c:	f7fd feb6 	bl	800310c <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053a4:	f7fd feb2 	bl	800310c <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e058      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053b6:	4b22      	ldr	r3, [pc, #136]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d0f0      	beq.n	80053a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80053c2:	e050      	b.n	8005466 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e04f      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053c8:	4b1d      	ldr	r3, [pc, #116]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d148      	bne.n	8005466 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80053d4:	4b1a      	ldr	r3, [pc, #104]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a19      	ldr	r2, [pc, #100]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80053da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053e0:	4b17      	ldr	r3, [pc, #92]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	4a16      	ldr	r2, [pc, #88]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 80053e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80053ec:	f7fd fe8e 	bl	800310c <HAL_GetTick>
 80053f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053f2:	e008      	b.n	8005406 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f4:	f7fd fe8a 	bl	800310c <HAL_GetTick>
 80053f8:	4602      	mov	r2, r0
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	1ad3      	subs	r3, r2, r3
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d901      	bls.n	8005406 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e030      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005406:	4b0e      	ldr	r3, [pc, #56]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0f0      	beq.n	80053f4 <HAL_RCC_OscConfig+0x734>
 8005412:	e028      	b.n	8005466 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	2b0c      	cmp	r3, #12
 8005418:	d023      	beq.n	8005462 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800541a:	4b09      	ldr	r3, [pc, #36]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a08      	ldr	r2, [pc, #32]	; (8005440 <HAL_RCC_OscConfig+0x780>)
 8005420:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005424:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005426:	f7fd fe71 	bl	800310c <HAL_GetTick>
 800542a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800542c:	e00c      	b.n	8005448 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800542e:	f7fd fe6d 	bl	800310c <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	2b02      	cmp	r3, #2
 800543a:	d905      	bls.n	8005448 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e013      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
 8005440:	40021000 	.word	0x40021000
 8005444:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005448:	4b09      	ldr	r3, [pc, #36]	; (8005470 <HAL_RCC_OscConfig+0x7b0>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1ec      	bne.n	800542e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005454:	4b06      	ldr	r3, [pc, #24]	; (8005470 <HAL_RCC_OscConfig+0x7b0>)
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	4905      	ldr	r1, [pc, #20]	; (8005470 <HAL_RCC_OscConfig+0x7b0>)
 800545a:	4b06      	ldr	r3, [pc, #24]	; (8005474 <HAL_RCC_OscConfig+0x7b4>)
 800545c:	4013      	ands	r3, r2
 800545e:	60cb      	str	r3, [r1, #12]
 8005460:	e001      	b.n	8005466 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e000      	b.n	8005468 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3720      	adds	r7, #32
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	40021000 	.word	0x40021000
 8005474:	feeefffc 	.word	0xfeeefffc

08005478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e0e7      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800548c:	4b75      	ldr	r3, [pc, #468]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0307 	and.w	r3, r3, #7
 8005494:	683a      	ldr	r2, [r7, #0]
 8005496:	429a      	cmp	r2, r3
 8005498:	d910      	bls.n	80054bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800549a:	4b72      	ldr	r3, [pc, #456]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f023 0207 	bic.w	r2, r3, #7
 80054a2:	4970      	ldr	r1, [pc, #448]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054aa:	4b6e      	ldr	r3, [pc, #440]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0307 	and.w	r3, r3, #7
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d001      	beq.n	80054bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e0cf      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d010      	beq.n	80054ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	4b66      	ldr	r3, [pc, #408]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d908      	bls.n	80054ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054d8:	4b63      	ldr	r3, [pc, #396]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	4960      	ldr	r1, [pc, #384]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80054e6:	4313      	orrs	r3, r2
 80054e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d04c      	beq.n	8005590 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	d107      	bne.n	800550e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054fe:	4b5a      	ldr	r3, [pc, #360]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d121      	bne.n	800554e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e0a6      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d107      	bne.n	8005526 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005516:	4b54      	ldr	r3, [pc, #336]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d115      	bne.n	800554e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e09a      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d107      	bne.n	800553e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800552e:	4b4e      	ldr	r3, [pc, #312]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d109      	bne.n	800554e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e08e      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800553e:	4b4a      	ldr	r3, [pc, #296]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e086      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800554e:	4b46      	ldr	r3, [pc, #280]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f023 0203 	bic.w	r2, r3, #3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	4943      	ldr	r1, [pc, #268]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 800555c:	4313      	orrs	r3, r2
 800555e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005560:	f7fd fdd4 	bl	800310c <HAL_GetTick>
 8005564:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005566:	e00a      	b.n	800557e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005568:	f7fd fdd0 	bl	800310c <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	f241 3288 	movw	r2, #5000	; 0x1388
 8005576:	4293      	cmp	r3, r2
 8005578:	d901      	bls.n	800557e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e06e      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800557e:	4b3a      	ldr	r3, [pc, #232]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f003 020c 	and.w	r2, r3, #12
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	429a      	cmp	r2, r3
 800558e:	d1eb      	bne.n	8005568 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0302 	and.w	r3, r3, #2
 8005598:	2b00      	cmp	r3, #0
 800559a:	d010      	beq.n	80055be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	4b31      	ldr	r3, [pc, #196]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d208      	bcs.n	80055be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055ac:	4b2e      	ldr	r3, [pc, #184]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	492b      	ldr	r1, [pc, #172]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055be:	4b29      	ldr	r3, [pc, #164]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0307 	and.w	r3, r3, #7
 80055c6:	683a      	ldr	r2, [r7, #0]
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d210      	bcs.n	80055ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055cc:	4b25      	ldr	r3, [pc, #148]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f023 0207 	bic.w	r2, r3, #7
 80055d4:	4923      	ldr	r1, [pc, #140]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	4313      	orrs	r3, r2
 80055da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055dc:	4b21      	ldr	r3, [pc, #132]	; (8005664 <HAL_RCC_ClockConfig+0x1ec>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0307 	and.w	r3, r3, #7
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d001      	beq.n	80055ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e036      	b.n	800565c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d008      	beq.n	800560c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055fa:	4b1b      	ldr	r3, [pc, #108]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	4918      	ldr	r1, [pc, #96]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005608:	4313      	orrs	r3, r2
 800560a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0308 	and.w	r3, r3, #8
 8005614:	2b00      	cmp	r3, #0
 8005616:	d009      	beq.n	800562c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005618:	4b13      	ldr	r3, [pc, #76]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	4910      	ldr	r1, [pc, #64]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005628:	4313      	orrs	r3, r2
 800562a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800562c:	f000 f824 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8005630:	4602      	mov	r2, r0
 8005632:	4b0d      	ldr	r3, [pc, #52]	; (8005668 <HAL_RCC_ClockConfig+0x1f0>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	091b      	lsrs	r3, r3, #4
 8005638:	f003 030f 	and.w	r3, r3, #15
 800563c:	490b      	ldr	r1, [pc, #44]	; (800566c <HAL_RCC_ClockConfig+0x1f4>)
 800563e:	5ccb      	ldrb	r3, [r1, r3]
 8005640:	f003 031f 	and.w	r3, r3, #31
 8005644:	fa22 f303 	lsr.w	r3, r2, r3
 8005648:	4a09      	ldr	r2, [pc, #36]	; (8005670 <HAL_RCC_ClockConfig+0x1f8>)
 800564a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800564c:	4b09      	ldr	r3, [pc, #36]	; (8005674 <HAL_RCC_ClockConfig+0x1fc>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4618      	mov	r0, r3
 8005652:	f7fd fd0b 	bl	800306c <HAL_InitTick>
 8005656:	4603      	mov	r3, r0
 8005658:	72fb      	strb	r3, [r7, #11]

  return status;
 800565a:	7afb      	ldrb	r3, [r7, #11]
}
 800565c:	4618      	mov	r0, r3
 800565e:	3710      	adds	r7, #16
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	40022000 	.word	0x40022000
 8005668:	40021000 	.word	0x40021000
 800566c:	080092a0 	.word	0x080092a0
 8005670:	20000134 	.word	0x20000134
 8005674:	2000017c 	.word	0x2000017c

08005678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005678:	b480      	push	{r7}
 800567a:	b089      	sub	sp, #36	; 0x24
 800567c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800567e:	2300      	movs	r3, #0
 8005680:	61fb      	str	r3, [r7, #28]
 8005682:	2300      	movs	r3, #0
 8005684:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005686:	4b3e      	ldr	r3, [pc, #248]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
 800568e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005690:	4b3b      	ldr	r3, [pc, #236]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f003 0303 	and.w	r3, r3, #3
 8005698:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d005      	beq.n	80056ac <HAL_RCC_GetSysClockFreq+0x34>
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	2b0c      	cmp	r3, #12
 80056a4:	d121      	bne.n	80056ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d11e      	bne.n	80056ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80056ac:	4b34      	ldr	r3, [pc, #208]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0308 	and.w	r3, r3, #8
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d107      	bne.n	80056c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80056b8:	4b31      	ldr	r3, [pc, #196]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056be:	0a1b      	lsrs	r3, r3, #8
 80056c0:	f003 030f 	and.w	r3, r3, #15
 80056c4:	61fb      	str	r3, [r7, #28]
 80056c6:	e005      	b.n	80056d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80056c8:	4b2d      	ldr	r3, [pc, #180]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	091b      	lsrs	r3, r3, #4
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80056d4:	4a2b      	ldr	r2, [pc, #172]	; (8005784 <HAL_RCC_GetSysClockFreq+0x10c>)
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10d      	bne.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056e8:	e00a      	b.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b04      	cmp	r3, #4
 80056ee:	d102      	bne.n	80056f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056f0:	4b25      	ldr	r3, [pc, #148]	; (8005788 <HAL_RCC_GetSysClockFreq+0x110>)
 80056f2:	61bb      	str	r3, [r7, #24]
 80056f4:	e004      	b.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d101      	bne.n	8005700 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80056fc:	4b23      	ldr	r3, [pc, #140]	; (800578c <HAL_RCC_GetSysClockFreq+0x114>)
 80056fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	2b0c      	cmp	r3, #12
 8005704:	d134      	bne.n	8005770 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005706:	4b1e      	ldr	r3, [pc, #120]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	2b02      	cmp	r3, #2
 8005714:	d003      	beq.n	800571e <HAL_RCC_GetSysClockFreq+0xa6>
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	2b03      	cmp	r3, #3
 800571a:	d003      	beq.n	8005724 <HAL_RCC_GetSysClockFreq+0xac>
 800571c:	e005      	b.n	800572a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800571e:	4b1a      	ldr	r3, [pc, #104]	; (8005788 <HAL_RCC_GetSysClockFreq+0x110>)
 8005720:	617b      	str	r3, [r7, #20]
      break;
 8005722:	e005      	b.n	8005730 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005724:	4b19      	ldr	r3, [pc, #100]	; (800578c <HAL_RCC_GetSysClockFreq+0x114>)
 8005726:	617b      	str	r3, [r7, #20]
      break;
 8005728:	e002      	b.n	8005730 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	617b      	str	r3, [r7, #20]
      break;
 800572e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005730:	4b13      	ldr	r3, [pc, #76]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	091b      	lsrs	r3, r3, #4
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	3301      	adds	r3, #1
 800573c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800573e:	4b10      	ldr	r3, [pc, #64]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	0a1b      	lsrs	r3, r3, #8
 8005744:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	fb03 f202 	mul.w	r2, r3, r2
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	fbb2 f3f3 	udiv	r3, r2, r3
 8005754:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005756:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <HAL_RCC_GetSysClockFreq+0x108>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	0e5b      	lsrs	r3, r3, #25
 800575c:	f003 0303 	and.w	r3, r3, #3
 8005760:	3301      	adds	r3, #1
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005766:	697a      	ldr	r2, [r7, #20]
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	fbb2 f3f3 	udiv	r3, r2, r3
 800576e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005770:	69bb      	ldr	r3, [r7, #24]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3724      	adds	r7, #36	; 0x24
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40021000 	.word	0x40021000
 8005784:	080092b8 	.word	0x080092b8
 8005788:	00f42400 	.word	0x00f42400
 800578c:	007a1200 	.word	0x007a1200

08005790 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005794:	4b03      	ldr	r3, [pc, #12]	; (80057a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005796:	681b      	ldr	r3, [r3, #0]
}
 8005798:	4618      	mov	r0, r3
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	20000134 	.word	0x20000134

080057a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80057ac:	f7ff fff0 	bl	8005790 <HAL_RCC_GetHCLKFreq>
 80057b0:	4602      	mov	r2, r0
 80057b2:	4b06      	ldr	r3, [pc, #24]	; (80057cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	0a1b      	lsrs	r3, r3, #8
 80057b8:	f003 0307 	and.w	r3, r3, #7
 80057bc:	4904      	ldr	r1, [pc, #16]	; (80057d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80057be:	5ccb      	ldrb	r3, [r1, r3]
 80057c0:	f003 031f 	and.w	r3, r3, #31
 80057c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	40021000 	.word	0x40021000
 80057d0:	080092b0 	.word	0x080092b0

080057d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80057d8:	f7ff ffda 	bl	8005790 <HAL_RCC_GetHCLKFreq>
 80057dc:	4602      	mov	r2, r0
 80057de:	4b06      	ldr	r3, [pc, #24]	; (80057f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	0adb      	lsrs	r3, r3, #11
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	4904      	ldr	r1, [pc, #16]	; (80057fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80057ea:	5ccb      	ldrb	r3, [r1, r3]
 80057ec:	f003 031f 	and.w	r3, r3, #31
 80057f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	40021000 	.word	0x40021000
 80057fc:	080092b0 	.word	0x080092b0

08005800 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005808:	2300      	movs	r3, #0
 800580a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800580c:	4b2a      	ldr	r3, [pc, #168]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800580e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d003      	beq.n	8005820 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005818:	f7ff f922 	bl	8004a60 <HAL_PWREx_GetVoltageRange>
 800581c:	6178      	str	r0, [r7, #20]
 800581e:	e014      	b.n	800584a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005820:	4b25      	ldr	r3, [pc, #148]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005824:	4a24      	ldr	r2, [pc, #144]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005826:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800582a:	6593      	str	r3, [r2, #88]	; 0x58
 800582c:	4b22      	ldr	r3, [pc, #136]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800582e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005838:	f7ff f912 	bl	8004a60 <HAL_PWREx_GetVoltageRange>
 800583c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800583e:	4b1e      	ldr	r3, [pc, #120]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005842:	4a1d      	ldr	r2, [pc, #116]	; (80058b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005844:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005848:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005850:	d10b      	bne.n	800586a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b80      	cmp	r3, #128	; 0x80
 8005856:	d919      	bls.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2ba0      	cmp	r3, #160	; 0xa0
 800585c:	d902      	bls.n	8005864 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800585e:	2302      	movs	r3, #2
 8005860:	613b      	str	r3, [r7, #16]
 8005862:	e013      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005864:	2301      	movs	r3, #1
 8005866:	613b      	str	r3, [r7, #16]
 8005868:	e010      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b80      	cmp	r3, #128	; 0x80
 800586e:	d902      	bls.n	8005876 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005870:	2303      	movs	r3, #3
 8005872:	613b      	str	r3, [r7, #16]
 8005874:	e00a      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b80      	cmp	r3, #128	; 0x80
 800587a:	d102      	bne.n	8005882 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800587c:	2302      	movs	r3, #2
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	e004      	b.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b70      	cmp	r3, #112	; 0x70
 8005886:	d101      	bne.n	800588c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005888:	2301      	movs	r3, #1
 800588a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800588c:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f023 0207 	bic.w	r2, r3, #7
 8005894:	4909      	ldr	r1, [pc, #36]	; (80058bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800589c:	4b07      	ldr	r3, [pc, #28]	; (80058bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0307 	and.w	r3, r3, #7
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d001      	beq.n	80058ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e000      	b.n	80058b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	40021000 	.word	0x40021000
 80058bc:	40022000 	.word	0x40022000

080058c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058c8:	2300      	movs	r3, #0
 80058ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058cc:	2300      	movs	r3, #0
 80058ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d041      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80058e4:	d02a      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80058e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80058ea:	d824      	bhi.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80058ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80058f0:	d008      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80058f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80058f6:	d81e      	bhi.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80058fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005900:	d010      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005902:	e018      	b.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005904:	4b86      	ldr	r3, [pc, #536]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	4a85      	ldr	r2, [pc, #532]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800590a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800590e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005910:	e015      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	3304      	adds	r3, #4
 8005916:	2100      	movs	r1, #0
 8005918:	4618      	mov	r0, r3
 800591a:	f000 facb 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 800591e:	4603      	mov	r3, r0
 8005920:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005922:	e00c      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3320      	adds	r3, #32
 8005928:	2100      	movs	r1, #0
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fbb6 	bl	800609c <RCCEx_PLLSAI2_Config>
 8005930:	4603      	mov	r3, r0
 8005932:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005934:	e003      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	74fb      	strb	r3, [r7, #19]
      break;
 800593a:	e000      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800593c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800593e:	7cfb      	ldrb	r3, [r7, #19]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10b      	bne.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005944:	4b76      	ldr	r3, [pc, #472]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800594a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005952:	4973      	ldr	r1, [pc, #460]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800595a:	e001      	b.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800595c:	7cfb      	ldrb	r3, [r7, #19]
 800595e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d041      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005970:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005974:	d02a      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005976:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800597a:	d824      	bhi.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800597c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005980:	d008      	beq.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005982:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005986:	d81e      	bhi.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800598c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005990:	d010      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005992:	e018      	b.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005994:	4b62      	ldr	r3, [pc, #392]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	4a61      	ldr	r2, [pc, #388]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800599a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800599e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059a0:	e015      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3304      	adds	r3, #4
 80059a6:	2100      	movs	r1, #0
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fa83 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 80059ae:	4603      	mov	r3, r0
 80059b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059b2:	e00c      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3320      	adds	r3, #32
 80059b8:	2100      	movs	r1, #0
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fb6e 	bl	800609c <RCCEx_PLLSAI2_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80059c4:	e003      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	74fb      	strb	r3, [r7, #19]
      break;
 80059ca:	e000      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80059cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059ce:	7cfb      	ldrb	r3, [r7, #19]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10b      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059d4:	4b52      	ldr	r3, [pc, #328]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059e2:	494f      	ldr	r1, [pc, #316]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80059ea:	e001      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ec:	7cfb      	ldrb	r3, [r7, #19]
 80059ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 80a0 	beq.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059fe:	2300      	movs	r3, #0
 8005a00:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a02:	4b47      	ldr	r3, [pc, #284]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e000      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005a12:	2300      	movs	r3, #0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00d      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a18:	4b41      	ldr	r3, [pc, #260]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1c:	4a40      	ldr	r2, [pc, #256]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a22:	6593      	str	r3, [r2, #88]	; 0x58
 8005a24:	4b3e      	ldr	r3, [pc, #248]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a30:	2301      	movs	r3, #1
 8005a32:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a34:	4b3b      	ldr	r3, [pc, #236]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a3a      	ldr	r2, [pc, #232]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a40:	f7fd fb64 	bl	800310c <HAL_GetTick>
 8005a44:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a46:	e009      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a48:	f7fd fb60 	bl	800310c <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d902      	bls.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	74fb      	strb	r3, [r7, #19]
        break;
 8005a5a:	e005      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005a5c:	4b31      	ldr	r3, [pc, #196]	; (8005b24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0ef      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005a68:	7cfb      	ldrb	r3, [r7, #19]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d15c      	bne.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a6e:	4b2c      	ldr	r3, [pc, #176]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a78:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01f      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d019      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a8c:	4b24      	ldr	r3, [pc, #144]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a98:	4b21      	ldr	r3, [pc, #132]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a9e:	4a20      	ldr	r2, [pc, #128]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aa8:	4b1d      	ldr	r3, [pc, #116]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aae:	4a1c      	ldr	r2, [pc, #112]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ab4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ab8:	4a19      	ldr	r2, [pc, #100]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d016      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aca:	f7fd fb1f 	bl	800310c <HAL_GetTick>
 8005ace:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ad0:	e00b      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad2:	f7fd fb1b 	bl	800310c <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d902      	bls.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	74fb      	strb	r3, [r7, #19]
            break;
 8005ae8:	e006      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aea:	4b0d      	ldr	r3, [pc, #52]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0ec      	beq.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005af8:	7cfb      	ldrb	r3, [r7, #19]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10c      	bne.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005afe:	4b08      	ldr	r3, [pc, #32]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b0e:	4904      	ldr	r1, [pc, #16]	; (8005b20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005b16:	e009      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b18:	7cfb      	ldrb	r3, [r7, #19]
 8005b1a:	74bb      	strb	r3, [r7, #18]
 8005b1c:	e006      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005b1e:	bf00      	nop
 8005b20:	40021000 	.word	0x40021000
 8005b24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b28:	7cfb      	ldrb	r3, [r7, #19]
 8005b2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b2c:	7c7b      	ldrb	r3, [r7, #17]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d105      	bne.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b32:	4b9e      	ldr	r3, [pc, #632]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b36:	4a9d      	ldr	r2, [pc, #628]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b3c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00a      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b4a:	4b98      	ldr	r3, [pc, #608]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b50:	f023 0203 	bic.w	r2, r3, #3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b58:	4994      	ldr	r1, [pc, #592]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00a      	beq.n	8005b82 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b6c:	4b8f      	ldr	r3, [pc, #572]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b72:	f023 020c 	bic.w	r2, r3, #12
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7a:	498c      	ldr	r1, [pc, #560]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00a      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b8e:	4b87      	ldr	r3, [pc, #540]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b94:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9c:	4983      	ldr	r1, [pc, #524]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00a      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bb0:	4b7e      	ldr	r3, [pc, #504]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bb6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bbe:	497b      	ldr	r1, [pc, #492]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0310 	and.w	r3, r3, #16
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00a      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005bd2:	4b76      	ldr	r3, [pc, #472]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005be0:	4972      	ldr	r1, [pc, #456]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0320 	and.w	r3, r3, #32
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00a      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bf4:	4b6d      	ldr	r3, [pc, #436]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bfa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c02:	496a      	ldr	r1, [pc, #424]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c16:	4b65      	ldr	r3, [pc, #404]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c24:	4961      	ldr	r1, [pc, #388]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00a      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c38:	4b5c      	ldr	r3, [pc, #368]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c46:	4959      	ldr	r1, [pc, #356]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00a      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c5a:	4b54      	ldr	r3, [pc, #336]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c60:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c68:	4950      	ldr	r1, [pc, #320]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00a      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c7c:	4b4b      	ldr	r3, [pc, #300]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8a:	4948      	ldr	r1, [pc, #288]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00a      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005c9e:	4b43      	ldr	r3, [pc, #268]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cac:	493f      	ldr	r1, [pc, #252]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d028      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005cc0:	4b3a      	ldr	r3, [pc, #232]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cce:	4937      	ldr	r1, [pc, #220]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cde:	d106      	bne.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce0:	4b32      	ldr	r3, [pc, #200]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4a31      	ldr	r2, [pc, #196]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ce6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cea:	60d3      	str	r3, [r2, #12]
 8005cec:	e011      	b.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cf2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005cf6:	d10c      	bne.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	3304      	adds	r3, #4
 8005cfc:	2101      	movs	r1, #1
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 f8d8 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005d04:	4603      	mov	r3, r0
 8005d06:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005d08:	7cfb      	ldrb	r3, [r7, #19]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005d0e:	7cfb      	ldrb	r3, [r7, #19]
 8005d10:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d028      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005d1e:	4b23      	ldr	r3, [pc, #140]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d24:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2c:	491f      	ldr	r1, [pc, #124]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d3c:	d106      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d3e:	4b1b      	ldr	r3, [pc, #108]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	4a1a      	ldr	r2, [pc, #104]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d48:	60d3      	str	r3, [r2, #12]
 8005d4a:	e011      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d54:	d10c      	bne.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	3304      	adds	r3, #4
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 f8a9 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005d62:	4603      	mov	r3, r0
 8005d64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005d66:	7cfb      	ldrb	r3, [r7, #19]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005d6c:	7cfb      	ldrb	r3, [r7, #19]
 8005d6e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d02b      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d7c:	4b0b      	ldr	r3, [pc, #44]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d8a:	4908      	ldr	r1, [pc, #32]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d9a:	d109      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d9c:	4b03      	ldr	r3, [pc, #12]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	4a02      	ldr	r2, [pc, #8]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005da2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005da6:	60d3      	str	r3, [r2, #12]
 8005da8:	e014      	b.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005daa:	bf00      	nop
 8005dac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005db4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005db8:	d10c      	bne.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	2101      	movs	r1, #1
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 f877 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005dca:	7cfb      	ldrb	r3, [r7, #19]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005dd0:	7cfb      	ldrb	r3, [r7, #19]
 8005dd2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d02f      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005de0:	4b2b      	ldr	r3, [pc, #172]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005de6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dee:	4928      	ldr	r1, [pc, #160]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005dfe:	d10d      	bne.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	3304      	adds	r3, #4
 8005e04:	2102      	movs	r1, #2
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 f854 	bl	8005eb4 <RCCEx_PLLSAI1_Config>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e10:	7cfb      	ldrb	r3, [r7, #19]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d014      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005e16:	7cfb      	ldrb	r3, [r7, #19]
 8005e18:	74bb      	strb	r3, [r7, #18]
 8005e1a:	e011      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e24:	d10c      	bne.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	3320      	adds	r3, #32
 8005e2a:	2102      	movs	r1, #2
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f000 f935 	bl	800609c <RCCEx_PLLSAI2_Config>
 8005e32:	4603      	mov	r3, r0
 8005e34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e36:	7cfb      	ldrb	r3, [r7, #19]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005e3c:	7cfb      	ldrb	r3, [r7, #19]
 8005e3e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005e4c:	4b10      	ldr	r3, [pc, #64]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e52:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e5a:	490d      	ldr	r1, [pc, #52]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00b      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005e6e:	4b08      	ldr	r3, [pc, #32]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e74:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e7e:	4904      	ldr	r1, [pc, #16]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005e80:	4313      	orrs	r3, r2
 8005e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005e86:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40021000 	.word	0x40021000

08005e94 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005e98:	4b05      	ldr	r3, [pc, #20]	; (8005eb0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a04      	ldr	r2, [pc, #16]	; (8005eb0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005e9e:	f043 0304 	orr.w	r3, r3, #4
 8005ea2:	6013      	str	r3, [r2, #0]
}
 8005ea4:	bf00      	nop
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	40021000 	.word	0x40021000

08005eb4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ec2:	4b75      	ldr	r3, [pc, #468]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	f003 0303 	and.w	r3, r3, #3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d018      	beq.n	8005f00 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005ece:	4b72      	ldr	r3, [pc, #456]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	f003 0203 	and.w	r2, r3, #3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d10d      	bne.n	8005efa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
       ||
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d009      	beq.n	8005efa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005ee6:	4b6c      	ldr	r3, [pc, #432]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	091b      	lsrs	r3, r3, #4
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	1c5a      	adds	r2, r3, #1
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
       ||
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d047      	beq.n	8005f8a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	73fb      	strb	r3, [r7, #15]
 8005efe:	e044      	b.n	8005f8a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d018      	beq.n	8005f3a <RCCEx_PLLSAI1_Config+0x86>
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d825      	bhi.n	8005f58 <RCCEx_PLLSAI1_Config+0xa4>
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d002      	beq.n	8005f16 <RCCEx_PLLSAI1_Config+0x62>
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d009      	beq.n	8005f28 <RCCEx_PLLSAI1_Config+0x74>
 8005f14:	e020      	b.n	8005f58 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f16:	4b60      	ldr	r3, [pc, #384]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d11d      	bne.n	8005f5e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f26:	e01a      	b.n	8005f5e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f28:	4b5b      	ldr	r3, [pc, #364]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d116      	bne.n	8005f62 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f38:	e013      	b.n	8005f62 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f3a:	4b57      	ldr	r3, [pc, #348]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10f      	bne.n	8005f66 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f46:	4b54      	ldr	r3, [pc, #336]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d109      	bne.n	8005f66 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f56:	e006      	b.n	8005f66 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f5c:	e004      	b.n	8005f68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f5e:	bf00      	nop
 8005f60:	e002      	b.n	8005f68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f62:	bf00      	nop
 8005f64:	e000      	b.n	8005f68 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005f66:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10d      	bne.n	8005f8a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005f6e:	4b4a      	ldr	r3, [pc, #296]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6819      	ldr	r1, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	011b      	lsls	r3, r3, #4
 8005f82:	430b      	orrs	r3, r1
 8005f84:	4944      	ldr	r1, [pc, #272]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005f8a:	7bfb      	ldrb	r3, [r7, #15]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d17d      	bne.n	800608c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005f90:	4b41      	ldr	r3, [pc, #260]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a40      	ldr	r2, [pc, #256]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f96:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f9c:	f7fd f8b6 	bl	800310c <HAL_GetTick>
 8005fa0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005fa2:	e009      	b.n	8005fb8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005fa4:	f7fd f8b2 	bl	800310c <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	d902      	bls.n	8005fb8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005fb2:	2303      	movs	r3, #3
 8005fb4:	73fb      	strb	r3, [r7, #15]
        break;
 8005fb6:	e005      	b.n	8005fc4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005fb8:	4b37      	ldr	r3, [pc, #220]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1ef      	bne.n	8005fa4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d160      	bne.n	800608c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d111      	bne.n	8005ff4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005fd0:	4b31      	ldr	r3, [pc, #196]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6892      	ldr	r2, [r2, #8]
 8005fe0:	0211      	lsls	r1, r2, #8
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	68d2      	ldr	r2, [r2, #12]
 8005fe6:	0912      	lsrs	r2, r2, #4
 8005fe8:	0452      	lsls	r2, r2, #17
 8005fea:	430a      	orrs	r2, r1
 8005fec:	492a      	ldr	r1, [pc, #168]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	610b      	str	r3, [r1, #16]
 8005ff2:	e027      	b.n	8006044 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d112      	bne.n	8006020 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ffa:	4b27      	ldr	r3, [pc, #156]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006002:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	6892      	ldr	r2, [r2, #8]
 800600a:	0211      	lsls	r1, r2, #8
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6912      	ldr	r2, [r2, #16]
 8006010:	0852      	lsrs	r2, r2, #1
 8006012:	3a01      	subs	r2, #1
 8006014:	0552      	lsls	r2, r2, #21
 8006016:	430a      	orrs	r2, r1
 8006018:	491f      	ldr	r1, [pc, #124]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 800601a:	4313      	orrs	r3, r2
 800601c:	610b      	str	r3, [r1, #16]
 800601e:	e011      	b.n	8006044 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006020:	4b1d      	ldr	r3, [pc, #116]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006028:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6892      	ldr	r2, [r2, #8]
 8006030:	0211      	lsls	r1, r2, #8
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	6952      	ldr	r2, [r2, #20]
 8006036:	0852      	lsrs	r2, r2, #1
 8006038:	3a01      	subs	r2, #1
 800603a:	0652      	lsls	r2, r2, #25
 800603c:	430a      	orrs	r2, r1
 800603e:	4916      	ldr	r1, [pc, #88]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006040:	4313      	orrs	r3, r2
 8006042:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006044:	4b14      	ldr	r3, [pc, #80]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a13      	ldr	r2, [pc, #76]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 800604a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800604e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006050:	f7fd f85c 	bl	800310c <HAL_GetTick>
 8006054:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006056:	e009      	b.n	800606c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006058:	f7fd f858 	bl	800310c <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d902      	bls.n	800606c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	73fb      	strb	r3, [r7, #15]
          break;
 800606a:	e005      	b.n	8006078 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800606c:	4b0a      	ldr	r3, [pc, #40]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0ef      	beq.n	8006058 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006078:	7bfb      	ldrb	r3, [r7, #15]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d106      	bne.n	800608c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800607e:	4b06      	ldr	r3, [pc, #24]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006080:	691a      	ldr	r2, [r3, #16]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	4904      	ldr	r1, [pc, #16]	; (8006098 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006088:	4313      	orrs	r3, r2
 800608a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800608c:	7bfb      	ldrb	r3, [r7, #15]
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	40021000 	.word	0x40021000

0800609c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060a6:	2300      	movs	r3, #0
 80060a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80060aa:	4b6a      	ldr	r3, [pc, #424]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d018      	beq.n	80060e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80060b6:	4b67      	ldr	r3, [pc, #412]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f003 0203 	and.w	r2, r3, #3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d10d      	bne.n	80060e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
       ||
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d009      	beq.n	80060e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80060ce:	4b61      	ldr	r3, [pc, #388]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	091b      	lsrs	r3, r3, #4
 80060d4:	f003 0307 	and.w	r3, r3, #7
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
       ||
 80060de:	429a      	cmp	r2, r3
 80060e0:	d047      	beq.n	8006172 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	73fb      	strb	r3, [r7, #15]
 80060e6:	e044      	b.n	8006172 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d018      	beq.n	8006122 <RCCEx_PLLSAI2_Config+0x86>
 80060f0:	2b03      	cmp	r3, #3
 80060f2:	d825      	bhi.n	8006140 <RCCEx_PLLSAI2_Config+0xa4>
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d002      	beq.n	80060fe <RCCEx_PLLSAI2_Config+0x62>
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d009      	beq.n	8006110 <RCCEx_PLLSAI2_Config+0x74>
 80060fc:	e020      	b.n	8006140 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060fe:	4b55      	ldr	r3, [pc, #340]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0302 	and.w	r3, r3, #2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d11d      	bne.n	8006146 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800610e:	e01a      	b.n	8006146 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006110:	4b50      	ldr	r3, [pc, #320]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006118:	2b00      	cmp	r3, #0
 800611a:	d116      	bne.n	800614a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006120:	e013      	b.n	800614a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006122:	4b4c      	ldr	r3, [pc, #304]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d10f      	bne.n	800614e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800612e:	4b49      	ldr	r3, [pc, #292]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d109      	bne.n	800614e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800613e:	e006      	b.n	800614e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	73fb      	strb	r3, [r7, #15]
      break;
 8006144:	e004      	b.n	8006150 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006146:	bf00      	nop
 8006148:	e002      	b.n	8006150 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800614a:	bf00      	nop
 800614c:	e000      	b.n	8006150 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800614e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006150:	7bfb      	ldrb	r3, [r7, #15]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10d      	bne.n	8006172 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006156:	4b3f      	ldr	r3, [pc, #252]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6819      	ldr	r1, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	3b01      	subs	r3, #1
 8006168:	011b      	lsls	r3, r3, #4
 800616a:	430b      	orrs	r3, r1
 800616c:	4939      	ldr	r1, [pc, #228]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800616e:	4313      	orrs	r3, r2
 8006170:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006172:	7bfb      	ldrb	r3, [r7, #15]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d167      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006178:	4b36      	ldr	r3, [pc, #216]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a35      	ldr	r2, [pc, #212]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800617e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006182:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006184:	f7fc ffc2 	bl	800310c <HAL_GetTick>
 8006188:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800618a:	e009      	b.n	80061a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800618c:	f7fc ffbe 	bl	800310c <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	2b02      	cmp	r3, #2
 8006198:	d902      	bls.n	80061a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	73fb      	strb	r3, [r7, #15]
        break;
 800619e:	e005      	b.n	80061ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80061a0:	4b2c      	ldr	r3, [pc, #176]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1ef      	bne.n	800618c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d14a      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d111      	bne.n	80061dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061b8:	4b26      	ldr	r3, [pc, #152]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80061c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6892      	ldr	r2, [r2, #8]
 80061c8:	0211      	lsls	r1, r2, #8
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	68d2      	ldr	r2, [r2, #12]
 80061ce:	0912      	lsrs	r2, r2, #4
 80061d0:	0452      	lsls	r2, r2, #17
 80061d2:	430a      	orrs	r2, r1
 80061d4:	491f      	ldr	r1, [pc, #124]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	614b      	str	r3, [r1, #20]
 80061da:	e011      	b.n	8006200 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061dc:	4b1d      	ldr	r3, [pc, #116]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061de:	695b      	ldr	r3, [r3, #20]
 80061e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80061e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6892      	ldr	r2, [r2, #8]
 80061ec:	0211      	lsls	r1, r2, #8
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6912      	ldr	r2, [r2, #16]
 80061f2:	0852      	lsrs	r2, r2, #1
 80061f4:	3a01      	subs	r2, #1
 80061f6:	0652      	lsls	r2, r2, #25
 80061f8:	430a      	orrs	r2, r1
 80061fa:	4916      	ldr	r1, [pc, #88]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006200:	4b14      	ldr	r3, [pc, #80]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a13      	ldr	r2, [pc, #76]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800620a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800620c:	f7fc ff7e 	bl	800310c <HAL_GetTick>
 8006210:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006212:	e009      	b.n	8006228 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006214:	f7fc ff7a 	bl	800310c <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d902      	bls.n	8006228 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	73fb      	strb	r3, [r7, #15]
          break;
 8006226:	e005      	b.n	8006234 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006228:	4b0a      	ldr	r3, [pc, #40]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d0ef      	beq.n	8006214 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006234:	7bfb      	ldrb	r3, [r7, #15]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d106      	bne.n	8006248 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800623a:	4b06      	ldr	r3, [pc, #24]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 800623c:	695a      	ldr	r2, [r3, #20]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	4904      	ldr	r1, [pc, #16]	; (8006254 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006244:	4313      	orrs	r3, r2
 8006246:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006248:	7bfb      	ldrb	r3, [r7, #15]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	40021000 	.word	0x40021000

08006258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e095      	b.n	8006396 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626e:	2b00      	cmp	r3, #0
 8006270:	d108      	bne.n	8006284 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800627a:	d009      	beq.n	8006290 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	61da      	str	r2, [r3, #28]
 8006282:	e005      	b.n	8006290 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d106      	bne.n	80062b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f7fc f826 	bl	80022fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2202      	movs	r2, #2
 80062b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062c6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062d0:	d902      	bls.n	80062d8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	e002      	b.n	80062de <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80062d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062dc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80062e6:	d007      	beq.n	80062f8 <HAL_SPI_Init+0xa0>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80062f0:	d002      	beq.n	80062f8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006308:	431a      	orrs	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	431a      	orrs	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006326:	431a      	orrs	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006330:	431a      	orrs	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800633a:	ea42 0103 	orr.w	r1, r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006342:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	430a      	orrs	r2, r1
 800634c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	0c1b      	lsrs	r3, r3, #16
 8006354:	f003 0204 	and.w	r2, r3, #4
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635c:	f003 0310 	and.w	r3, r3, #16
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006374:	ea42 0103 	orr.w	r1, r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	430a      	orrs	r2, r1
 8006384:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b082      	sub	sp, #8
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d101      	bne.n	80063b0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e040      	b.n	8006432 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d106      	bne.n	80063c6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7fb ffdf 	bl	8002384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2224      	movs	r2, #36	; 0x24
 80063ca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 0201 	bic.w	r2, r2, #1
 80063da:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 f8c1 	bl	8006564 <UART_SetConfig>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d101      	bne.n	80063ec <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e022      	b.n	8006432 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d002      	beq.n	80063fa <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 fb6d 	bl	8006ad4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006408:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689a      	ldr	r2, [r3, #8]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006418:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f042 0201 	orr.w	r2, r2, #1
 8006428:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fbf4 	bl	8006c18 <UART_CheckIdleState>
 8006430:	4603      	mov	r3, r0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}

0800643a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800643a:	b580      	push	{r7, lr}
 800643c:	b08a      	sub	sp, #40	; 0x28
 800643e:	af02      	add	r7, sp, #8
 8006440:	60f8      	str	r0, [r7, #12]
 8006442:	60b9      	str	r1, [r7, #8]
 8006444:	603b      	str	r3, [r7, #0]
 8006446:	4613      	mov	r3, r2
 8006448:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800644e:	2b20      	cmp	r3, #32
 8006450:	f040 8082 	bne.w	8006558 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <HAL_UART_Transmit+0x26>
 800645a:	88fb      	ldrh	r3, [r7, #6]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e07a      	b.n	800655a <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_UART_Transmit+0x38>
 800646e:	2302      	movs	r3, #2
 8006470:	e073      	b.n	800655a <HAL_UART_Transmit+0x120>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2221      	movs	r2, #33	; 0x21
 8006486:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006488:	f7fc fe40 	bl	800310c <HAL_GetTick>
 800648c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	88fa      	ldrh	r2, [r7, #6]
 8006492:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	88fa      	ldrh	r2, [r7, #6]
 800649a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a6:	d108      	bne.n	80064ba <HAL_UART_Transmit+0x80>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d104      	bne.n	80064ba <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	61bb      	str	r3, [r7, #24]
 80064b8:	e003      	b.n	80064c2 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80064ca:	e02d      	b.n	8006528 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	9300      	str	r3, [sp, #0]
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	2200      	movs	r2, #0
 80064d4:	2180      	movs	r1, #128	; 0x80
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f000 fbe7 	bl	8006caa <UART_WaitOnFlagUntilTimeout>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e039      	b.n	800655a <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10b      	bne.n	8006504 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	881a      	ldrh	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064f8:	b292      	uxth	r2, r2
 80064fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	3302      	adds	r3, #2
 8006500:	61bb      	str	r3, [r7, #24]
 8006502:	e008      	b.n	8006516 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	781a      	ldrb	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	b292      	uxth	r2, r2
 800650e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	3301      	adds	r3, #1
 8006514:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800652e:	b29b      	uxth	r3, r3
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1cb      	bne.n	80064cc <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	9300      	str	r3, [sp, #0]
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	2200      	movs	r2, #0
 800653c:	2140      	movs	r1, #64	; 0x40
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f000 fbb3 	bl	8006caa <UART_WaitOnFlagUntilTimeout>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d001      	beq.n	800654e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e005      	b.n	800655a <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2220      	movs	r2, #32
 8006552:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006554:	2300      	movs	r3, #0
 8006556:	e000      	b.n	800655a <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006558:	2302      	movs	r3, #2
  }
}
 800655a:	4618      	mov	r0, r3
 800655c:	3720      	adds	r7, #32
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
	...

08006564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006568:	b08a      	sub	sp, #40	; 0x28
 800656a:	af00      	add	r7, sp, #0
 800656c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800656e:	2300      	movs	r3, #0
 8006570:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	431a      	orrs	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	431a      	orrs	r2, r3
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	69db      	ldr	r3, [r3, #28]
 8006588:	4313      	orrs	r3, r2
 800658a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	4ba4      	ldr	r3, [pc, #656]	; (8006824 <UART_SetConfig+0x2c0>)
 8006594:	4013      	ands	r3, r2
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	6812      	ldr	r2, [r2, #0]
 800659a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800659c:	430b      	orrs	r3, r1
 800659e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	430a      	orrs	r2, r1
 80065b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a99      	ldr	r2, [pc, #612]	; (8006828 <UART_SetConfig+0x2c4>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d004      	beq.n	80065d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065cc:	4313      	orrs	r3, r2
 80065ce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e0:	430a      	orrs	r2, r1
 80065e2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a90      	ldr	r2, [pc, #576]	; (800682c <UART_SetConfig+0x2c8>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d126      	bne.n	800663c <UART_SetConfig+0xd8>
 80065ee:	4b90      	ldr	r3, [pc, #576]	; (8006830 <UART_SetConfig+0x2cc>)
 80065f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f4:	f003 0303 	and.w	r3, r3, #3
 80065f8:	2b03      	cmp	r3, #3
 80065fa:	d81b      	bhi.n	8006634 <UART_SetConfig+0xd0>
 80065fc:	a201      	add	r2, pc, #4	; (adr r2, 8006604 <UART_SetConfig+0xa0>)
 80065fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006602:	bf00      	nop
 8006604:	08006615 	.word	0x08006615
 8006608:	08006625 	.word	0x08006625
 800660c:	0800661d 	.word	0x0800661d
 8006610:	0800662d 	.word	0x0800662d
 8006614:	2301      	movs	r3, #1
 8006616:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800661a:	e116      	b.n	800684a <UART_SetConfig+0x2e6>
 800661c:	2302      	movs	r3, #2
 800661e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006622:	e112      	b.n	800684a <UART_SetConfig+0x2e6>
 8006624:	2304      	movs	r3, #4
 8006626:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800662a:	e10e      	b.n	800684a <UART_SetConfig+0x2e6>
 800662c:	2308      	movs	r3, #8
 800662e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006632:	e10a      	b.n	800684a <UART_SetConfig+0x2e6>
 8006634:	2310      	movs	r3, #16
 8006636:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800663a:	e106      	b.n	800684a <UART_SetConfig+0x2e6>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a7c      	ldr	r2, [pc, #496]	; (8006834 <UART_SetConfig+0x2d0>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d138      	bne.n	80066b8 <UART_SetConfig+0x154>
 8006646:	4b7a      	ldr	r3, [pc, #488]	; (8006830 <UART_SetConfig+0x2cc>)
 8006648:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800664c:	f003 030c 	and.w	r3, r3, #12
 8006650:	2b0c      	cmp	r3, #12
 8006652:	d82d      	bhi.n	80066b0 <UART_SetConfig+0x14c>
 8006654:	a201      	add	r2, pc, #4	; (adr r2, 800665c <UART_SetConfig+0xf8>)
 8006656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800665a:	bf00      	nop
 800665c:	08006691 	.word	0x08006691
 8006660:	080066b1 	.word	0x080066b1
 8006664:	080066b1 	.word	0x080066b1
 8006668:	080066b1 	.word	0x080066b1
 800666c:	080066a1 	.word	0x080066a1
 8006670:	080066b1 	.word	0x080066b1
 8006674:	080066b1 	.word	0x080066b1
 8006678:	080066b1 	.word	0x080066b1
 800667c:	08006699 	.word	0x08006699
 8006680:	080066b1 	.word	0x080066b1
 8006684:	080066b1 	.word	0x080066b1
 8006688:	080066b1 	.word	0x080066b1
 800668c:	080066a9 	.word	0x080066a9
 8006690:	2300      	movs	r3, #0
 8006692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006696:	e0d8      	b.n	800684a <UART_SetConfig+0x2e6>
 8006698:	2302      	movs	r3, #2
 800669a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800669e:	e0d4      	b.n	800684a <UART_SetConfig+0x2e6>
 80066a0:	2304      	movs	r3, #4
 80066a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066a6:	e0d0      	b.n	800684a <UART_SetConfig+0x2e6>
 80066a8:	2308      	movs	r3, #8
 80066aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ae:	e0cc      	b.n	800684a <UART_SetConfig+0x2e6>
 80066b0:	2310      	movs	r3, #16
 80066b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066b6:	e0c8      	b.n	800684a <UART_SetConfig+0x2e6>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a5e      	ldr	r2, [pc, #376]	; (8006838 <UART_SetConfig+0x2d4>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d125      	bne.n	800670e <UART_SetConfig+0x1aa>
 80066c2:	4b5b      	ldr	r3, [pc, #364]	; (8006830 <UART_SetConfig+0x2cc>)
 80066c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066c8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80066cc:	2b30      	cmp	r3, #48	; 0x30
 80066ce:	d016      	beq.n	80066fe <UART_SetConfig+0x19a>
 80066d0:	2b30      	cmp	r3, #48	; 0x30
 80066d2:	d818      	bhi.n	8006706 <UART_SetConfig+0x1a2>
 80066d4:	2b20      	cmp	r3, #32
 80066d6:	d00a      	beq.n	80066ee <UART_SetConfig+0x18a>
 80066d8:	2b20      	cmp	r3, #32
 80066da:	d814      	bhi.n	8006706 <UART_SetConfig+0x1a2>
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <UART_SetConfig+0x182>
 80066e0:	2b10      	cmp	r3, #16
 80066e2:	d008      	beq.n	80066f6 <UART_SetConfig+0x192>
 80066e4:	e00f      	b.n	8006706 <UART_SetConfig+0x1a2>
 80066e6:	2300      	movs	r3, #0
 80066e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ec:	e0ad      	b.n	800684a <UART_SetConfig+0x2e6>
 80066ee:	2302      	movs	r3, #2
 80066f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066f4:	e0a9      	b.n	800684a <UART_SetConfig+0x2e6>
 80066f6:	2304      	movs	r3, #4
 80066f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066fc:	e0a5      	b.n	800684a <UART_SetConfig+0x2e6>
 80066fe:	2308      	movs	r3, #8
 8006700:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006704:	e0a1      	b.n	800684a <UART_SetConfig+0x2e6>
 8006706:	2310      	movs	r3, #16
 8006708:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800670c:	e09d      	b.n	800684a <UART_SetConfig+0x2e6>
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a4a      	ldr	r2, [pc, #296]	; (800683c <UART_SetConfig+0x2d8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d125      	bne.n	8006764 <UART_SetConfig+0x200>
 8006718:	4b45      	ldr	r3, [pc, #276]	; (8006830 <UART_SetConfig+0x2cc>)
 800671a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800671e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006722:	2bc0      	cmp	r3, #192	; 0xc0
 8006724:	d016      	beq.n	8006754 <UART_SetConfig+0x1f0>
 8006726:	2bc0      	cmp	r3, #192	; 0xc0
 8006728:	d818      	bhi.n	800675c <UART_SetConfig+0x1f8>
 800672a:	2b80      	cmp	r3, #128	; 0x80
 800672c:	d00a      	beq.n	8006744 <UART_SetConfig+0x1e0>
 800672e:	2b80      	cmp	r3, #128	; 0x80
 8006730:	d814      	bhi.n	800675c <UART_SetConfig+0x1f8>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d002      	beq.n	800673c <UART_SetConfig+0x1d8>
 8006736:	2b40      	cmp	r3, #64	; 0x40
 8006738:	d008      	beq.n	800674c <UART_SetConfig+0x1e8>
 800673a:	e00f      	b.n	800675c <UART_SetConfig+0x1f8>
 800673c:	2300      	movs	r3, #0
 800673e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006742:	e082      	b.n	800684a <UART_SetConfig+0x2e6>
 8006744:	2302      	movs	r3, #2
 8006746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800674a:	e07e      	b.n	800684a <UART_SetConfig+0x2e6>
 800674c:	2304      	movs	r3, #4
 800674e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006752:	e07a      	b.n	800684a <UART_SetConfig+0x2e6>
 8006754:	2308      	movs	r3, #8
 8006756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800675a:	e076      	b.n	800684a <UART_SetConfig+0x2e6>
 800675c:	2310      	movs	r3, #16
 800675e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006762:	e072      	b.n	800684a <UART_SetConfig+0x2e6>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a35      	ldr	r2, [pc, #212]	; (8006840 <UART_SetConfig+0x2dc>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d12a      	bne.n	80067c4 <UART_SetConfig+0x260>
 800676e:	4b30      	ldr	r3, [pc, #192]	; (8006830 <UART_SetConfig+0x2cc>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006778:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800677c:	d01a      	beq.n	80067b4 <UART_SetConfig+0x250>
 800677e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006782:	d81b      	bhi.n	80067bc <UART_SetConfig+0x258>
 8006784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006788:	d00c      	beq.n	80067a4 <UART_SetConfig+0x240>
 800678a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800678e:	d815      	bhi.n	80067bc <UART_SetConfig+0x258>
 8006790:	2b00      	cmp	r3, #0
 8006792:	d003      	beq.n	800679c <UART_SetConfig+0x238>
 8006794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006798:	d008      	beq.n	80067ac <UART_SetConfig+0x248>
 800679a:	e00f      	b.n	80067bc <UART_SetConfig+0x258>
 800679c:	2300      	movs	r3, #0
 800679e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067a2:	e052      	b.n	800684a <UART_SetConfig+0x2e6>
 80067a4:	2302      	movs	r3, #2
 80067a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067aa:	e04e      	b.n	800684a <UART_SetConfig+0x2e6>
 80067ac:	2304      	movs	r3, #4
 80067ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067b2:	e04a      	b.n	800684a <UART_SetConfig+0x2e6>
 80067b4:	2308      	movs	r3, #8
 80067b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067ba:	e046      	b.n	800684a <UART_SetConfig+0x2e6>
 80067bc:	2310      	movs	r3, #16
 80067be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067c2:	e042      	b.n	800684a <UART_SetConfig+0x2e6>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a17      	ldr	r2, [pc, #92]	; (8006828 <UART_SetConfig+0x2c4>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d13a      	bne.n	8006844 <UART_SetConfig+0x2e0>
 80067ce:	4b18      	ldr	r3, [pc, #96]	; (8006830 <UART_SetConfig+0x2cc>)
 80067d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80067d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80067dc:	d01a      	beq.n	8006814 <UART_SetConfig+0x2b0>
 80067de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80067e2:	d81b      	bhi.n	800681c <UART_SetConfig+0x2b8>
 80067e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067e8:	d00c      	beq.n	8006804 <UART_SetConfig+0x2a0>
 80067ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ee:	d815      	bhi.n	800681c <UART_SetConfig+0x2b8>
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d003      	beq.n	80067fc <UART_SetConfig+0x298>
 80067f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f8:	d008      	beq.n	800680c <UART_SetConfig+0x2a8>
 80067fa:	e00f      	b.n	800681c <UART_SetConfig+0x2b8>
 80067fc:	2300      	movs	r3, #0
 80067fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006802:	e022      	b.n	800684a <UART_SetConfig+0x2e6>
 8006804:	2302      	movs	r3, #2
 8006806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800680a:	e01e      	b.n	800684a <UART_SetConfig+0x2e6>
 800680c:	2304      	movs	r3, #4
 800680e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006812:	e01a      	b.n	800684a <UART_SetConfig+0x2e6>
 8006814:	2308      	movs	r3, #8
 8006816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800681a:	e016      	b.n	800684a <UART_SetConfig+0x2e6>
 800681c:	2310      	movs	r3, #16
 800681e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006822:	e012      	b.n	800684a <UART_SetConfig+0x2e6>
 8006824:	efff69f3 	.word	0xefff69f3
 8006828:	40008000 	.word	0x40008000
 800682c:	40013800 	.word	0x40013800
 8006830:	40021000 	.word	0x40021000
 8006834:	40004400 	.word	0x40004400
 8006838:	40004800 	.word	0x40004800
 800683c:	40004c00 	.word	0x40004c00
 8006840:	40005000 	.word	0x40005000
 8006844:	2310      	movs	r3, #16
 8006846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a9f      	ldr	r2, [pc, #636]	; (8006acc <UART_SetConfig+0x568>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d17a      	bne.n	800694a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006854:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006858:	2b08      	cmp	r3, #8
 800685a:	d824      	bhi.n	80068a6 <UART_SetConfig+0x342>
 800685c:	a201      	add	r2, pc, #4	; (adr r2, 8006864 <UART_SetConfig+0x300>)
 800685e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006862:	bf00      	nop
 8006864:	08006889 	.word	0x08006889
 8006868:	080068a7 	.word	0x080068a7
 800686c:	08006891 	.word	0x08006891
 8006870:	080068a7 	.word	0x080068a7
 8006874:	08006897 	.word	0x08006897
 8006878:	080068a7 	.word	0x080068a7
 800687c:	080068a7 	.word	0x080068a7
 8006880:	080068a7 	.word	0x080068a7
 8006884:	0800689f 	.word	0x0800689f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006888:	f7fe ff8e 	bl	80057a8 <HAL_RCC_GetPCLK1Freq>
 800688c:	61f8      	str	r0, [r7, #28]
        break;
 800688e:	e010      	b.n	80068b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006890:	4b8f      	ldr	r3, [pc, #572]	; (8006ad0 <UART_SetConfig+0x56c>)
 8006892:	61fb      	str	r3, [r7, #28]
        break;
 8006894:	e00d      	b.n	80068b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006896:	f7fe feef 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 800689a:	61f8      	str	r0, [r7, #28]
        break;
 800689c:	e009      	b.n	80068b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800689e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068a2:	61fb      	str	r3, [r7, #28]
        break;
 80068a4:	e005      	b.n	80068b2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80068a6:	2300      	movs	r3, #0
 80068a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80068b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 80fb 	beq.w	8006ab0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	4613      	mov	r3, r2
 80068c0:	005b      	lsls	r3, r3, #1
 80068c2:	4413      	add	r3, r2
 80068c4:	69fa      	ldr	r2, [r7, #28]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d305      	bcc.n	80068d6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80068d0:	69fa      	ldr	r2, [r7, #28]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d903      	bls.n	80068de <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80068dc:	e0e8      	b.n	8006ab0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	2200      	movs	r2, #0
 80068e2:	461c      	mov	r4, r3
 80068e4:	4615      	mov	r5, r2
 80068e6:	f04f 0200 	mov.w	r2, #0
 80068ea:	f04f 0300 	mov.w	r3, #0
 80068ee:	022b      	lsls	r3, r5, #8
 80068f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80068f4:	0222      	lsls	r2, r4, #8
 80068f6:	68f9      	ldr	r1, [r7, #12]
 80068f8:	6849      	ldr	r1, [r1, #4]
 80068fa:	0849      	lsrs	r1, r1, #1
 80068fc:	2000      	movs	r0, #0
 80068fe:	4688      	mov	r8, r1
 8006900:	4681      	mov	r9, r0
 8006902:	eb12 0a08 	adds.w	sl, r2, r8
 8006906:	eb43 0b09 	adc.w	fp, r3, r9
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006918:	4650      	mov	r0, sl
 800691a:	4659      	mov	r1, fp
 800691c:	f7fa f93c 	bl	8000b98 <__aeabi_uldivmod>
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	4613      	mov	r3, r2
 8006926:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800692e:	d308      	bcc.n	8006942 <UART_SetConfig+0x3de>
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006936:	d204      	bcs.n	8006942 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	69ba      	ldr	r2, [r7, #24]
 800693e:	60da      	str	r2, [r3, #12]
 8006940:	e0b6      	b.n	8006ab0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006948:	e0b2      	b.n	8006ab0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006952:	d15e      	bne.n	8006a12 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006954:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006958:	2b08      	cmp	r3, #8
 800695a:	d828      	bhi.n	80069ae <UART_SetConfig+0x44a>
 800695c:	a201      	add	r2, pc, #4	; (adr r2, 8006964 <UART_SetConfig+0x400>)
 800695e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006962:	bf00      	nop
 8006964:	08006989 	.word	0x08006989
 8006968:	08006991 	.word	0x08006991
 800696c:	08006999 	.word	0x08006999
 8006970:	080069af 	.word	0x080069af
 8006974:	0800699f 	.word	0x0800699f
 8006978:	080069af 	.word	0x080069af
 800697c:	080069af 	.word	0x080069af
 8006980:	080069af 	.word	0x080069af
 8006984:	080069a7 	.word	0x080069a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006988:	f7fe ff0e 	bl	80057a8 <HAL_RCC_GetPCLK1Freq>
 800698c:	61f8      	str	r0, [r7, #28]
        break;
 800698e:	e014      	b.n	80069ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006990:	f7fe ff20 	bl	80057d4 <HAL_RCC_GetPCLK2Freq>
 8006994:	61f8      	str	r0, [r7, #28]
        break;
 8006996:	e010      	b.n	80069ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006998:	4b4d      	ldr	r3, [pc, #308]	; (8006ad0 <UART_SetConfig+0x56c>)
 800699a:	61fb      	str	r3, [r7, #28]
        break;
 800699c:	e00d      	b.n	80069ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800699e:	f7fe fe6b 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 80069a2:	61f8      	str	r0, [r7, #28]
        break;
 80069a4:	e009      	b.n	80069ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069aa:	61fb      	str	r3, [r7, #28]
        break;
 80069ac:	e005      	b.n	80069ba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80069b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069ba:	69fb      	ldr	r3, [r7, #28]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d077      	beq.n	8006ab0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	005a      	lsls	r2, r3, #1
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	085b      	lsrs	r3, r3, #1
 80069ca:	441a      	add	r2, r3
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069d4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	2b0f      	cmp	r3, #15
 80069da:	d916      	bls.n	8006a0a <UART_SetConfig+0x4a6>
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069e2:	d212      	bcs.n	8006a0a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	f023 030f 	bic.w	r3, r3, #15
 80069ec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	085b      	lsrs	r3, r3, #1
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	f003 0307 	and.w	r3, r3, #7
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	8afb      	ldrh	r3, [r7, #22]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	8afa      	ldrh	r2, [r7, #22]
 8006a06:	60da      	str	r2, [r3, #12]
 8006a08:	e052      	b.n	8006ab0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006a10:	e04e      	b.n	8006ab0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a16:	2b08      	cmp	r3, #8
 8006a18:	d827      	bhi.n	8006a6a <UART_SetConfig+0x506>
 8006a1a:	a201      	add	r2, pc, #4	; (adr r2, 8006a20 <UART_SetConfig+0x4bc>)
 8006a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a20:	08006a45 	.word	0x08006a45
 8006a24:	08006a4d 	.word	0x08006a4d
 8006a28:	08006a55 	.word	0x08006a55
 8006a2c:	08006a6b 	.word	0x08006a6b
 8006a30:	08006a5b 	.word	0x08006a5b
 8006a34:	08006a6b 	.word	0x08006a6b
 8006a38:	08006a6b 	.word	0x08006a6b
 8006a3c:	08006a6b 	.word	0x08006a6b
 8006a40:	08006a63 	.word	0x08006a63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a44:	f7fe feb0 	bl	80057a8 <HAL_RCC_GetPCLK1Freq>
 8006a48:	61f8      	str	r0, [r7, #28]
        break;
 8006a4a:	e014      	b.n	8006a76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a4c:	f7fe fec2 	bl	80057d4 <HAL_RCC_GetPCLK2Freq>
 8006a50:	61f8      	str	r0, [r7, #28]
        break;
 8006a52:	e010      	b.n	8006a76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a54:	4b1e      	ldr	r3, [pc, #120]	; (8006ad0 <UART_SetConfig+0x56c>)
 8006a56:	61fb      	str	r3, [r7, #28]
        break;
 8006a58:	e00d      	b.n	8006a76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a5a:	f7fe fe0d 	bl	8005678 <HAL_RCC_GetSysClockFreq>
 8006a5e:	61f8      	str	r0, [r7, #28]
        break;
 8006a60:	e009      	b.n	8006a76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a66:	61fb      	str	r3, [r7, #28]
        break;
 8006a68:	e005      	b.n	8006a76 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006a74:	bf00      	nop
    }

    if (pclk != 0U)
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d019      	beq.n	8006ab0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	085a      	lsrs	r2, r3, #1
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	441a      	add	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a8e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	2b0f      	cmp	r3, #15
 8006a94:	d909      	bls.n	8006aaa <UART_SetConfig+0x546>
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a9c:	d205      	bcs.n	8006aaa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	b29a      	uxth	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	60da      	str	r2, [r3, #12]
 8006aa8:	e002      	b.n	8006ab0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006abc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3728      	adds	r7, #40	; 0x28
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aca:	bf00      	nop
 8006acc:	40008000 	.word	0x40008000
 8006ad0:	00f42400 	.word	0x00f42400

08006ad4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	f003 0301 	and.w	r3, r3, #1
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00a      	beq.n	8006afe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00a      	beq.n	8006b20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	430a      	orrs	r2, r1
 8006b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b24:	f003 0304 	and.w	r3, r3, #4
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00a      	beq.n	8006b42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b46:	f003 0308 	and.w	r3, r3, #8
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00a      	beq.n	8006b64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b68:	f003 0310 	and.w	r3, r3, #16
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d00a      	beq.n	8006b86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8a:	f003 0320 	and.w	r3, r3, #32
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00a      	beq.n	8006ba8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	430a      	orrs	r2, r1
 8006ba6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d01a      	beq.n	8006bea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bd2:	d10a      	bne.n	8006bea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	430a      	orrs	r2, r1
 8006be8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00a      	beq.n	8006c0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	605a      	str	r2, [r3, #4]
  }
}
 8006c0c:	bf00      	nop
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af02      	add	r7, sp, #8
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c28:	f7fc fa70 	bl	800310c <HAL_GetTick>
 8006c2c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 0308 	and.w	r3, r3, #8
 8006c38:	2b08      	cmp	r3, #8
 8006c3a:	d10e      	bne.n	8006c5a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f82d 	bl	8006caa <UART_WaitOnFlagUntilTimeout>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d001      	beq.n	8006c5a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c56:	2303      	movs	r3, #3
 8006c58:	e023      	b.n	8006ca2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d10e      	bne.n	8006c86 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 f817 	bl	8006caa <UART_WaitOnFlagUntilTimeout>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d001      	beq.n	8006c86 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e00d      	b.n	8006ca2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2220      	movs	r2, #32
 8006c8a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2220      	movs	r2, #32
 8006c90:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}

08006caa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006caa:	b580      	push	{r7, lr}
 8006cac:	b09c      	sub	sp, #112	; 0x70
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	603b      	str	r3, [r7, #0]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cba:	e0a5      	b.n	8006e08 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc2:	f000 80a1 	beq.w	8006e08 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cc6:	f7fc fa21 	bl	800310c <HAL_GetTick>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d302      	bcc.n	8006cdc <UART_WaitOnFlagUntilTimeout+0x32>
 8006cd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d13e      	bne.n	8006d5a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ce4:	e853 3f00 	ldrex	r3, [r3]
 8006ce8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006cea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cf0:	667b      	str	r3, [r7, #100]	; 0x64
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006cfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cfc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cfe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006d02:	e841 2300 	strex	r3, r2, [r1]
 8006d06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006d08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1e6      	bne.n	8006cdc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	3308      	adds	r3, #8
 8006d14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d18:	e853 3f00 	ldrex	r3, [r3]
 8006d1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d20:	f023 0301 	bic.w	r3, r3, #1
 8006d24:	663b      	str	r3, [r7, #96]	; 0x60
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3308      	adds	r3, #8
 8006d2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006d30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006d34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d36:	e841 2300 	strex	r3, r2, [r1]
 8006d3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1e5      	bne.n	8006d0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2220      	movs	r2, #32
 8006d46:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2220      	movs	r2, #32
 8006d4c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e067      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0304 	and.w	r3, r3, #4
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d04f      	beq.n	8006e08 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	69db      	ldr	r3, [r3, #28]
 8006d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d76:	d147      	bne.n	8006e08 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d80:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d92:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d96:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006da0:	637b      	str	r3, [r7, #52]	; 0x34
 8006da2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006da6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e6      	bne.n	8006d82 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	3308      	adds	r3, #8
 8006dba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	613b      	str	r3, [r7, #16]
   return(result);
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	f023 0301 	bic.w	r3, r3, #1
 8006dca:	66bb      	str	r3, [r7, #104]	; 0x68
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3308      	adds	r3, #8
 8006dd2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006dd4:	623a      	str	r2, [r7, #32]
 8006dd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	69f9      	ldr	r1, [r7, #28]
 8006dda:	6a3a      	ldr	r2, [r7, #32]
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e5      	bne.n	8006db4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2220      	movs	r2, #32
 8006dec:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2220      	movs	r2, #32
 8006df2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2220      	movs	r2, #32
 8006df8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006e04:	2303      	movs	r3, #3
 8006e06:	e010      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	69da      	ldr	r2, [r3, #28]
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	4013      	ands	r3, r2
 8006e12:	68ba      	ldr	r2, [r7, #8]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	bf0c      	ite	eq
 8006e18:	2301      	moveq	r3, #1
 8006e1a:	2300      	movne	r3, #0
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	461a      	mov	r2, r3
 8006e20:	79fb      	ldrb	r3, [r7, #7]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	f43f af4a 	beq.w	8006cbc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3770      	adds	r7, #112	; 0x70
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e32:	b084      	sub	sp, #16
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	f107 001c 	add.w	r0, r7, #28
 8006e40:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 fa6f 	bl	8007334 <USB_CoreReset>
 8006e56:	4603      	mov	r3, r0
 8006e58:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8006e5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d106      	bne.n	8006e6e <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e64:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	639a      	str	r2, [r3, #56]	; 0x38
 8006e6c:	e005      	b.n	8006e7a <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e72:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8006e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3710      	adds	r7, #16
 8006e80:	46bd      	mov	sp, r7
 8006e82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e86:	b004      	add	sp, #16
 8006e88:	4770      	bx	lr

08006e8a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b083      	sub	sp, #12
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ec8:	78fb      	ldrb	r3, [r7, #3]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d115      	bne.n	8006efa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006eda:	2001      	movs	r0, #1
 8006edc:	f7fc f922 	bl	8003124 <HAL_Delay>
      ms++;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fa16 	bl	8007318 <USB_GetMode>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d01e      	beq.n	8006f30 <USB_SetCurrentMode+0x84>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2b31      	cmp	r3, #49	; 0x31
 8006ef6:	d9f0      	bls.n	8006eda <USB_SetCurrentMode+0x2e>
 8006ef8:	e01a      	b.n	8006f30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006efa:	78fb      	ldrb	r3, [r7, #3]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d115      	bne.n	8006f2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006f0c:	2001      	movs	r0, #1
 8006f0e:	f7fc f909 	bl	8003124 <HAL_Delay>
      ms++;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	3301      	adds	r3, #1
 8006f16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f9fd 	bl	8007318 <USB_GetMode>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d005      	beq.n	8006f30 <USB_SetCurrentMode+0x84>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2b31      	cmp	r3, #49	; 0x31
 8006f28:	d9f0      	bls.n	8006f0c <USB_SetCurrentMode+0x60>
 8006f2a:	e001      	b.n	8006f30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e005      	b.n	8006f3c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2b32      	cmp	r3, #50	; 0x32
 8006f34:	d101      	bne.n	8006f3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e000      	b.n	8006f3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3710      	adds	r7, #16
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f44:	b084      	sub	sp, #16
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b086      	sub	sp, #24
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
 8006f4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006f52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f56:	2300      	movs	r3, #0
 8006f58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f5e:	2300      	movs	r3, #0
 8006f60:	613b      	str	r3, [r7, #16]
 8006f62:	e009      	b.n	8006f78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	3340      	adds	r3, #64	; 0x40
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	4413      	add	r3, r2
 8006f6e:	2200      	movs	r2, #0
 8006f70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	3301      	adds	r3, #1
 8006f76:	613b      	str	r3, [r7, #16]
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	2b0e      	cmp	r3, #14
 8006f7c:	d9f2      	bls.n	8006f64 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d11c      	bne.n	8006fbe <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f92:	f043 0302 	orr.w	r3, r3, #2
 8006f96:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	601a      	str	r2, [r3, #0]
 8006fbc:	e005      	b.n	8006fca <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fdc:	4619      	mov	r1, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	680b      	ldr	r3, [r1, #0]
 8006fe8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006fea:	2103      	movs	r1, #3
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f959 	bl	80072a4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ff2:	2110      	movs	r1, #16
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 f8f1 	bl	80071dc <USB_FlushTxFifo>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f91d 	bl	8007244 <USB_FlushRxFifo>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800701a:	461a      	mov	r2, r3
 800701c:	2300      	movs	r3, #0
 800701e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007026:	461a      	mov	r2, r3
 8007028:	2300      	movs	r3, #0
 800702a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007032:	461a      	mov	r2, r3
 8007034:	2300      	movs	r3, #0
 8007036:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007038:	2300      	movs	r3, #0
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	e043      	b.n	80070c6 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007050:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007054:	d118      	bne.n	8007088 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10a      	bne.n	8007072 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007068:	461a      	mov	r2, r3
 800706a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800706e:	6013      	str	r3, [r2, #0]
 8007070:	e013      	b.n	800709a <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	015a      	lsls	r2, r3, #5
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	4413      	add	r3, r2
 800707a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800707e:	461a      	mov	r2, r3
 8007080:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007084:	6013      	str	r3, [r2, #0]
 8007086:	e008      	b.n	800709a <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	015a      	lsls	r2, r3, #5
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4413      	add	r3, r2
 8007090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007094:	461a      	mov	r2, r3
 8007096:	2300      	movs	r3, #0
 8007098:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	015a      	lsls	r2, r3, #5
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070a6:	461a      	mov	r2, r3
 80070a8:	2300      	movs	r3, #0
 80070aa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b8:	461a      	mov	r2, r3
 80070ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80070be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	3301      	adds	r3, #1
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c8:	693a      	ldr	r2, [r7, #16]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d3b7      	bcc.n	800703e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070ce:	2300      	movs	r3, #0
 80070d0:	613b      	str	r3, [r7, #16]
 80070d2:	e043      	b.n	800715c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070ea:	d118      	bne.n	800711e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10a      	bne.n	8007108 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	015a      	lsls	r2, r3, #5
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	4413      	add	r3, r2
 80070fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070fe:	461a      	mov	r2, r3
 8007100:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007104:	6013      	str	r3, [r2, #0]
 8007106:	e013      	b.n	8007130 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	015a      	lsls	r2, r3, #5
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	4413      	add	r3, r2
 8007110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007114:	461a      	mov	r2, r3
 8007116:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800711a:	6013      	str	r3, [r2, #0]
 800711c:	e008      	b.n	8007130 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	015a      	lsls	r2, r3, #5
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	4413      	add	r3, r2
 8007126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800712a:	461a      	mov	r2, r3
 800712c:	2300      	movs	r3, #0
 800712e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	015a      	lsls	r2, r3, #5
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	4413      	add	r3, r2
 8007138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800713c:	461a      	mov	r2, r3
 800713e:	2300      	movs	r3, #0
 8007140:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	015a      	lsls	r2, r3, #5
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4413      	add	r3, r2
 800714a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800714e:	461a      	mov	r2, r3
 8007150:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007154:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	3301      	adds	r3, #1
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	429a      	cmp	r2, r3
 8007162:	d3b7      	bcc.n	80070d4 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800716a:	691b      	ldr	r3, [r3, #16]
 800716c:	68fa      	ldr	r2, [r7, #12]
 800716e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007172:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007176:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007184:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	f043 0210 	orr.w	r2, r3, #16
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	699a      	ldr	r2, [r3, #24]
 8007196:	4b10      	ldr	r3, [pc, #64]	; (80071d8 <USB_DevInit+0x294>)
 8007198:	4313      	orrs	r3, r2
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800719e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d005      	beq.n	80071b0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	f043 0208 	orr.w	r2, r3, #8
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80071b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d107      	bne.n	80071c6 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80071be:	f043 0304 	orr.w	r3, r3, #4
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80071c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3718      	adds	r7, #24
 80071cc:	46bd      	mov	sp, r7
 80071ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071d2:	b004      	add	sp, #16
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop
 80071d8:	803c3800 	.word	0x803c3800

080071dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071e6:	2300      	movs	r3, #0
 80071e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	3301      	adds	r3, #1
 80071ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4a13      	ldr	r2, [pc, #76]	; (8007240 <USB_FlushTxFifo+0x64>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d901      	bls.n	80071fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e01b      	b.n	8007234 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	daf2      	bge.n	80071ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	019b      	lsls	r3, r3, #6
 800720c:	f043 0220 	orr.w	r2, r3, #32
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	3301      	adds	r3, #1
 8007218:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	4a08      	ldr	r2, [pc, #32]	; (8007240 <USB_FlushTxFifo+0x64>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d901      	bls.n	8007226 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e006      	b.n	8007234 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b20      	cmp	r3, #32
 8007230:	d0f0      	beq.n	8007214 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr
 8007240:	00030d40 	.word	0x00030d40

08007244 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800724c:	2300      	movs	r3, #0
 800724e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	3301      	adds	r3, #1
 8007254:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	4a11      	ldr	r2, [pc, #68]	; (80072a0 <USB_FlushRxFifo+0x5c>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d901      	bls.n	8007262 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e018      	b.n	8007294 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	2b00      	cmp	r3, #0
 8007268:	daf2      	bge.n	8007250 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2210      	movs	r2, #16
 8007272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	3301      	adds	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	4a08      	ldr	r2, [pc, #32]	; (80072a0 <USB_FlushRxFifo+0x5c>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d901      	bls.n	8007286 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e006      	b.n	8007294 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	f003 0310 	and.w	r3, r3, #16
 800728e:	2b10      	cmp	r3, #16
 8007290:	d0f0      	beq.n	8007274 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3714      	adds	r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr
 80072a0:	00030d40 	.word	0x00030d40

080072a4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b085      	sub	sp, #20
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	460b      	mov	r3, r1
 80072ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	78fb      	ldrb	r3, [r7, #3]
 80072be:	68f9      	ldr	r1, [r7, #12]
 80072c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072c4:	4313      	orrs	r3, r2
 80072c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80072c8:	2300      	movs	r3, #0
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b085      	sub	sp, #20
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80072f0:	f023 0303 	bic.w	r3, r3, #3
 80072f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007304:	f043 0302 	orr.w	r3, r3, #2
 8007308:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3714      	adds	r7, #20
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	695b      	ldr	r3, [r3, #20]
 8007324:	f003 0301 	and.w	r3, r3, #1
}
 8007328:	4618      	mov	r0, r3
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800733c:	2300      	movs	r3, #0
 800733e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	3301      	adds	r3, #1
 8007344:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	4a13      	ldr	r2, [pc, #76]	; (8007398 <USB_CoreReset+0x64>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d901      	bls.n	8007352 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e01b      	b.n	800738a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	2b00      	cmp	r3, #0
 8007358:	daf2      	bge.n	8007340 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	691b      	ldr	r3, [r3, #16]
 8007362:	f043 0201 	orr.w	r2, r3, #1
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	3301      	adds	r3, #1
 800736e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4a09      	ldr	r2, [pc, #36]	; (8007398 <USB_CoreReset+0x64>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d901      	bls.n	800737c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e006      	b.n	800738a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	f003 0301 	and.w	r3, r3, #1
 8007384:	2b01      	cmp	r3, #1
 8007386:	d0f0      	beq.n	800736a <USB_CoreReset+0x36>

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3714      	adds	r7, #20
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	00030d40 	.word	0x00030d40

0800739c <__errno>:
 800739c:	4b01      	ldr	r3, [pc, #4]	; (80073a4 <__errno+0x8>)
 800739e:	6818      	ldr	r0, [r3, #0]
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	20000184 	.word	0x20000184

080073a8 <__libc_init_array>:
 80073a8:	b570      	push	{r4, r5, r6, lr}
 80073aa:	4d0d      	ldr	r5, [pc, #52]	; (80073e0 <__libc_init_array+0x38>)
 80073ac:	4c0d      	ldr	r4, [pc, #52]	; (80073e4 <__libc_init_array+0x3c>)
 80073ae:	1b64      	subs	r4, r4, r5
 80073b0:	10a4      	asrs	r4, r4, #2
 80073b2:	2600      	movs	r6, #0
 80073b4:	42a6      	cmp	r6, r4
 80073b6:	d109      	bne.n	80073cc <__libc_init_array+0x24>
 80073b8:	4d0b      	ldr	r5, [pc, #44]	; (80073e8 <__libc_init_array+0x40>)
 80073ba:	4c0c      	ldr	r4, [pc, #48]	; (80073ec <__libc_init_array+0x44>)
 80073bc:	f001 fc1a 	bl	8008bf4 <_init>
 80073c0:	1b64      	subs	r4, r4, r5
 80073c2:	10a4      	asrs	r4, r4, #2
 80073c4:	2600      	movs	r6, #0
 80073c6:	42a6      	cmp	r6, r4
 80073c8:	d105      	bne.n	80073d6 <__libc_init_array+0x2e>
 80073ca:	bd70      	pop	{r4, r5, r6, pc}
 80073cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80073d0:	4798      	blx	r3
 80073d2:	3601      	adds	r6, #1
 80073d4:	e7ee      	b.n	80073b4 <__libc_init_array+0xc>
 80073d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073da:	4798      	blx	r3
 80073dc:	3601      	adds	r6, #1
 80073de:	e7f2      	b.n	80073c6 <__libc_init_array+0x1e>
 80073e0:	08009358 	.word	0x08009358
 80073e4:	08009358 	.word	0x08009358
 80073e8:	08009358 	.word	0x08009358
 80073ec:	0800935c 	.word	0x0800935c

080073f0 <memcpy>:
 80073f0:	440a      	add	r2, r1
 80073f2:	4291      	cmp	r1, r2
 80073f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80073f8:	d100      	bne.n	80073fc <memcpy+0xc>
 80073fa:	4770      	bx	lr
 80073fc:	b510      	push	{r4, lr}
 80073fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007402:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007406:	4291      	cmp	r1, r2
 8007408:	d1f9      	bne.n	80073fe <memcpy+0xe>
 800740a:	bd10      	pop	{r4, pc}

0800740c <memmove>:
 800740c:	4288      	cmp	r0, r1
 800740e:	b510      	push	{r4, lr}
 8007410:	eb01 0402 	add.w	r4, r1, r2
 8007414:	d902      	bls.n	800741c <memmove+0x10>
 8007416:	4284      	cmp	r4, r0
 8007418:	4623      	mov	r3, r4
 800741a:	d807      	bhi.n	800742c <memmove+0x20>
 800741c:	1e43      	subs	r3, r0, #1
 800741e:	42a1      	cmp	r1, r4
 8007420:	d008      	beq.n	8007434 <memmove+0x28>
 8007422:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007426:	f803 2f01 	strb.w	r2, [r3, #1]!
 800742a:	e7f8      	b.n	800741e <memmove+0x12>
 800742c:	4402      	add	r2, r0
 800742e:	4601      	mov	r1, r0
 8007430:	428a      	cmp	r2, r1
 8007432:	d100      	bne.n	8007436 <memmove+0x2a>
 8007434:	bd10      	pop	{r4, pc}
 8007436:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800743a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800743e:	e7f7      	b.n	8007430 <memmove+0x24>

08007440 <memset>:
 8007440:	4402      	add	r2, r0
 8007442:	4603      	mov	r3, r0
 8007444:	4293      	cmp	r3, r2
 8007446:	d100      	bne.n	800744a <memset+0xa>
 8007448:	4770      	bx	lr
 800744a:	f803 1b01 	strb.w	r1, [r3], #1
 800744e:	e7f9      	b.n	8007444 <memset+0x4>

08007450 <sniprintf>:
 8007450:	b40c      	push	{r2, r3}
 8007452:	b530      	push	{r4, r5, lr}
 8007454:	4b17      	ldr	r3, [pc, #92]	; (80074b4 <sniprintf+0x64>)
 8007456:	1e0c      	subs	r4, r1, #0
 8007458:	681d      	ldr	r5, [r3, #0]
 800745a:	b09d      	sub	sp, #116	; 0x74
 800745c:	da08      	bge.n	8007470 <sniprintf+0x20>
 800745e:	238b      	movs	r3, #139	; 0x8b
 8007460:	602b      	str	r3, [r5, #0]
 8007462:	f04f 30ff 	mov.w	r0, #4294967295
 8007466:	b01d      	add	sp, #116	; 0x74
 8007468:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800746c:	b002      	add	sp, #8
 800746e:	4770      	bx	lr
 8007470:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007474:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007478:	bf14      	ite	ne
 800747a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800747e:	4623      	moveq	r3, r4
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	9307      	str	r3, [sp, #28]
 8007484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007488:	9002      	str	r0, [sp, #8]
 800748a:	9006      	str	r0, [sp, #24]
 800748c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007490:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007492:	ab21      	add	r3, sp, #132	; 0x84
 8007494:	a902      	add	r1, sp, #8
 8007496:	4628      	mov	r0, r5
 8007498:	9301      	str	r3, [sp, #4]
 800749a:	f000 f869 	bl	8007570 <_svfiprintf_r>
 800749e:	1c43      	adds	r3, r0, #1
 80074a0:	bfbc      	itt	lt
 80074a2:	238b      	movlt	r3, #139	; 0x8b
 80074a4:	602b      	strlt	r3, [r5, #0]
 80074a6:	2c00      	cmp	r4, #0
 80074a8:	d0dd      	beq.n	8007466 <sniprintf+0x16>
 80074aa:	9b02      	ldr	r3, [sp, #8]
 80074ac:	2200      	movs	r2, #0
 80074ae:	701a      	strb	r2, [r3, #0]
 80074b0:	e7d9      	b.n	8007466 <sniprintf+0x16>
 80074b2:	bf00      	nop
 80074b4:	20000184 	.word	0x20000184

080074b8 <__ssputs_r>:
 80074b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074bc:	688e      	ldr	r6, [r1, #8]
 80074be:	429e      	cmp	r6, r3
 80074c0:	4682      	mov	sl, r0
 80074c2:	460c      	mov	r4, r1
 80074c4:	4690      	mov	r8, r2
 80074c6:	461f      	mov	r7, r3
 80074c8:	d838      	bhi.n	800753c <__ssputs_r+0x84>
 80074ca:	898a      	ldrh	r2, [r1, #12]
 80074cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074d0:	d032      	beq.n	8007538 <__ssputs_r+0x80>
 80074d2:	6825      	ldr	r5, [r4, #0]
 80074d4:	6909      	ldr	r1, [r1, #16]
 80074d6:	eba5 0901 	sub.w	r9, r5, r1
 80074da:	6965      	ldr	r5, [r4, #20]
 80074dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074e4:	3301      	adds	r3, #1
 80074e6:	444b      	add	r3, r9
 80074e8:	106d      	asrs	r5, r5, #1
 80074ea:	429d      	cmp	r5, r3
 80074ec:	bf38      	it	cc
 80074ee:	461d      	movcc	r5, r3
 80074f0:	0553      	lsls	r3, r2, #21
 80074f2:	d531      	bpl.n	8007558 <__ssputs_r+0xa0>
 80074f4:	4629      	mov	r1, r5
 80074f6:	f000 fb3b 	bl	8007b70 <_malloc_r>
 80074fa:	4606      	mov	r6, r0
 80074fc:	b950      	cbnz	r0, 8007514 <__ssputs_r+0x5c>
 80074fe:	230c      	movs	r3, #12
 8007500:	f8ca 3000 	str.w	r3, [sl]
 8007504:	89a3      	ldrh	r3, [r4, #12]
 8007506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800750a:	81a3      	strh	r3, [r4, #12]
 800750c:	f04f 30ff 	mov.w	r0, #4294967295
 8007510:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007514:	6921      	ldr	r1, [r4, #16]
 8007516:	464a      	mov	r2, r9
 8007518:	f7ff ff6a 	bl	80073f0 <memcpy>
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007522:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007526:	81a3      	strh	r3, [r4, #12]
 8007528:	6126      	str	r6, [r4, #16]
 800752a:	6165      	str	r5, [r4, #20]
 800752c:	444e      	add	r6, r9
 800752e:	eba5 0509 	sub.w	r5, r5, r9
 8007532:	6026      	str	r6, [r4, #0]
 8007534:	60a5      	str	r5, [r4, #8]
 8007536:	463e      	mov	r6, r7
 8007538:	42be      	cmp	r6, r7
 800753a:	d900      	bls.n	800753e <__ssputs_r+0x86>
 800753c:	463e      	mov	r6, r7
 800753e:	6820      	ldr	r0, [r4, #0]
 8007540:	4632      	mov	r2, r6
 8007542:	4641      	mov	r1, r8
 8007544:	f7ff ff62 	bl	800740c <memmove>
 8007548:	68a3      	ldr	r3, [r4, #8]
 800754a:	1b9b      	subs	r3, r3, r6
 800754c:	60a3      	str	r3, [r4, #8]
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	4433      	add	r3, r6
 8007552:	6023      	str	r3, [r4, #0]
 8007554:	2000      	movs	r0, #0
 8007556:	e7db      	b.n	8007510 <__ssputs_r+0x58>
 8007558:	462a      	mov	r2, r5
 800755a:	f000 fb7d 	bl	8007c58 <_realloc_r>
 800755e:	4606      	mov	r6, r0
 8007560:	2800      	cmp	r0, #0
 8007562:	d1e1      	bne.n	8007528 <__ssputs_r+0x70>
 8007564:	6921      	ldr	r1, [r4, #16]
 8007566:	4650      	mov	r0, sl
 8007568:	f000 fa96 	bl	8007a98 <_free_r>
 800756c:	e7c7      	b.n	80074fe <__ssputs_r+0x46>
	...

08007570 <_svfiprintf_r>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	4698      	mov	r8, r3
 8007576:	898b      	ldrh	r3, [r1, #12]
 8007578:	061b      	lsls	r3, r3, #24
 800757a:	b09d      	sub	sp, #116	; 0x74
 800757c:	4607      	mov	r7, r0
 800757e:	460d      	mov	r5, r1
 8007580:	4614      	mov	r4, r2
 8007582:	d50e      	bpl.n	80075a2 <_svfiprintf_r+0x32>
 8007584:	690b      	ldr	r3, [r1, #16]
 8007586:	b963      	cbnz	r3, 80075a2 <_svfiprintf_r+0x32>
 8007588:	2140      	movs	r1, #64	; 0x40
 800758a:	f000 faf1 	bl	8007b70 <_malloc_r>
 800758e:	6028      	str	r0, [r5, #0]
 8007590:	6128      	str	r0, [r5, #16]
 8007592:	b920      	cbnz	r0, 800759e <_svfiprintf_r+0x2e>
 8007594:	230c      	movs	r3, #12
 8007596:	603b      	str	r3, [r7, #0]
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	e0d1      	b.n	8007742 <_svfiprintf_r+0x1d2>
 800759e:	2340      	movs	r3, #64	; 0x40
 80075a0:	616b      	str	r3, [r5, #20]
 80075a2:	2300      	movs	r3, #0
 80075a4:	9309      	str	r3, [sp, #36]	; 0x24
 80075a6:	2320      	movs	r3, #32
 80075a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80075b0:	2330      	movs	r3, #48	; 0x30
 80075b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800775c <_svfiprintf_r+0x1ec>
 80075b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075ba:	f04f 0901 	mov.w	r9, #1
 80075be:	4623      	mov	r3, r4
 80075c0:	469a      	mov	sl, r3
 80075c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075c6:	b10a      	cbz	r2, 80075cc <_svfiprintf_r+0x5c>
 80075c8:	2a25      	cmp	r2, #37	; 0x25
 80075ca:	d1f9      	bne.n	80075c0 <_svfiprintf_r+0x50>
 80075cc:	ebba 0b04 	subs.w	fp, sl, r4
 80075d0:	d00b      	beq.n	80075ea <_svfiprintf_r+0x7a>
 80075d2:	465b      	mov	r3, fp
 80075d4:	4622      	mov	r2, r4
 80075d6:	4629      	mov	r1, r5
 80075d8:	4638      	mov	r0, r7
 80075da:	f7ff ff6d 	bl	80074b8 <__ssputs_r>
 80075de:	3001      	adds	r0, #1
 80075e0:	f000 80aa 	beq.w	8007738 <_svfiprintf_r+0x1c8>
 80075e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075e6:	445a      	add	r2, fp
 80075e8:	9209      	str	r2, [sp, #36]	; 0x24
 80075ea:	f89a 3000 	ldrb.w	r3, [sl]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 80a2 	beq.w	8007738 <_svfiprintf_r+0x1c8>
 80075f4:	2300      	movs	r3, #0
 80075f6:	f04f 32ff 	mov.w	r2, #4294967295
 80075fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075fe:	f10a 0a01 	add.w	sl, sl, #1
 8007602:	9304      	str	r3, [sp, #16]
 8007604:	9307      	str	r3, [sp, #28]
 8007606:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800760a:	931a      	str	r3, [sp, #104]	; 0x68
 800760c:	4654      	mov	r4, sl
 800760e:	2205      	movs	r2, #5
 8007610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007614:	4851      	ldr	r0, [pc, #324]	; (800775c <_svfiprintf_r+0x1ec>)
 8007616:	f7f8 fddb 	bl	80001d0 <memchr>
 800761a:	9a04      	ldr	r2, [sp, #16]
 800761c:	b9d8      	cbnz	r0, 8007656 <_svfiprintf_r+0xe6>
 800761e:	06d0      	lsls	r0, r2, #27
 8007620:	bf44      	itt	mi
 8007622:	2320      	movmi	r3, #32
 8007624:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007628:	0711      	lsls	r1, r2, #28
 800762a:	bf44      	itt	mi
 800762c:	232b      	movmi	r3, #43	; 0x2b
 800762e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007632:	f89a 3000 	ldrb.w	r3, [sl]
 8007636:	2b2a      	cmp	r3, #42	; 0x2a
 8007638:	d015      	beq.n	8007666 <_svfiprintf_r+0xf6>
 800763a:	9a07      	ldr	r2, [sp, #28]
 800763c:	4654      	mov	r4, sl
 800763e:	2000      	movs	r0, #0
 8007640:	f04f 0c0a 	mov.w	ip, #10
 8007644:	4621      	mov	r1, r4
 8007646:	f811 3b01 	ldrb.w	r3, [r1], #1
 800764a:	3b30      	subs	r3, #48	; 0x30
 800764c:	2b09      	cmp	r3, #9
 800764e:	d94e      	bls.n	80076ee <_svfiprintf_r+0x17e>
 8007650:	b1b0      	cbz	r0, 8007680 <_svfiprintf_r+0x110>
 8007652:	9207      	str	r2, [sp, #28]
 8007654:	e014      	b.n	8007680 <_svfiprintf_r+0x110>
 8007656:	eba0 0308 	sub.w	r3, r0, r8
 800765a:	fa09 f303 	lsl.w	r3, r9, r3
 800765e:	4313      	orrs	r3, r2
 8007660:	9304      	str	r3, [sp, #16]
 8007662:	46a2      	mov	sl, r4
 8007664:	e7d2      	b.n	800760c <_svfiprintf_r+0x9c>
 8007666:	9b03      	ldr	r3, [sp, #12]
 8007668:	1d19      	adds	r1, r3, #4
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	9103      	str	r1, [sp, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	bfbb      	ittet	lt
 8007672:	425b      	neglt	r3, r3
 8007674:	f042 0202 	orrlt.w	r2, r2, #2
 8007678:	9307      	strge	r3, [sp, #28]
 800767a:	9307      	strlt	r3, [sp, #28]
 800767c:	bfb8      	it	lt
 800767e:	9204      	strlt	r2, [sp, #16]
 8007680:	7823      	ldrb	r3, [r4, #0]
 8007682:	2b2e      	cmp	r3, #46	; 0x2e
 8007684:	d10c      	bne.n	80076a0 <_svfiprintf_r+0x130>
 8007686:	7863      	ldrb	r3, [r4, #1]
 8007688:	2b2a      	cmp	r3, #42	; 0x2a
 800768a:	d135      	bne.n	80076f8 <_svfiprintf_r+0x188>
 800768c:	9b03      	ldr	r3, [sp, #12]
 800768e:	1d1a      	adds	r2, r3, #4
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	9203      	str	r2, [sp, #12]
 8007694:	2b00      	cmp	r3, #0
 8007696:	bfb8      	it	lt
 8007698:	f04f 33ff 	movlt.w	r3, #4294967295
 800769c:	3402      	adds	r4, #2
 800769e:	9305      	str	r3, [sp, #20]
 80076a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800776c <_svfiprintf_r+0x1fc>
 80076a4:	7821      	ldrb	r1, [r4, #0]
 80076a6:	2203      	movs	r2, #3
 80076a8:	4650      	mov	r0, sl
 80076aa:	f7f8 fd91 	bl	80001d0 <memchr>
 80076ae:	b140      	cbz	r0, 80076c2 <_svfiprintf_r+0x152>
 80076b0:	2340      	movs	r3, #64	; 0x40
 80076b2:	eba0 000a 	sub.w	r0, r0, sl
 80076b6:	fa03 f000 	lsl.w	r0, r3, r0
 80076ba:	9b04      	ldr	r3, [sp, #16]
 80076bc:	4303      	orrs	r3, r0
 80076be:	3401      	adds	r4, #1
 80076c0:	9304      	str	r3, [sp, #16]
 80076c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c6:	4826      	ldr	r0, [pc, #152]	; (8007760 <_svfiprintf_r+0x1f0>)
 80076c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076cc:	2206      	movs	r2, #6
 80076ce:	f7f8 fd7f 	bl	80001d0 <memchr>
 80076d2:	2800      	cmp	r0, #0
 80076d4:	d038      	beq.n	8007748 <_svfiprintf_r+0x1d8>
 80076d6:	4b23      	ldr	r3, [pc, #140]	; (8007764 <_svfiprintf_r+0x1f4>)
 80076d8:	bb1b      	cbnz	r3, 8007722 <_svfiprintf_r+0x1b2>
 80076da:	9b03      	ldr	r3, [sp, #12]
 80076dc:	3307      	adds	r3, #7
 80076de:	f023 0307 	bic.w	r3, r3, #7
 80076e2:	3308      	adds	r3, #8
 80076e4:	9303      	str	r3, [sp, #12]
 80076e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076e8:	4433      	add	r3, r6
 80076ea:	9309      	str	r3, [sp, #36]	; 0x24
 80076ec:	e767      	b.n	80075be <_svfiprintf_r+0x4e>
 80076ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80076f2:	460c      	mov	r4, r1
 80076f4:	2001      	movs	r0, #1
 80076f6:	e7a5      	b.n	8007644 <_svfiprintf_r+0xd4>
 80076f8:	2300      	movs	r3, #0
 80076fa:	3401      	adds	r4, #1
 80076fc:	9305      	str	r3, [sp, #20]
 80076fe:	4619      	mov	r1, r3
 8007700:	f04f 0c0a 	mov.w	ip, #10
 8007704:	4620      	mov	r0, r4
 8007706:	f810 2b01 	ldrb.w	r2, [r0], #1
 800770a:	3a30      	subs	r2, #48	; 0x30
 800770c:	2a09      	cmp	r2, #9
 800770e:	d903      	bls.n	8007718 <_svfiprintf_r+0x1a8>
 8007710:	2b00      	cmp	r3, #0
 8007712:	d0c5      	beq.n	80076a0 <_svfiprintf_r+0x130>
 8007714:	9105      	str	r1, [sp, #20]
 8007716:	e7c3      	b.n	80076a0 <_svfiprintf_r+0x130>
 8007718:	fb0c 2101 	mla	r1, ip, r1, r2
 800771c:	4604      	mov	r4, r0
 800771e:	2301      	movs	r3, #1
 8007720:	e7f0      	b.n	8007704 <_svfiprintf_r+0x194>
 8007722:	ab03      	add	r3, sp, #12
 8007724:	9300      	str	r3, [sp, #0]
 8007726:	462a      	mov	r2, r5
 8007728:	4b0f      	ldr	r3, [pc, #60]	; (8007768 <_svfiprintf_r+0x1f8>)
 800772a:	a904      	add	r1, sp, #16
 800772c:	4638      	mov	r0, r7
 800772e:	f3af 8000 	nop.w
 8007732:	1c42      	adds	r2, r0, #1
 8007734:	4606      	mov	r6, r0
 8007736:	d1d6      	bne.n	80076e6 <_svfiprintf_r+0x176>
 8007738:	89ab      	ldrh	r3, [r5, #12]
 800773a:	065b      	lsls	r3, r3, #25
 800773c:	f53f af2c 	bmi.w	8007598 <_svfiprintf_r+0x28>
 8007740:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007742:	b01d      	add	sp, #116	; 0x74
 8007744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007748:	ab03      	add	r3, sp, #12
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	462a      	mov	r2, r5
 800774e:	4b06      	ldr	r3, [pc, #24]	; (8007768 <_svfiprintf_r+0x1f8>)
 8007750:	a904      	add	r1, sp, #16
 8007752:	4638      	mov	r0, r7
 8007754:	f000 f87a 	bl	800784c <_printf_i>
 8007758:	e7eb      	b.n	8007732 <_svfiprintf_r+0x1c2>
 800775a:	bf00      	nop
 800775c:	080092e8 	.word	0x080092e8
 8007760:	080092f2 	.word	0x080092f2
 8007764:	00000000 	.word	0x00000000
 8007768:	080074b9 	.word	0x080074b9
 800776c:	080092ee 	.word	0x080092ee

08007770 <_printf_common>:
 8007770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007774:	4616      	mov	r6, r2
 8007776:	4699      	mov	r9, r3
 8007778:	688a      	ldr	r2, [r1, #8]
 800777a:	690b      	ldr	r3, [r1, #16]
 800777c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007780:	4293      	cmp	r3, r2
 8007782:	bfb8      	it	lt
 8007784:	4613      	movlt	r3, r2
 8007786:	6033      	str	r3, [r6, #0]
 8007788:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800778c:	4607      	mov	r7, r0
 800778e:	460c      	mov	r4, r1
 8007790:	b10a      	cbz	r2, 8007796 <_printf_common+0x26>
 8007792:	3301      	adds	r3, #1
 8007794:	6033      	str	r3, [r6, #0]
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	0699      	lsls	r1, r3, #26
 800779a:	bf42      	ittt	mi
 800779c:	6833      	ldrmi	r3, [r6, #0]
 800779e:	3302      	addmi	r3, #2
 80077a0:	6033      	strmi	r3, [r6, #0]
 80077a2:	6825      	ldr	r5, [r4, #0]
 80077a4:	f015 0506 	ands.w	r5, r5, #6
 80077a8:	d106      	bne.n	80077b8 <_printf_common+0x48>
 80077aa:	f104 0a19 	add.w	sl, r4, #25
 80077ae:	68e3      	ldr	r3, [r4, #12]
 80077b0:	6832      	ldr	r2, [r6, #0]
 80077b2:	1a9b      	subs	r3, r3, r2
 80077b4:	42ab      	cmp	r3, r5
 80077b6:	dc26      	bgt.n	8007806 <_printf_common+0x96>
 80077b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80077bc:	1e13      	subs	r3, r2, #0
 80077be:	6822      	ldr	r2, [r4, #0]
 80077c0:	bf18      	it	ne
 80077c2:	2301      	movne	r3, #1
 80077c4:	0692      	lsls	r2, r2, #26
 80077c6:	d42b      	bmi.n	8007820 <_printf_common+0xb0>
 80077c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077cc:	4649      	mov	r1, r9
 80077ce:	4638      	mov	r0, r7
 80077d0:	47c0      	blx	r8
 80077d2:	3001      	adds	r0, #1
 80077d4:	d01e      	beq.n	8007814 <_printf_common+0xa4>
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	68e5      	ldr	r5, [r4, #12]
 80077da:	6832      	ldr	r2, [r6, #0]
 80077dc:	f003 0306 	and.w	r3, r3, #6
 80077e0:	2b04      	cmp	r3, #4
 80077e2:	bf08      	it	eq
 80077e4:	1aad      	subeq	r5, r5, r2
 80077e6:	68a3      	ldr	r3, [r4, #8]
 80077e8:	6922      	ldr	r2, [r4, #16]
 80077ea:	bf0c      	ite	eq
 80077ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077f0:	2500      	movne	r5, #0
 80077f2:	4293      	cmp	r3, r2
 80077f4:	bfc4      	itt	gt
 80077f6:	1a9b      	subgt	r3, r3, r2
 80077f8:	18ed      	addgt	r5, r5, r3
 80077fa:	2600      	movs	r6, #0
 80077fc:	341a      	adds	r4, #26
 80077fe:	42b5      	cmp	r5, r6
 8007800:	d11a      	bne.n	8007838 <_printf_common+0xc8>
 8007802:	2000      	movs	r0, #0
 8007804:	e008      	b.n	8007818 <_printf_common+0xa8>
 8007806:	2301      	movs	r3, #1
 8007808:	4652      	mov	r2, sl
 800780a:	4649      	mov	r1, r9
 800780c:	4638      	mov	r0, r7
 800780e:	47c0      	blx	r8
 8007810:	3001      	adds	r0, #1
 8007812:	d103      	bne.n	800781c <_printf_common+0xac>
 8007814:	f04f 30ff 	mov.w	r0, #4294967295
 8007818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800781c:	3501      	adds	r5, #1
 800781e:	e7c6      	b.n	80077ae <_printf_common+0x3e>
 8007820:	18e1      	adds	r1, r4, r3
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	2030      	movs	r0, #48	; 0x30
 8007826:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800782a:	4422      	add	r2, r4
 800782c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007830:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007834:	3302      	adds	r3, #2
 8007836:	e7c7      	b.n	80077c8 <_printf_common+0x58>
 8007838:	2301      	movs	r3, #1
 800783a:	4622      	mov	r2, r4
 800783c:	4649      	mov	r1, r9
 800783e:	4638      	mov	r0, r7
 8007840:	47c0      	blx	r8
 8007842:	3001      	adds	r0, #1
 8007844:	d0e6      	beq.n	8007814 <_printf_common+0xa4>
 8007846:	3601      	adds	r6, #1
 8007848:	e7d9      	b.n	80077fe <_printf_common+0x8e>
	...

0800784c <_printf_i>:
 800784c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007850:	7e0f      	ldrb	r7, [r1, #24]
 8007852:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007854:	2f78      	cmp	r7, #120	; 0x78
 8007856:	4691      	mov	r9, r2
 8007858:	4680      	mov	r8, r0
 800785a:	460c      	mov	r4, r1
 800785c:	469a      	mov	sl, r3
 800785e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007862:	d807      	bhi.n	8007874 <_printf_i+0x28>
 8007864:	2f62      	cmp	r7, #98	; 0x62
 8007866:	d80a      	bhi.n	800787e <_printf_i+0x32>
 8007868:	2f00      	cmp	r7, #0
 800786a:	f000 80d8 	beq.w	8007a1e <_printf_i+0x1d2>
 800786e:	2f58      	cmp	r7, #88	; 0x58
 8007870:	f000 80a3 	beq.w	80079ba <_printf_i+0x16e>
 8007874:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007878:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800787c:	e03a      	b.n	80078f4 <_printf_i+0xa8>
 800787e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007882:	2b15      	cmp	r3, #21
 8007884:	d8f6      	bhi.n	8007874 <_printf_i+0x28>
 8007886:	a101      	add	r1, pc, #4	; (adr r1, 800788c <_printf_i+0x40>)
 8007888:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800788c:	080078e5 	.word	0x080078e5
 8007890:	080078f9 	.word	0x080078f9
 8007894:	08007875 	.word	0x08007875
 8007898:	08007875 	.word	0x08007875
 800789c:	08007875 	.word	0x08007875
 80078a0:	08007875 	.word	0x08007875
 80078a4:	080078f9 	.word	0x080078f9
 80078a8:	08007875 	.word	0x08007875
 80078ac:	08007875 	.word	0x08007875
 80078b0:	08007875 	.word	0x08007875
 80078b4:	08007875 	.word	0x08007875
 80078b8:	08007a05 	.word	0x08007a05
 80078bc:	08007929 	.word	0x08007929
 80078c0:	080079e7 	.word	0x080079e7
 80078c4:	08007875 	.word	0x08007875
 80078c8:	08007875 	.word	0x08007875
 80078cc:	08007a27 	.word	0x08007a27
 80078d0:	08007875 	.word	0x08007875
 80078d4:	08007929 	.word	0x08007929
 80078d8:	08007875 	.word	0x08007875
 80078dc:	08007875 	.word	0x08007875
 80078e0:	080079ef 	.word	0x080079ef
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	1d1a      	adds	r2, r3, #4
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	602a      	str	r2, [r5, #0]
 80078ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078f4:	2301      	movs	r3, #1
 80078f6:	e0a3      	b.n	8007a40 <_printf_i+0x1f4>
 80078f8:	6820      	ldr	r0, [r4, #0]
 80078fa:	6829      	ldr	r1, [r5, #0]
 80078fc:	0606      	lsls	r6, r0, #24
 80078fe:	f101 0304 	add.w	r3, r1, #4
 8007902:	d50a      	bpl.n	800791a <_printf_i+0xce>
 8007904:	680e      	ldr	r6, [r1, #0]
 8007906:	602b      	str	r3, [r5, #0]
 8007908:	2e00      	cmp	r6, #0
 800790a:	da03      	bge.n	8007914 <_printf_i+0xc8>
 800790c:	232d      	movs	r3, #45	; 0x2d
 800790e:	4276      	negs	r6, r6
 8007910:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007914:	485e      	ldr	r0, [pc, #376]	; (8007a90 <_printf_i+0x244>)
 8007916:	230a      	movs	r3, #10
 8007918:	e019      	b.n	800794e <_printf_i+0x102>
 800791a:	680e      	ldr	r6, [r1, #0]
 800791c:	602b      	str	r3, [r5, #0]
 800791e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007922:	bf18      	it	ne
 8007924:	b236      	sxthne	r6, r6
 8007926:	e7ef      	b.n	8007908 <_printf_i+0xbc>
 8007928:	682b      	ldr	r3, [r5, #0]
 800792a:	6820      	ldr	r0, [r4, #0]
 800792c:	1d19      	adds	r1, r3, #4
 800792e:	6029      	str	r1, [r5, #0]
 8007930:	0601      	lsls	r1, r0, #24
 8007932:	d501      	bpl.n	8007938 <_printf_i+0xec>
 8007934:	681e      	ldr	r6, [r3, #0]
 8007936:	e002      	b.n	800793e <_printf_i+0xf2>
 8007938:	0646      	lsls	r6, r0, #25
 800793a:	d5fb      	bpl.n	8007934 <_printf_i+0xe8>
 800793c:	881e      	ldrh	r6, [r3, #0]
 800793e:	4854      	ldr	r0, [pc, #336]	; (8007a90 <_printf_i+0x244>)
 8007940:	2f6f      	cmp	r7, #111	; 0x6f
 8007942:	bf0c      	ite	eq
 8007944:	2308      	moveq	r3, #8
 8007946:	230a      	movne	r3, #10
 8007948:	2100      	movs	r1, #0
 800794a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800794e:	6865      	ldr	r5, [r4, #4]
 8007950:	60a5      	str	r5, [r4, #8]
 8007952:	2d00      	cmp	r5, #0
 8007954:	bfa2      	ittt	ge
 8007956:	6821      	ldrge	r1, [r4, #0]
 8007958:	f021 0104 	bicge.w	r1, r1, #4
 800795c:	6021      	strge	r1, [r4, #0]
 800795e:	b90e      	cbnz	r6, 8007964 <_printf_i+0x118>
 8007960:	2d00      	cmp	r5, #0
 8007962:	d04d      	beq.n	8007a00 <_printf_i+0x1b4>
 8007964:	4615      	mov	r5, r2
 8007966:	fbb6 f1f3 	udiv	r1, r6, r3
 800796a:	fb03 6711 	mls	r7, r3, r1, r6
 800796e:	5dc7      	ldrb	r7, [r0, r7]
 8007970:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007974:	4637      	mov	r7, r6
 8007976:	42bb      	cmp	r3, r7
 8007978:	460e      	mov	r6, r1
 800797a:	d9f4      	bls.n	8007966 <_printf_i+0x11a>
 800797c:	2b08      	cmp	r3, #8
 800797e:	d10b      	bne.n	8007998 <_printf_i+0x14c>
 8007980:	6823      	ldr	r3, [r4, #0]
 8007982:	07de      	lsls	r6, r3, #31
 8007984:	d508      	bpl.n	8007998 <_printf_i+0x14c>
 8007986:	6923      	ldr	r3, [r4, #16]
 8007988:	6861      	ldr	r1, [r4, #4]
 800798a:	4299      	cmp	r1, r3
 800798c:	bfde      	ittt	le
 800798e:	2330      	movle	r3, #48	; 0x30
 8007990:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007994:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007998:	1b52      	subs	r2, r2, r5
 800799a:	6122      	str	r2, [r4, #16]
 800799c:	f8cd a000 	str.w	sl, [sp]
 80079a0:	464b      	mov	r3, r9
 80079a2:	aa03      	add	r2, sp, #12
 80079a4:	4621      	mov	r1, r4
 80079a6:	4640      	mov	r0, r8
 80079a8:	f7ff fee2 	bl	8007770 <_printf_common>
 80079ac:	3001      	adds	r0, #1
 80079ae:	d14c      	bne.n	8007a4a <_printf_i+0x1fe>
 80079b0:	f04f 30ff 	mov.w	r0, #4294967295
 80079b4:	b004      	add	sp, #16
 80079b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ba:	4835      	ldr	r0, [pc, #212]	; (8007a90 <_printf_i+0x244>)
 80079bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80079c0:	6829      	ldr	r1, [r5, #0]
 80079c2:	6823      	ldr	r3, [r4, #0]
 80079c4:	f851 6b04 	ldr.w	r6, [r1], #4
 80079c8:	6029      	str	r1, [r5, #0]
 80079ca:	061d      	lsls	r5, r3, #24
 80079cc:	d514      	bpl.n	80079f8 <_printf_i+0x1ac>
 80079ce:	07df      	lsls	r7, r3, #31
 80079d0:	bf44      	itt	mi
 80079d2:	f043 0320 	orrmi.w	r3, r3, #32
 80079d6:	6023      	strmi	r3, [r4, #0]
 80079d8:	b91e      	cbnz	r6, 80079e2 <_printf_i+0x196>
 80079da:	6823      	ldr	r3, [r4, #0]
 80079dc:	f023 0320 	bic.w	r3, r3, #32
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	2310      	movs	r3, #16
 80079e4:	e7b0      	b.n	8007948 <_printf_i+0xfc>
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	f043 0320 	orr.w	r3, r3, #32
 80079ec:	6023      	str	r3, [r4, #0]
 80079ee:	2378      	movs	r3, #120	; 0x78
 80079f0:	4828      	ldr	r0, [pc, #160]	; (8007a94 <_printf_i+0x248>)
 80079f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80079f6:	e7e3      	b.n	80079c0 <_printf_i+0x174>
 80079f8:	0659      	lsls	r1, r3, #25
 80079fa:	bf48      	it	mi
 80079fc:	b2b6      	uxthmi	r6, r6
 80079fe:	e7e6      	b.n	80079ce <_printf_i+0x182>
 8007a00:	4615      	mov	r5, r2
 8007a02:	e7bb      	b.n	800797c <_printf_i+0x130>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	6826      	ldr	r6, [r4, #0]
 8007a08:	6961      	ldr	r1, [r4, #20]
 8007a0a:	1d18      	adds	r0, r3, #4
 8007a0c:	6028      	str	r0, [r5, #0]
 8007a0e:	0635      	lsls	r5, r6, #24
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	d501      	bpl.n	8007a18 <_printf_i+0x1cc>
 8007a14:	6019      	str	r1, [r3, #0]
 8007a16:	e002      	b.n	8007a1e <_printf_i+0x1d2>
 8007a18:	0670      	lsls	r0, r6, #25
 8007a1a:	d5fb      	bpl.n	8007a14 <_printf_i+0x1c8>
 8007a1c:	8019      	strh	r1, [r3, #0]
 8007a1e:	2300      	movs	r3, #0
 8007a20:	6123      	str	r3, [r4, #16]
 8007a22:	4615      	mov	r5, r2
 8007a24:	e7ba      	b.n	800799c <_printf_i+0x150>
 8007a26:	682b      	ldr	r3, [r5, #0]
 8007a28:	1d1a      	adds	r2, r3, #4
 8007a2a:	602a      	str	r2, [r5, #0]
 8007a2c:	681d      	ldr	r5, [r3, #0]
 8007a2e:	6862      	ldr	r2, [r4, #4]
 8007a30:	2100      	movs	r1, #0
 8007a32:	4628      	mov	r0, r5
 8007a34:	f7f8 fbcc 	bl	80001d0 <memchr>
 8007a38:	b108      	cbz	r0, 8007a3e <_printf_i+0x1f2>
 8007a3a:	1b40      	subs	r0, r0, r5
 8007a3c:	6060      	str	r0, [r4, #4]
 8007a3e:	6863      	ldr	r3, [r4, #4]
 8007a40:	6123      	str	r3, [r4, #16]
 8007a42:	2300      	movs	r3, #0
 8007a44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a48:	e7a8      	b.n	800799c <_printf_i+0x150>
 8007a4a:	6923      	ldr	r3, [r4, #16]
 8007a4c:	462a      	mov	r2, r5
 8007a4e:	4649      	mov	r1, r9
 8007a50:	4640      	mov	r0, r8
 8007a52:	47d0      	blx	sl
 8007a54:	3001      	adds	r0, #1
 8007a56:	d0ab      	beq.n	80079b0 <_printf_i+0x164>
 8007a58:	6823      	ldr	r3, [r4, #0]
 8007a5a:	079b      	lsls	r3, r3, #30
 8007a5c:	d413      	bmi.n	8007a86 <_printf_i+0x23a>
 8007a5e:	68e0      	ldr	r0, [r4, #12]
 8007a60:	9b03      	ldr	r3, [sp, #12]
 8007a62:	4298      	cmp	r0, r3
 8007a64:	bfb8      	it	lt
 8007a66:	4618      	movlt	r0, r3
 8007a68:	e7a4      	b.n	80079b4 <_printf_i+0x168>
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	4632      	mov	r2, r6
 8007a6e:	4649      	mov	r1, r9
 8007a70:	4640      	mov	r0, r8
 8007a72:	47d0      	blx	sl
 8007a74:	3001      	adds	r0, #1
 8007a76:	d09b      	beq.n	80079b0 <_printf_i+0x164>
 8007a78:	3501      	adds	r5, #1
 8007a7a:	68e3      	ldr	r3, [r4, #12]
 8007a7c:	9903      	ldr	r1, [sp, #12]
 8007a7e:	1a5b      	subs	r3, r3, r1
 8007a80:	42ab      	cmp	r3, r5
 8007a82:	dcf2      	bgt.n	8007a6a <_printf_i+0x21e>
 8007a84:	e7eb      	b.n	8007a5e <_printf_i+0x212>
 8007a86:	2500      	movs	r5, #0
 8007a88:	f104 0619 	add.w	r6, r4, #25
 8007a8c:	e7f5      	b.n	8007a7a <_printf_i+0x22e>
 8007a8e:	bf00      	nop
 8007a90:	080092f9 	.word	0x080092f9
 8007a94:	0800930a 	.word	0x0800930a

08007a98 <_free_r>:
 8007a98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a9a:	2900      	cmp	r1, #0
 8007a9c:	d044      	beq.n	8007b28 <_free_r+0x90>
 8007a9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aa2:	9001      	str	r0, [sp, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f1a1 0404 	sub.w	r4, r1, #4
 8007aaa:	bfb8      	it	lt
 8007aac:	18e4      	addlt	r4, r4, r3
 8007aae:	f000 f913 	bl	8007cd8 <__malloc_lock>
 8007ab2:	4a1e      	ldr	r2, [pc, #120]	; (8007b2c <_free_r+0x94>)
 8007ab4:	9801      	ldr	r0, [sp, #4]
 8007ab6:	6813      	ldr	r3, [r2, #0]
 8007ab8:	b933      	cbnz	r3, 8007ac8 <_free_r+0x30>
 8007aba:	6063      	str	r3, [r4, #4]
 8007abc:	6014      	str	r4, [r2, #0]
 8007abe:	b003      	add	sp, #12
 8007ac0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ac4:	f000 b90e 	b.w	8007ce4 <__malloc_unlock>
 8007ac8:	42a3      	cmp	r3, r4
 8007aca:	d908      	bls.n	8007ade <_free_r+0x46>
 8007acc:	6825      	ldr	r5, [r4, #0]
 8007ace:	1961      	adds	r1, r4, r5
 8007ad0:	428b      	cmp	r3, r1
 8007ad2:	bf01      	itttt	eq
 8007ad4:	6819      	ldreq	r1, [r3, #0]
 8007ad6:	685b      	ldreq	r3, [r3, #4]
 8007ad8:	1949      	addeq	r1, r1, r5
 8007ada:	6021      	streq	r1, [r4, #0]
 8007adc:	e7ed      	b.n	8007aba <_free_r+0x22>
 8007ade:	461a      	mov	r2, r3
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	b10b      	cbz	r3, 8007ae8 <_free_r+0x50>
 8007ae4:	42a3      	cmp	r3, r4
 8007ae6:	d9fa      	bls.n	8007ade <_free_r+0x46>
 8007ae8:	6811      	ldr	r1, [r2, #0]
 8007aea:	1855      	adds	r5, r2, r1
 8007aec:	42a5      	cmp	r5, r4
 8007aee:	d10b      	bne.n	8007b08 <_free_r+0x70>
 8007af0:	6824      	ldr	r4, [r4, #0]
 8007af2:	4421      	add	r1, r4
 8007af4:	1854      	adds	r4, r2, r1
 8007af6:	42a3      	cmp	r3, r4
 8007af8:	6011      	str	r1, [r2, #0]
 8007afa:	d1e0      	bne.n	8007abe <_free_r+0x26>
 8007afc:	681c      	ldr	r4, [r3, #0]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	6053      	str	r3, [r2, #4]
 8007b02:	4421      	add	r1, r4
 8007b04:	6011      	str	r1, [r2, #0]
 8007b06:	e7da      	b.n	8007abe <_free_r+0x26>
 8007b08:	d902      	bls.n	8007b10 <_free_r+0x78>
 8007b0a:	230c      	movs	r3, #12
 8007b0c:	6003      	str	r3, [r0, #0]
 8007b0e:	e7d6      	b.n	8007abe <_free_r+0x26>
 8007b10:	6825      	ldr	r5, [r4, #0]
 8007b12:	1961      	adds	r1, r4, r5
 8007b14:	428b      	cmp	r3, r1
 8007b16:	bf04      	itt	eq
 8007b18:	6819      	ldreq	r1, [r3, #0]
 8007b1a:	685b      	ldreq	r3, [r3, #4]
 8007b1c:	6063      	str	r3, [r4, #4]
 8007b1e:	bf04      	itt	eq
 8007b20:	1949      	addeq	r1, r1, r5
 8007b22:	6021      	streq	r1, [r4, #0]
 8007b24:	6054      	str	r4, [r2, #4]
 8007b26:	e7ca      	b.n	8007abe <_free_r+0x26>
 8007b28:	b003      	add	sp, #12
 8007b2a:	bd30      	pop	{r4, r5, pc}
 8007b2c:	200010d0 	.word	0x200010d0

08007b30 <sbrk_aligned>:
 8007b30:	b570      	push	{r4, r5, r6, lr}
 8007b32:	4e0e      	ldr	r6, [pc, #56]	; (8007b6c <sbrk_aligned+0x3c>)
 8007b34:	460c      	mov	r4, r1
 8007b36:	6831      	ldr	r1, [r6, #0]
 8007b38:	4605      	mov	r5, r0
 8007b3a:	b911      	cbnz	r1, 8007b42 <sbrk_aligned+0x12>
 8007b3c:	f000 f8bc 	bl	8007cb8 <_sbrk_r>
 8007b40:	6030      	str	r0, [r6, #0]
 8007b42:	4621      	mov	r1, r4
 8007b44:	4628      	mov	r0, r5
 8007b46:	f000 f8b7 	bl	8007cb8 <_sbrk_r>
 8007b4a:	1c43      	adds	r3, r0, #1
 8007b4c:	d00a      	beq.n	8007b64 <sbrk_aligned+0x34>
 8007b4e:	1cc4      	adds	r4, r0, #3
 8007b50:	f024 0403 	bic.w	r4, r4, #3
 8007b54:	42a0      	cmp	r0, r4
 8007b56:	d007      	beq.n	8007b68 <sbrk_aligned+0x38>
 8007b58:	1a21      	subs	r1, r4, r0
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f000 f8ac 	bl	8007cb8 <_sbrk_r>
 8007b60:	3001      	adds	r0, #1
 8007b62:	d101      	bne.n	8007b68 <sbrk_aligned+0x38>
 8007b64:	f04f 34ff 	mov.w	r4, #4294967295
 8007b68:	4620      	mov	r0, r4
 8007b6a:	bd70      	pop	{r4, r5, r6, pc}
 8007b6c:	200010d4 	.word	0x200010d4

08007b70 <_malloc_r>:
 8007b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b74:	1ccd      	adds	r5, r1, #3
 8007b76:	f025 0503 	bic.w	r5, r5, #3
 8007b7a:	3508      	adds	r5, #8
 8007b7c:	2d0c      	cmp	r5, #12
 8007b7e:	bf38      	it	cc
 8007b80:	250c      	movcc	r5, #12
 8007b82:	2d00      	cmp	r5, #0
 8007b84:	4607      	mov	r7, r0
 8007b86:	db01      	blt.n	8007b8c <_malloc_r+0x1c>
 8007b88:	42a9      	cmp	r1, r5
 8007b8a:	d905      	bls.n	8007b98 <_malloc_r+0x28>
 8007b8c:	230c      	movs	r3, #12
 8007b8e:	603b      	str	r3, [r7, #0]
 8007b90:	2600      	movs	r6, #0
 8007b92:	4630      	mov	r0, r6
 8007b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b98:	4e2e      	ldr	r6, [pc, #184]	; (8007c54 <_malloc_r+0xe4>)
 8007b9a:	f000 f89d 	bl	8007cd8 <__malloc_lock>
 8007b9e:	6833      	ldr	r3, [r6, #0]
 8007ba0:	461c      	mov	r4, r3
 8007ba2:	bb34      	cbnz	r4, 8007bf2 <_malloc_r+0x82>
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	4638      	mov	r0, r7
 8007ba8:	f7ff ffc2 	bl	8007b30 <sbrk_aligned>
 8007bac:	1c43      	adds	r3, r0, #1
 8007bae:	4604      	mov	r4, r0
 8007bb0:	d14d      	bne.n	8007c4e <_malloc_r+0xde>
 8007bb2:	6834      	ldr	r4, [r6, #0]
 8007bb4:	4626      	mov	r6, r4
 8007bb6:	2e00      	cmp	r6, #0
 8007bb8:	d140      	bne.n	8007c3c <_malloc_r+0xcc>
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	eb04 0803 	add.w	r8, r4, r3
 8007bc4:	f000 f878 	bl	8007cb8 <_sbrk_r>
 8007bc8:	4580      	cmp	r8, r0
 8007bca:	d13a      	bne.n	8007c42 <_malloc_r+0xd2>
 8007bcc:	6821      	ldr	r1, [r4, #0]
 8007bce:	3503      	adds	r5, #3
 8007bd0:	1a6d      	subs	r5, r5, r1
 8007bd2:	f025 0503 	bic.w	r5, r5, #3
 8007bd6:	3508      	adds	r5, #8
 8007bd8:	2d0c      	cmp	r5, #12
 8007bda:	bf38      	it	cc
 8007bdc:	250c      	movcc	r5, #12
 8007bde:	4629      	mov	r1, r5
 8007be0:	4638      	mov	r0, r7
 8007be2:	f7ff ffa5 	bl	8007b30 <sbrk_aligned>
 8007be6:	3001      	adds	r0, #1
 8007be8:	d02b      	beq.n	8007c42 <_malloc_r+0xd2>
 8007bea:	6823      	ldr	r3, [r4, #0]
 8007bec:	442b      	add	r3, r5
 8007bee:	6023      	str	r3, [r4, #0]
 8007bf0:	e00e      	b.n	8007c10 <_malloc_r+0xa0>
 8007bf2:	6822      	ldr	r2, [r4, #0]
 8007bf4:	1b52      	subs	r2, r2, r5
 8007bf6:	d41e      	bmi.n	8007c36 <_malloc_r+0xc6>
 8007bf8:	2a0b      	cmp	r2, #11
 8007bfa:	d916      	bls.n	8007c2a <_malloc_r+0xba>
 8007bfc:	1961      	adds	r1, r4, r5
 8007bfe:	42a3      	cmp	r3, r4
 8007c00:	6025      	str	r5, [r4, #0]
 8007c02:	bf18      	it	ne
 8007c04:	6059      	strne	r1, [r3, #4]
 8007c06:	6863      	ldr	r3, [r4, #4]
 8007c08:	bf08      	it	eq
 8007c0a:	6031      	streq	r1, [r6, #0]
 8007c0c:	5162      	str	r2, [r4, r5]
 8007c0e:	604b      	str	r3, [r1, #4]
 8007c10:	4638      	mov	r0, r7
 8007c12:	f104 060b 	add.w	r6, r4, #11
 8007c16:	f000 f865 	bl	8007ce4 <__malloc_unlock>
 8007c1a:	f026 0607 	bic.w	r6, r6, #7
 8007c1e:	1d23      	adds	r3, r4, #4
 8007c20:	1af2      	subs	r2, r6, r3
 8007c22:	d0b6      	beq.n	8007b92 <_malloc_r+0x22>
 8007c24:	1b9b      	subs	r3, r3, r6
 8007c26:	50a3      	str	r3, [r4, r2]
 8007c28:	e7b3      	b.n	8007b92 <_malloc_r+0x22>
 8007c2a:	6862      	ldr	r2, [r4, #4]
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	bf0c      	ite	eq
 8007c30:	6032      	streq	r2, [r6, #0]
 8007c32:	605a      	strne	r2, [r3, #4]
 8007c34:	e7ec      	b.n	8007c10 <_malloc_r+0xa0>
 8007c36:	4623      	mov	r3, r4
 8007c38:	6864      	ldr	r4, [r4, #4]
 8007c3a:	e7b2      	b.n	8007ba2 <_malloc_r+0x32>
 8007c3c:	4634      	mov	r4, r6
 8007c3e:	6876      	ldr	r6, [r6, #4]
 8007c40:	e7b9      	b.n	8007bb6 <_malloc_r+0x46>
 8007c42:	230c      	movs	r3, #12
 8007c44:	603b      	str	r3, [r7, #0]
 8007c46:	4638      	mov	r0, r7
 8007c48:	f000 f84c 	bl	8007ce4 <__malloc_unlock>
 8007c4c:	e7a1      	b.n	8007b92 <_malloc_r+0x22>
 8007c4e:	6025      	str	r5, [r4, #0]
 8007c50:	e7de      	b.n	8007c10 <_malloc_r+0xa0>
 8007c52:	bf00      	nop
 8007c54:	200010d0 	.word	0x200010d0

08007c58 <_realloc_r>:
 8007c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c5c:	4680      	mov	r8, r0
 8007c5e:	4614      	mov	r4, r2
 8007c60:	460e      	mov	r6, r1
 8007c62:	b921      	cbnz	r1, 8007c6e <_realloc_r+0x16>
 8007c64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c68:	4611      	mov	r1, r2
 8007c6a:	f7ff bf81 	b.w	8007b70 <_malloc_r>
 8007c6e:	b92a      	cbnz	r2, 8007c7c <_realloc_r+0x24>
 8007c70:	f7ff ff12 	bl	8007a98 <_free_r>
 8007c74:	4625      	mov	r5, r4
 8007c76:	4628      	mov	r0, r5
 8007c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7c:	f000 f838 	bl	8007cf0 <_malloc_usable_size_r>
 8007c80:	4284      	cmp	r4, r0
 8007c82:	4607      	mov	r7, r0
 8007c84:	d802      	bhi.n	8007c8c <_realloc_r+0x34>
 8007c86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007c8a:	d812      	bhi.n	8007cb2 <_realloc_r+0x5a>
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	4640      	mov	r0, r8
 8007c90:	f7ff ff6e 	bl	8007b70 <_malloc_r>
 8007c94:	4605      	mov	r5, r0
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d0ed      	beq.n	8007c76 <_realloc_r+0x1e>
 8007c9a:	42bc      	cmp	r4, r7
 8007c9c:	4622      	mov	r2, r4
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	bf28      	it	cs
 8007ca2:	463a      	movcs	r2, r7
 8007ca4:	f7ff fba4 	bl	80073f0 <memcpy>
 8007ca8:	4631      	mov	r1, r6
 8007caa:	4640      	mov	r0, r8
 8007cac:	f7ff fef4 	bl	8007a98 <_free_r>
 8007cb0:	e7e1      	b.n	8007c76 <_realloc_r+0x1e>
 8007cb2:	4635      	mov	r5, r6
 8007cb4:	e7df      	b.n	8007c76 <_realloc_r+0x1e>
	...

08007cb8 <_sbrk_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4d06      	ldr	r5, [pc, #24]	; (8007cd4 <_sbrk_r+0x1c>)
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4604      	mov	r4, r0
 8007cc0:	4608      	mov	r0, r1
 8007cc2:	602b      	str	r3, [r5, #0]
 8007cc4:	f7fa fd3a 	bl	800273c <_sbrk>
 8007cc8:	1c43      	adds	r3, r0, #1
 8007cca:	d102      	bne.n	8007cd2 <_sbrk_r+0x1a>
 8007ccc:	682b      	ldr	r3, [r5, #0]
 8007cce:	b103      	cbz	r3, 8007cd2 <_sbrk_r+0x1a>
 8007cd0:	6023      	str	r3, [r4, #0]
 8007cd2:	bd38      	pop	{r3, r4, r5, pc}
 8007cd4:	200010d8 	.word	0x200010d8

08007cd8 <__malloc_lock>:
 8007cd8:	4801      	ldr	r0, [pc, #4]	; (8007ce0 <__malloc_lock+0x8>)
 8007cda:	f000 b811 	b.w	8007d00 <__retarget_lock_acquire_recursive>
 8007cde:	bf00      	nop
 8007ce0:	200010dc 	.word	0x200010dc

08007ce4 <__malloc_unlock>:
 8007ce4:	4801      	ldr	r0, [pc, #4]	; (8007cec <__malloc_unlock+0x8>)
 8007ce6:	f000 b80c 	b.w	8007d02 <__retarget_lock_release_recursive>
 8007cea:	bf00      	nop
 8007cec:	200010dc 	.word	0x200010dc

08007cf0 <_malloc_usable_size_r>:
 8007cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cf4:	1f18      	subs	r0, r3, #4
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	bfbc      	itt	lt
 8007cfa:	580b      	ldrlt	r3, [r1, r0]
 8007cfc:	18c0      	addlt	r0, r0, r3
 8007cfe:	4770      	bx	lr

08007d00 <__retarget_lock_acquire_recursive>:
 8007d00:	4770      	bx	lr

08007d02 <__retarget_lock_release_recursive>:
 8007d02:	4770      	bx	lr

08007d04 <trunc>:
 8007d04:	ec51 0b10 	vmov	r0, r1, d0
 8007d08:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007d0c:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8007d10:	2b13      	cmp	r3, #19
 8007d12:	b5d0      	push	{r4, r6, r7, lr}
 8007d14:	460c      	mov	r4, r1
 8007d16:	dc10      	bgt.n	8007d3a <trunc+0x36>
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	bfa5      	ittet	ge
 8007d1c:	4a11      	ldrge	r2, [pc, #68]	; (8007d64 <trunc+0x60>)
 8007d1e:	fa42 f303 	asrge.w	r3, r2, r3
 8007d22:	2100      	movlt	r1, #0
 8007d24:	2100      	movge	r1, #0
 8007d26:	bfb9      	ittee	lt
 8007d28:	2000      	movlt	r0, #0
 8007d2a:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 8007d2e:	2000      	movge	r0, #0
 8007d30:	ea24 0103 	bicge.w	r1, r4, r3
 8007d34:	ec41 0b10 	vmov	d0, r0, r1
 8007d38:	bdd0      	pop	{r4, r6, r7, pc}
 8007d3a:	2b33      	cmp	r3, #51	; 0x33
 8007d3c:	dd08      	ble.n	8007d50 <trunc+0x4c>
 8007d3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d42:	d1f7      	bne.n	8007d34 <trunc+0x30>
 8007d44:	ee10 2a10 	vmov	r2, s0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	f7f8 fa97 	bl	800027c <__adddf3>
 8007d4e:	e7f1      	b.n	8007d34 <trunc+0x30>
 8007d50:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8007d54:	f04f 33ff 	mov.w	r3, #4294967295
 8007d58:	fa23 f202 	lsr.w	r2, r3, r2
 8007d5c:	ea20 0602 	bic.w	r6, r0, r2
 8007d60:	4630      	mov	r0, r6
 8007d62:	e7e7      	b.n	8007d34 <trunc+0x30>
 8007d64:	000fffff 	.word	0x000fffff

08007d68 <pow>:
 8007d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d6a:	ed2d 8b02 	vpush	{d8}
 8007d6e:	eeb0 8a40 	vmov.f32	s16, s0
 8007d72:	eef0 8a60 	vmov.f32	s17, s1
 8007d76:	ec55 4b11 	vmov	r4, r5, d1
 8007d7a:	f000 f891 	bl	8007ea0 <__ieee754_pow>
 8007d7e:	4622      	mov	r2, r4
 8007d80:	462b      	mov	r3, r5
 8007d82:	4620      	mov	r0, r4
 8007d84:	4629      	mov	r1, r5
 8007d86:	ec57 6b10 	vmov	r6, r7, d0
 8007d8a:	f7f8 fec7 	bl	8000b1c <__aeabi_dcmpun>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	d13b      	bne.n	8007e0a <pow+0xa2>
 8007d92:	ec51 0b18 	vmov	r0, r1, d8
 8007d96:	2200      	movs	r2, #0
 8007d98:	2300      	movs	r3, #0
 8007d9a:	f7f8 fe8d 	bl	8000ab8 <__aeabi_dcmpeq>
 8007d9e:	b1b8      	cbz	r0, 8007dd0 <pow+0x68>
 8007da0:	2200      	movs	r2, #0
 8007da2:	2300      	movs	r3, #0
 8007da4:	4620      	mov	r0, r4
 8007da6:	4629      	mov	r1, r5
 8007da8:	f7f8 fe86 	bl	8000ab8 <__aeabi_dcmpeq>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	d146      	bne.n	8007e3e <pow+0xd6>
 8007db0:	ec45 4b10 	vmov	d0, r4, r5
 8007db4:	f000 fe8d 	bl	8008ad2 <finite>
 8007db8:	b338      	cbz	r0, 8007e0a <pow+0xa2>
 8007dba:	2200      	movs	r2, #0
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	4629      	mov	r1, r5
 8007dc2:	f7f8 fe83 	bl	8000acc <__aeabi_dcmplt>
 8007dc6:	b300      	cbz	r0, 8007e0a <pow+0xa2>
 8007dc8:	f7ff fae8 	bl	800739c <__errno>
 8007dcc:	2322      	movs	r3, #34	; 0x22
 8007dce:	e01b      	b.n	8007e08 <pow+0xa0>
 8007dd0:	ec47 6b10 	vmov	d0, r6, r7
 8007dd4:	f000 fe7d 	bl	8008ad2 <finite>
 8007dd8:	b9e0      	cbnz	r0, 8007e14 <pow+0xac>
 8007dda:	eeb0 0a48 	vmov.f32	s0, s16
 8007dde:	eef0 0a68 	vmov.f32	s1, s17
 8007de2:	f000 fe76 	bl	8008ad2 <finite>
 8007de6:	b1a8      	cbz	r0, 8007e14 <pow+0xac>
 8007de8:	ec45 4b10 	vmov	d0, r4, r5
 8007dec:	f000 fe71 	bl	8008ad2 <finite>
 8007df0:	b180      	cbz	r0, 8007e14 <pow+0xac>
 8007df2:	4632      	mov	r2, r6
 8007df4:	463b      	mov	r3, r7
 8007df6:	4630      	mov	r0, r6
 8007df8:	4639      	mov	r1, r7
 8007dfa:	f7f8 fe8f 	bl	8000b1c <__aeabi_dcmpun>
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d0e2      	beq.n	8007dc8 <pow+0x60>
 8007e02:	f7ff facb 	bl	800739c <__errno>
 8007e06:	2321      	movs	r3, #33	; 0x21
 8007e08:	6003      	str	r3, [r0, #0]
 8007e0a:	ecbd 8b02 	vpop	{d8}
 8007e0e:	ec47 6b10 	vmov	d0, r6, r7
 8007e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e14:	2200      	movs	r2, #0
 8007e16:	2300      	movs	r3, #0
 8007e18:	4630      	mov	r0, r6
 8007e1a:	4639      	mov	r1, r7
 8007e1c:	f7f8 fe4c 	bl	8000ab8 <__aeabi_dcmpeq>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d0f2      	beq.n	8007e0a <pow+0xa2>
 8007e24:	eeb0 0a48 	vmov.f32	s0, s16
 8007e28:	eef0 0a68 	vmov.f32	s1, s17
 8007e2c:	f000 fe51 	bl	8008ad2 <finite>
 8007e30:	2800      	cmp	r0, #0
 8007e32:	d0ea      	beq.n	8007e0a <pow+0xa2>
 8007e34:	ec45 4b10 	vmov	d0, r4, r5
 8007e38:	f000 fe4b 	bl	8008ad2 <finite>
 8007e3c:	e7c3      	b.n	8007dc6 <pow+0x5e>
 8007e3e:	4f01      	ldr	r7, [pc, #4]	; (8007e44 <pow+0xdc>)
 8007e40:	2600      	movs	r6, #0
 8007e42:	e7e2      	b.n	8007e0a <pow+0xa2>
 8007e44:	3ff00000 	.word	0x3ff00000

08007e48 <sqrt>:
 8007e48:	b538      	push	{r3, r4, r5, lr}
 8007e4a:	ed2d 8b02 	vpush	{d8}
 8007e4e:	ec55 4b10 	vmov	r4, r5, d0
 8007e52:	f000 fd53 	bl	80088fc <__ieee754_sqrt>
 8007e56:	4622      	mov	r2, r4
 8007e58:	462b      	mov	r3, r5
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	4629      	mov	r1, r5
 8007e5e:	eeb0 8a40 	vmov.f32	s16, s0
 8007e62:	eef0 8a60 	vmov.f32	s17, s1
 8007e66:	f7f8 fe59 	bl	8000b1c <__aeabi_dcmpun>
 8007e6a:	b990      	cbnz	r0, 8007e92 <sqrt+0x4a>
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	2300      	movs	r3, #0
 8007e70:	4620      	mov	r0, r4
 8007e72:	4629      	mov	r1, r5
 8007e74:	f7f8 fe2a 	bl	8000acc <__aeabi_dcmplt>
 8007e78:	b158      	cbz	r0, 8007e92 <sqrt+0x4a>
 8007e7a:	f7ff fa8f 	bl	800739c <__errno>
 8007e7e:	2321      	movs	r3, #33	; 0x21
 8007e80:	6003      	str	r3, [r0, #0]
 8007e82:	2200      	movs	r2, #0
 8007e84:	2300      	movs	r3, #0
 8007e86:	4610      	mov	r0, r2
 8007e88:	4619      	mov	r1, r3
 8007e8a:	f7f8 fcd7 	bl	800083c <__aeabi_ddiv>
 8007e8e:	ec41 0b18 	vmov	d8, r0, r1
 8007e92:	eeb0 0a48 	vmov.f32	s0, s16
 8007e96:	eef0 0a68 	vmov.f32	s1, s17
 8007e9a:	ecbd 8b02 	vpop	{d8}
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}

08007ea0 <__ieee754_pow>:
 8007ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea4:	ed2d 8b06 	vpush	{d8-d10}
 8007ea8:	b089      	sub	sp, #36	; 0x24
 8007eaa:	ed8d 1b00 	vstr	d1, [sp]
 8007eae:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007eb2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007eb6:	ea58 0102 	orrs.w	r1, r8, r2
 8007eba:	ec57 6b10 	vmov	r6, r7, d0
 8007ebe:	d115      	bne.n	8007eec <__ieee754_pow+0x4c>
 8007ec0:	19b3      	adds	r3, r6, r6
 8007ec2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007ec6:	4152      	adcs	r2, r2
 8007ec8:	4299      	cmp	r1, r3
 8007eca:	4b89      	ldr	r3, [pc, #548]	; (80080f0 <__ieee754_pow+0x250>)
 8007ecc:	4193      	sbcs	r3, r2
 8007ece:	f080 84d2 	bcs.w	8008876 <__ieee754_pow+0x9d6>
 8007ed2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	4639      	mov	r1, r7
 8007eda:	f7f8 f9cf 	bl	800027c <__adddf3>
 8007ede:	ec41 0b10 	vmov	d0, r0, r1
 8007ee2:	b009      	add	sp, #36	; 0x24
 8007ee4:	ecbd 8b06 	vpop	{d8-d10}
 8007ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eec:	4b81      	ldr	r3, [pc, #516]	; (80080f4 <__ieee754_pow+0x254>)
 8007eee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007ef2:	429c      	cmp	r4, r3
 8007ef4:	ee10 aa10 	vmov	sl, s0
 8007ef8:	463d      	mov	r5, r7
 8007efa:	dc06      	bgt.n	8007f0a <__ieee754_pow+0x6a>
 8007efc:	d101      	bne.n	8007f02 <__ieee754_pow+0x62>
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	d1e7      	bne.n	8007ed2 <__ieee754_pow+0x32>
 8007f02:	4598      	cmp	r8, r3
 8007f04:	dc01      	bgt.n	8007f0a <__ieee754_pow+0x6a>
 8007f06:	d10f      	bne.n	8007f28 <__ieee754_pow+0x88>
 8007f08:	b172      	cbz	r2, 8007f28 <__ieee754_pow+0x88>
 8007f0a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007f0e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007f12:	ea55 050a 	orrs.w	r5, r5, sl
 8007f16:	d1dc      	bne.n	8007ed2 <__ieee754_pow+0x32>
 8007f18:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007f1c:	18db      	adds	r3, r3, r3
 8007f1e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007f22:	4152      	adcs	r2, r2
 8007f24:	429d      	cmp	r5, r3
 8007f26:	e7d0      	b.n	8007eca <__ieee754_pow+0x2a>
 8007f28:	2d00      	cmp	r5, #0
 8007f2a:	da3b      	bge.n	8007fa4 <__ieee754_pow+0x104>
 8007f2c:	4b72      	ldr	r3, [pc, #456]	; (80080f8 <__ieee754_pow+0x258>)
 8007f2e:	4598      	cmp	r8, r3
 8007f30:	dc51      	bgt.n	8007fd6 <__ieee754_pow+0x136>
 8007f32:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007f36:	4598      	cmp	r8, r3
 8007f38:	f340 84ac 	ble.w	8008894 <__ieee754_pow+0x9f4>
 8007f3c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007f40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007f44:	2b14      	cmp	r3, #20
 8007f46:	dd0f      	ble.n	8007f68 <__ieee754_pow+0xc8>
 8007f48:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007f4c:	fa22 f103 	lsr.w	r1, r2, r3
 8007f50:	fa01 f303 	lsl.w	r3, r1, r3
 8007f54:	4293      	cmp	r3, r2
 8007f56:	f040 849d 	bne.w	8008894 <__ieee754_pow+0x9f4>
 8007f5a:	f001 0101 	and.w	r1, r1, #1
 8007f5e:	f1c1 0302 	rsb	r3, r1, #2
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	b182      	cbz	r2, 8007f88 <__ieee754_pow+0xe8>
 8007f66:	e05f      	b.n	8008028 <__ieee754_pow+0x188>
 8007f68:	2a00      	cmp	r2, #0
 8007f6a:	d15b      	bne.n	8008024 <__ieee754_pow+0x184>
 8007f6c:	f1c3 0314 	rsb	r3, r3, #20
 8007f70:	fa48 f103 	asr.w	r1, r8, r3
 8007f74:	fa01 f303 	lsl.w	r3, r1, r3
 8007f78:	4543      	cmp	r3, r8
 8007f7a:	f040 8488 	bne.w	800888e <__ieee754_pow+0x9ee>
 8007f7e:	f001 0101 	and.w	r1, r1, #1
 8007f82:	f1c1 0302 	rsb	r3, r1, #2
 8007f86:	9304      	str	r3, [sp, #16]
 8007f88:	4b5c      	ldr	r3, [pc, #368]	; (80080fc <__ieee754_pow+0x25c>)
 8007f8a:	4598      	cmp	r8, r3
 8007f8c:	d132      	bne.n	8007ff4 <__ieee754_pow+0x154>
 8007f8e:	f1b9 0f00 	cmp.w	r9, #0
 8007f92:	f280 8478 	bge.w	8008886 <__ieee754_pow+0x9e6>
 8007f96:	4959      	ldr	r1, [pc, #356]	; (80080fc <__ieee754_pow+0x25c>)
 8007f98:	4632      	mov	r2, r6
 8007f9a:	463b      	mov	r3, r7
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	f7f8 fc4d 	bl	800083c <__aeabi_ddiv>
 8007fa2:	e79c      	b.n	8007ede <__ieee754_pow+0x3e>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	9304      	str	r3, [sp, #16]
 8007fa8:	2a00      	cmp	r2, #0
 8007faa:	d13d      	bne.n	8008028 <__ieee754_pow+0x188>
 8007fac:	4b51      	ldr	r3, [pc, #324]	; (80080f4 <__ieee754_pow+0x254>)
 8007fae:	4598      	cmp	r8, r3
 8007fb0:	d1ea      	bne.n	8007f88 <__ieee754_pow+0xe8>
 8007fb2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007fb6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007fba:	ea53 030a 	orrs.w	r3, r3, sl
 8007fbe:	f000 845a 	beq.w	8008876 <__ieee754_pow+0x9d6>
 8007fc2:	4b4f      	ldr	r3, [pc, #316]	; (8008100 <__ieee754_pow+0x260>)
 8007fc4:	429c      	cmp	r4, r3
 8007fc6:	dd08      	ble.n	8007fda <__ieee754_pow+0x13a>
 8007fc8:	f1b9 0f00 	cmp.w	r9, #0
 8007fcc:	f2c0 8457 	blt.w	800887e <__ieee754_pow+0x9de>
 8007fd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fd4:	e783      	b.n	8007ede <__ieee754_pow+0x3e>
 8007fd6:	2302      	movs	r3, #2
 8007fd8:	e7e5      	b.n	8007fa6 <__ieee754_pow+0x106>
 8007fda:	f1b9 0f00 	cmp.w	r9, #0
 8007fde:	f04f 0000 	mov.w	r0, #0
 8007fe2:	f04f 0100 	mov.w	r1, #0
 8007fe6:	f6bf af7a 	bge.w	8007ede <__ieee754_pow+0x3e>
 8007fea:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007fee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007ff2:	e774      	b.n	8007ede <__ieee754_pow+0x3e>
 8007ff4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007ff8:	d106      	bne.n	8008008 <__ieee754_pow+0x168>
 8007ffa:	4632      	mov	r2, r6
 8007ffc:	463b      	mov	r3, r7
 8007ffe:	4630      	mov	r0, r6
 8008000:	4639      	mov	r1, r7
 8008002:	f7f8 faf1 	bl	80005e8 <__aeabi_dmul>
 8008006:	e76a      	b.n	8007ede <__ieee754_pow+0x3e>
 8008008:	4b3e      	ldr	r3, [pc, #248]	; (8008104 <__ieee754_pow+0x264>)
 800800a:	4599      	cmp	r9, r3
 800800c:	d10c      	bne.n	8008028 <__ieee754_pow+0x188>
 800800e:	2d00      	cmp	r5, #0
 8008010:	db0a      	blt.n	8008028 <__ieee754_pow+0x188>
 8008012:	ec47 6b10 	vmov	d0, r6, r7
 8008016:	b009      	add	sp, #36	; 0x24
 8008018:	ecbd 8b06 	vpop	{d8-d10}
 800801c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008020:	f000 bc6c 	b.w	80088fc <__ieee754_sqrt>
 8008024:	2300      	movs	r3, #0
 8008026:	9304      	str	r3, [sp, #16]
 8008028:	ec47 6b10 	vmov	d0, r6, r7
 800802c:	f000 fd48 	bl	8008ac0 <fabs>
 8008030:	ec51 0b10 	vmov	r0, r1, d0
 8008034:	f1ba 0f00 	cmp.w	sl, #0
 8008038:	d129      	bne.n	800808e <__ieee754_pow+0x1ee>
 800803a:	b124      	cbz	r4, 8008046 <__ieee754_pow+0x1a6>
 800803c:	4b2f      	ldr	r3, [pc, #188]	; (80080fc <__ieee754_pow+0x25c>)
 800803e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008042:	429a      	cmp	r2, r3
 8008044:	d123      	bne.n	800808e <__ieee754_pow+0x1ee>
 8008046:	f1b9 0f00 	cmp.w	r9, #0
 800804a:	da05      	bge.n	8008058 <__ieee754_pow+0x1b8>
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	2000      	movs	r0, #0
 8008052:	492a      	ldr	r1, [pc, #168]	; (80080fc <__ieee754_pow+0x25c>)
 8008054:	f7f8 fbf2 	bl	800083c <__aeabi_ddiv>
 8008058:	2d00      	cmp	r5, #0
 800805a:	f6bf af40 	bge.w	8007ede <__ieee754_pow+0x3e>
 800805e:	9b04      	ldr	r3, [sp, #16]
 8008060:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008064:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008068:	4323      	orrs	r3, r4
 800806a:	d108      	bne.n	800807e <__ieee754_pow+0x1de>
 800806c:	4602      	mov	r2, r0
 800806e:	460b      	mov	r3, r1
 8008070:	4610      	mov	r0, r2
 8008072:	4619      	mov	r1, r3
 8008074:	f7f8 f900 	bl	8000278 <__aeabi_dsub>
 8008078:	4602      	mov	r2, r0
 800807a:	460b      	mov	r3, r1
 800807c:	e78f      	b.n	8007f9e <__ieee754_pow+0xfe>
 800807e:	9b04      	ldr	r3, [sp, #16]
 8008080:	2b01      	cmp	r3, #1
 8008082:	f47f af2c 	bne.w	8007ede <__ieee754_pow+0x3e>
 8008086:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800808a:	4619      	mov	r1, r3
 800808c:	e727      	b.n	8007ede <__ieee754_pow+0x3e>
 800808e:	0feb      	lsrs	r3, r5, #31
 8008090:	3b01      	subs	r3, #1
 8008092:	9306      	str	r3, [sp, #24]
 8008094:	9a06      	ldr	r2, [sp, #24]
 8008096:	9b04      	ldr	r3, [sp, #16]
 8008098:	4313      	orrs	r3, r2
 800809a:	d102      	bne.n	80080a2 <__ieee754_pow+0x202>
 800809c:	4632      	mov	r2, r6
 800809e:	463b      	mov	r3, r7
 80080a0:	e7e6      	b.n	8008070 <__ieee754_pow+0x1d0>
 80080a2:	4b19      	ldr	r3, [pc, #100]	; (8008108 <__ieee754_pow+0x268>)
 80080a4:	4598      	cmp	r8, r3
 80080a6:	f340 80fb 	ble.w	80082a0 <__ieee754_pow+0x400>
 80080aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80080ae:	4598      	cmp	r8, r3
 80080b0:	4b13      	ldr	r3, [pc, #76]	; (8008100 <__ieee754_pow+0x260>)
 80080b2:	dd0c      	ble.n	80080ce <__ieee754_pow+0x22e>
 80080b4:	429c      	cmp	r4, r3
 80080b6:	dc0f      	bgt.n	80080d8 <__ieee754_pow+0x238>
 80080b8:	f1b9 0f00 	cmp.w	r9, #0
 80080bc:	da0f      	bge.n	80080de <__ieee754_pow+0x23e>
 80080be:	2000      	movs	r0, #0
 80080c0:	b009      	add	sp, #36	; 0x24
 80080c2:	ecbd 8b06 	vpop	{d8-d10}
 80080c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ca:	f000 bcf0 	b.w	8008aae <__math_oflow>
 80080ce:	429c      	cmp	r4, r3
 80080d0:	dbf2      	blt.n	80080b8 <__ieee754_pow+0x218>
 80080d2:	4b0a      	ldr	r3, [pc, #40]	; (80080fc <__ieee754_pow+0x25c>)
 80080d4:	429c      	cmp	r4, r3
 80080d6:	dd19      	ble.n	800810c <__ieee754_pow+0x26c>
 80080d8:	f1b9 0f00 	cmp.w	r9, #0
 80080dc:	dcef      	bgt.n	80080be <__ieee754_pow+0x21e>
 80080de:	2000      	movs	r0, #0
 80080e0:	b009      	add	sp, #36	; 0x24
 80080e2:	ecbd 8b06 	vpop	{d8-d10}
 80080e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ea:	f000 bcd7 	b.w	8008a9c <__math_uflow>
 80080ee:	bf00      	nop
 80080f0:	fff00000 	.word	0xfff00000
 80080f4:	7ff00000 	.word	0x7ff00000
 80080f8:	433fffff 	.word	0x433fffff
 80080fc:	3ff00000 	.word	0x3ff00000
 8008100:	3fefffff 	.word	0x3fefffff
 8008104:	3fe00000 	.word	0x3fe00000
 8008108:	41e00000 	.word	0x41e00000
 800810c:	4b60      	ldr	r3, [pc, #384]	; (8008290 <__ieee754_pow+0x3f0>)
 800810e:	2200      	movs	r2, #0
 8008110:	f7f8 f8b2 	bl	8000278 <__aeabi_dsub>
 8008114:	a354      	add	r3, pc, #336	; (adr r3, 8008268 <__ieee754_pow+0x3c8>)
 8008116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811a:	4604      	mov	r4, r0
 800811c:	460d      	mov	r5, r1
 800811e:	f7f8 fa63 	bl	80005e8 <__aeabi_dmul>
 8008122:	a353      	add	r3, pc, #332	; (adr r3, 8008270 <__ieee754_pow+0x3d0>)
 8008124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008128:	4606      	mov	r6, r0
 800812a:	460f      	mov	r7, r1
 800812c:	4620      	mov	r0, r4
 800812e:	4629      	mov	r1, r5
 8008130:	f7f8 fa5a 	bl	80005e8 <__aeabi_dmul>
 8008134:	4b57      	ldr	r3, [pc, #348]	; (8008294 <__ieee754_pow+0x3f4>)
 8008136:	4682      	mov	sl, r0
 8008138:	468b      	mov	fp, r1
 800813a:	2200      	movs	r2, #0
 800813c:	4620      	mov	r0, r4
 800813e:	4629      	mov	r1, r5
 8008140:	f7f8 fa52 	bl	80005e8 <__aeabi_dmul>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	a14b      	add	r1, pc, #300	; (adr r1, 8008278 <__ieee754_pow+0x3d8>)
 800814a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800814e:	f7f8 f893 	bl	8000278 <__aeabi_dsub>
 8008152:	4622      	mov	r2, r4
 8008154:	462b      	mov	r3, r5
 8008156:	f7f8 fa47 	bl	80005e8 <__aeabi_dmul>
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	2000      	movs	r0, #0
 8008160:	494d      	ldr	r1, [pc, #308]	; (8008298 <__ieee754_pow+0x3f8>)
 8008162:	f7f8 f889 	bl	8000278 <__aeabi_dsub>
 8008166:	4622      	mov	r2, r4
 8008168:	4680      	mov	r8, r0
 800816a:	4689      	mov	r9, r1
 800816c:	462b      	mov	r3, r5
 800816e:	4620      	mov	r0, r4
 8008170:	4629      	mov	r1, r5
 8008172:	f7f8 fa39 	bl	80005e8 <__aeabi_dmul>
 8008176:	4602      	mov	r2, r0
 8008178:	460b      	mov	r3, r1
 800817a:	4640      	mov	r0, r8
 800817c:	4649      	mov	r1, r9
 800817e:	f7f8 fa33 	bl	80005e8 <__aeabi_dmul>
 8008182:	a33f      	add	r3, pc, #252	; (adr r3, 8008280 <__ieee754_pow+0x3e0>)
 8008184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008188:	f7f8 fa2e 	bl	80005e8 <__aeabi_dmul>
 800818c:	4602      	mov	r2, r0
 800818e:	460b      	mov	r3, r1
 8008190:	4650      	mov	r0, sl
 8008192:	4659      	mov	r1, fp
 8008194:	f7f8 f870 	bl	8000278 <__aeabi_dsub>
 8008198:	4602      	mov	r2, r0
 800819a:	460b      	mov	r3, r1
 800819c:	4680      	mov	r8, r0
 800819e:	4689      	mov	r9, r1
 80081a0:	4630      	mov	r0, r6
 80081a2:	4639      	mov	r1, r7
 80081a4:	f7f8 f86a 	bl	800027c <__adddf3>
 80081a8:	2000      	movs	r0, #0
 80081aa:	4632      	mov	r2, r6
 80081ac:	463b      	mov	r3, r7
 80081ae:	4604      	mov	r4, r0
 80081b0:	460d      	mov	r5, r1
 80081b2:	f7f8 f861 	bl	8000278 <__aeabi_dsub>
 80081b6:	4602      	mov	r2, r0
 80081b8:	460b      	mov	r3, r1
 80081ba:	4640      	mov	r0, r8
 80081bc:	4649      	mov	r1, r9
 80081be:	f7f8 f85b 	bl	8000278 <__aeabi_dsub>
 80081c2:	9b04      	ldr	r3, [sp, #16]
 80081c4:	9a06      	ldr	r2, [sp, #24]
 80081c6:	3b01      	subs	r3, #1
 80081c8:	4313      	orrs	r3, r2
 80081ca:	4682      	mov	sl, r0
 80081cc:	468b      	mov	fp, r1
 80081ce:	f040 81e7 	bne.w	80085a0 <__ieee754_pow+0x700>
 80081d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008288 <__ieee754_pow+0x3e8>
 80081d6:	eeb0 8a47 	vmov.f32	s16, s14
 80081da:	eef0 8a67 	vmov.f32	s17, s15
 80081de:	e9dd 6700 	ldrd	r6, r7, [sp]
 80081e2:	2600      	movs	r6, #0
 80081e4:	4632      	mov	r2, r6
 80081e6:	463b      	mov	r3, r7
 80081e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80081ec:	f7f8 f844 	bl	8000278 <__aeabi_dsub>
 80081f0:	4622      	mov	r2, r4
 80081f2:	462b      	mov	r3, r5
 80081f4:	f7f8 f9f8 	bl	80005e8 <__aeabi_dmul>
 80081f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081fc:	4680      	mov	r8, r0
 80081fe:	4689      	mov	r9, r1
 8008200:	4650      	mov	r0, sl
 8008202:	4659      	mov	r1, fp
 8008204:	f7f8 f9f0 	bl	80005e8 <__aeabi_dmul>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4640      	mov	r0, r8
 800820e:	4649      	mov	r1, r9
 8008210:	f7f8 f834 	bl	800027c <__adddf3>
 8008214:	4632      	mov	r2, r6
 8008216:	463b      	mov	r3, r7
 8008218:	4680      	mov	r8, r0
 800821a:	4689      	mov	r9, r1
 800821c:	4620      	mov	r0, r4
 800821e:	4629      	mov	r1, r5
 8008220:	f7f8 f9e2 	bl	80005e8 <__aeabi_dmul>
 8008224:	460b      	mov	r3, r1
 8008226:	4604      	mov	r4, r0
 8008228:	460d      	mov	r5, r1
 800822a:	4602      	mov	r2, r0
 800822c:	4649      	mov	r1, r9
 800822e:	4640      	mov	r0, r8
 8008230:	f7f8 f824 	bl	800027c <__adddf3>
 8008234:	4b19      	ldr	r3, [pc, #100]	; (800829c <__ieee754_pow+0x3fc>)
 8008236:	4299      	cmp	r1, r3
 8008238:	ec45 4b19 	vmov	d9, r4, r5
 800823c:	4606      	mov	r6, r0
 800823e:	460f      	mov	r7, r1
 8008240:	468b      	mov	fp, r1
 8008242:	f340 82f1 	ble.w	8008828 <__ieee754_pow+0x988>
 8008246:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800824a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800824e:	4303      	orrs	r3, r0
 8008250:	f000 81e4 	beq.w	800861c <__ieee754_pow+0x77c>
 8008254:	ec51 0b18 	vmov	r0, r1, d8
 8008258:	2200      	movs	r2, #0
 800825a:	2300      	movs	r3, #0
 800825c:	f7f8 fc36 	bl	8000acc <__aeabi_dcmplt>
 8008260:	3800      	subs	r0, #0
 8008262:	bf18      	it	ne
 8008264:	2001      	movne	r0, #1
 8008266:	e72b      	b.n	80080c0 <__ieee754_pow+0x220>
 8008268:	60000000 	.word	0x60000000
 800826c:	3ff71547 	.word	0x3ff71547
 8008270:	f85ddf44 	.word	0xf85ddf44
 8008274:	3e54ae0b 	.word	0x3e54ae0b
 8008278:	55555555 	.word	0x55555555
 800827c:	3fd55555 	.word	0x3fd55555
 8008280:	652b82fe 	.word	0x652b82fe
 8008284:	3ff71547 	.word	0x3ff71547
 8008288:	00000000 	.word	0x00000000
 800828c:	bff00000 	.word	0xbff00000
 8008290:	3ff00000 	.word	0x3ff00000
 8008294:	3fd00000 	.word	0x3fd00000
 8008298:	3fe00000 	.word	0x3fe00000
 800829c:	408fffff 	.word	0x408fffff
 80082a0:	4bd5      	ldr	r3, [pc, #852]	; (80085f8 <__ieee754_pow+0x758>)
 80082a2:	402b      	ands	r3, r5
 80082a4:	2200      	movs	r2, #0
 80082a6:	b92b      	cbnz	r3, 80082b4 <__ieee754_pow+0x414>
 80082a8:	4bd4      	ldr	r3, [pc, #848]	; (80085fc <__ieee754_pow+0x75c>)
 80082aa:	f7f8 f99d 	bl	80005e8 <__aeabi_dmul>
 80082ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80082b2:	460c      	mov	r4, r1
 80082b4:	1523      	asrs	r3, r4, #20
 80082b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80082ba:	4413      	add	r3, r2
 80082bc:	9305      	str	r3, [sp, #20]
 80082be:	4bd0      	ldr	r3, [pc, #832]	; (8008600 <__ieee754_pow+0x760>)
 80082c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80082c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80082c8:	429c      	cmp	r4, r3
 80082ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80082ce:	dd08      	ble.n	80082e2 <__ieee754_pow+0x442>
 80082d0:	4bcc      	ldr	r3, [pc, #816]	; (8008604 <__ieee754_pow+0x764>)
 80082d2:	429c      	cmp	r4, r3
 80082d4:	f340 8162 	ble.w	800859c <__ieee754_pow+0x6fc>
 80082d8:	9b05      	ldr	r3, [sp, #20]
 80082da:	3301      	adds	r3, #1
 80082dc:	9305      	str	r3, [sp, #20]
 80082de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80082e2:	2400      	movs	r4, #0
 80082e4:	00e3      	lsls	r3, r4, #3
 80082e6:	9307      	str	r3, [sp, #28]
 80082e8:	4bc7      	ldr	r3, [pc, #796]	; (8008608 <__ieee754_pow+0x768>)
 80082ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80082ee:	ed93 7b00 	vldr	d7, [r3]
 80082f2:	4629      	mov	r1, r5
 80082f4:	ec53 2b17 	vmov	r2, r3, d7
 80082f8:	eeb0 9a47 	vmov.f32	s18, s14
 80082fc:	eef0 9a67 	vmov.f32	s19, s15
 8008300:	4682      	mov	sl, r0
 8008302:	f7f7 ffb9 	bl	8000278 <__aeabi_dsub>
 8008306:	4652      	mov	r2, sl
 8008308:	4606      	mov	r6, r0
 800830a:	460f      	mov	r7, r1
 800830c:	462b      	mov	r3, r5
 800830e:	ec51 0b19 	vmov	r0, r1, d9
 8008312:	f7f7 ffb3 	bl	800027c <__adddf3>
 8008316:	4602      	mov	r2, r0
 8008318:	460b      	mov	r3, r1
 800831a:	2000      	movs	r0, #0
 800831c:	49bb      	ldr	r1, [pc, #748]	; (800860c <__ieee754_pow+0x76c>)
 800831e:	f7f8 fa8d 	bl	800083c <__aeabi_ddiv>
 8008322:	ec41 0b1a 	vmov	d10, r0, r1
 8008326:	4602      	mov	r2, r0
 8008328:	460b      	mov	r3, r1
 800832a:	4630      	mov	r0, r6
 800832c:	4639      	mov	r1, r7
 800832e:	f7f8 f95b 	bl	80005e8 <__aeabi_dmul>
 8008332:	2300      	movs	r3, #0
 8008334:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008338:	9302      	str	r3, [sp, #8]
 800833a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800833e:	46ab      	mov	fp, r5
 8008340:	106d      	asrs	r5, r5, #1
 8008342:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008346:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800834a:	ec41 0b18 	vmov	d8, r0, r1
 800834e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008352:	2200      	movs	r2, #0
 8008354:	4640      	mov	r0, r8
 8008356:	4649      	mov	r1, r9
 8008358:	4614      	mov	r4, r2
 800835a:	461d      	mov	r5, r3
 800835c:	f7f8 f944 	bl	80005e8 <__aeabi_dmul>
 8008360:	4602      	mov	r2, r0
 8008362:	460b      	mov	r3, r1
 8008364:	4630      	mov	r0, r6
 8008366:	4639      	mov	r1, r7
 8008368:	f7f7 ff86 	bl	8000278 <__aeabi_dsub>
 800836c:	ec53 2b19 	vmov	r2, r3, d9
 8008370:	4606      	mov	r6, r0
 8008372:	460f      	mov	r7, r1
 8008374:	4620      	mov	r0, r4
 8008376:	4629      	mov	r1, r5
 8008378:	f7f7 ff7e 	bl	8000278 <__aeabi_dsub>
 800837c:	4602      	mov	r2, r0
 800837e:	460b      	mov	r3, r1
 8008380:	4650      	mov	r0, sl
 8008382:	4659      	mov	r1, fp
 8008384:	f7f7 ff78 	bl	8000278 <__aeabi_dsub>
 8008388:	4642      	mov	r2, r8
 800838a:	464b      	mov	r3, r9
 800838c:	f7f8 f92c 	bl	80005e8 <__aeabi_dmul>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	4630      	mov	r0, r6
 8008396:	4639      	mov	r1, r7
 8008398:	f7f7 ff6e 	bl	8000278 <__aeabi_dsub>
 800839c:	ec53 2b1a 	vmov	r2, r3, d10
 80083a0:	f7f8 f922 	bl	80005e8 <__aeabi_dmul>
 80083a4:	ec53 2b18 	vmov	r2, r3, d8
 80083a8:	ec41 0b19 	vmov	d9, r0, r1
 80083ac:	ec51 0b18 	vmov	r0, r1, d8
 80083b0:	f7f8 f91a 	bl	80005e8 <__aeabi_dmul>
 80083b4:	a37c      	add	r3, pc, #496	; (adr r3, 80085a8 <__ieee754_pow+0x708>)
 80083b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ba:	4604      	mov	r4, r0
 80083bc:	460d      	mov	r5, r1
 80083be:	f7f8 f913 	bl	80005e8 <__aeabi_dmul>
 80083c2:	a37b      	add	r3, pc, #492	; (adr r3, 80085b0 <__ieee754_pow+0x710>)
 80083c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c8:	f7f7 ff58 	bl	800027c <__adddf3>
 80083cc:	4622      	mov	r2, r4
 80083ce:	462b      	mov	r3, r5
 80083d0:	f7f8 f90a 	bl	80005e8 <__aeabi_dmul>
 80083d4:	a378      	add	r3, pc, #480	; (adr r3, 80085b8 <__ieee754_pow+0x718>)
 80083d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083da:	f7f7 ff4f 	bl	800027c <__adddf3>
 80083de:	4622      	mov	r2, r4
 80083e0:	462b      	mov	r3, r5
 80083e2:	f7f8 f901 	bl	80005e8 <__aeabi_dmul>
 80083e6:	a376      	add	r3, pc, #472	; (adr r3, 80085c0 <__ieee754_pow+0x720>)
 80083e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ec:	f7f7 ff46 	bl	800027c <__adddf3>
 80083f0:	4622      	mov	r2, r4
 80083f2:	462b      	mov	r3, r5
 80083f4:	f7f8 f8f8 	bl	80005e8 <__aeabi_dmul>
 80083f8:	a373      	add	r3, pc, #460	; (adr r3, 80085c8 <__ieee754_pow+0x728>)
 80083fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fe:	f7f7 ff3d 	bl	800027c <__adddf3>
 8008402:	4622      	mov	r2, r4
 8008404:	462b      	mov	r3, r5
 8008406:	f7f8 f8ef 	bl	80005e8 <__aeabi_dmul>
 800840a:	a371      	add	r3, pc, #452	; (adr r3, 80085d0 <__ieee754_pow+0x730>)
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	f7f7 ff34 	bl	800027c <__adddf3>
 8008414:	4622      	mov	r2, r4
 8008416:	4606      	mov	r6, r0
 8008418:	460f      	mov	r7, r1
 800841a:	462b      	mov	r3, r5
 800841c:	4620      	mov	r0, r4
 800841e:	4629      	mov	r1, r5
 8008420:	f7f8 f8e2 	bl	80005e8 <__aeabi_dmul>
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	4630      	mov	r0, r6
 800842a:	4639      	mov	r1, r7
 800842c:	f7f8 f8dc 	bl	80005e8 <__aeabi_dmul>
 8008430:	4642      	mov	r2, r8
 8008432:	4604      	mov	r4, r0
 8008434:	460d      	mov	r5, r1
 8008436:	464b      	mov	r3, r9
 8008438:	ec51 0b18 	vmov	r0, r1, d8
 800843c:	f7f7 ff1e 	bl	800027c <__adddf3>
 8008440:	ec53 2b19 	vmov	r2, r3, d9
 8008444:	f7f8 f8d0 	bl	80005e8 <__aeabi_dmul>
 8008448:	4622      	mov	r2, r4
 800844a:	462b      	mov	r3, r5
 800844c:	f7f7 ff16 	bl	800027c <__adddf3>
 8008450:	4642      	mov	r2, r8
 8008452:	4682      	mov	sl, r0
 8008454:	468b      	mov	fp, r1
 8008456:	464b      	mov	r3, r9
 8008458:	4640      	mov	r0, r8
 800845a:	4649      	mov	r1, r9
 800845c:	f7f8 f8c4 	bl	80005e8 <__aeabi_dmul>
 8008460:	4b6b      	ldr	r3, [pc, #428]	; (8008610 <__ieee754_pow+0x770>)
 8008462:	2200      	movs	r2, #0
 8008464:	4606      	mov	r6, r0
 8008466:	460f      	mov	r7, r1
 8008468:	f7f7 ff08 	bl	800027c <__adddf3>
 800846c:	4652      	mov	r2, sl
 800846e:	465b      	mov	r3, fp
 8008470:	f7f7 ff04 	bl	800027c <__adddf3>
 8008474:	2000      	movs	r0, #0
 8008476:	4604      	mov	r4, r0
 8008478:	460d      	mov	r5, r1
 800847a:	4602      	mov	r2, r0
 800847c:	460b      	mov	r3, r1
 800847e:	4640      	mov	r0, r8
 8008480:	4649      	mov	r1, r9
 8008482:	f7f8 f8b1 	bl	80005e8 <__aeabi_dmul>
 8008486:	4b62      	ldr	r3, [pc, #392]	; (8008610 <__ieee754_pow+0x770>)
 8008488:	4680      	mov	r8, r0
 800848a:	4689      	mov	r9, r1
 800848c:	2200      	movs	r2, #0
 800848e:	4620      	mov	r0, r4
 8008490:	4629      	mov	r1, r5
 8008492:	f7f7 fef1 	bl	8000278 <__aeabi_dsub>
 8008496:	4632      	mov	r2, r6
 8008498:	463b      	mov	r3, r7
 800849a:	f7f7 feed 	bl	8000278 <__aeabi_dsub>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	4650      	mov	r0, sl
 80084a4:	4659      	mov	r1, fp
 80084a6:	f7f7 fee7 	bl	8000278 <__aeabi_dsub>
 80084aa:	ec53 2b18 	vmov	r2, r3, d8
 80084ae:	f7f8 f89b 	bl	80005e8 <__aeabi_dmul>
 80084b2:	4622      	mov	r2, r4
 80084b4:	4606      	mov	r6, r0
 80084b6:	460f      	mov	r7, r1
 80084b8:	462b      	mov	r3, r5
 80084ba:	ec51 0b19 	vmov	r0, r1, d9
 80084be:	f7f8 f893 	bl	80005e8 <__aeabi_dmul>
 80084c2:	4602      	mov	r2, r0
 80084c4:	460b      	mov	r3, r1
 80084c6:	4630      	mov	r0, r6
 80084c8:	4639      	mov	r1, r7
 80084ca:	f7f7 fed7 	bl	800027c <__adddf3>
 80084ce:	4606      	mov	r6, r0
 80084d0:	460f      	mov	r7, r1
 80084d2:	4602      	mov	r2, r0
 80084d4:	460b      	mov	r3, r1
 80084d6:	4640      	mov	r0, r8
 80084d8:	4649      	mov	r1, r9
 80084da:	f7f7 fecf 	bl	800027c <__adddf3>
 80084de:	a33e      	add	r3, pc, #248	; (adr r3, 80085d8 <__ieee754_pow+0x738>)
 80084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e4:	2000      	movs	r0, #0
 80084e6:	4604      	mov	r4, r0
 80084e8:	460d      	mov	r5, r1
 80084ea:	f7f8 f87d 	bl	80005e8 <__aeabi_dmul>
 80084ee:	4642      	mov	r2, r8
 80084f0:	ec41 0b18 	vmov	d8, r0, r1
 80084f4:	464b      	mov	r3, r9
 80084f6:	4620      	mov	r0, r4
 80084f8:	4629      	mov	r1, r5
 80084fa:	f7f7 febd 	bl	8000278 <__aeabi_dsub>
 80084fe:	4602      	mov	r2, r0
 8008500:	460b      	mov	r3, r1
 8008502:	4630      	mov	r0, r6
 8008504:	4639      	mov	r1, r7
 8008506:	f7f7 feb7 	bl	8000278 <__aeabi_dsub>
 800850a:	a335      	add	r3, pc, #212	; (adr r3, 80085e0 <__ieee754_pow+0x740>)
 800850c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008510:	f7f8 f86a 	bl	80005e8 <__aeabi_dmul>
 8008514:	a334      	add	r3, pc, #208	; (adr r3, 80085e8 <__ieee754_pow+0x748>)
 8008516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851a:	4606      	mov	r6, r0
 800851c:	460f      	mov	r7, r1
 800851e:	4620      	mov	r0, r4
 8008520:	4629      	mov	r1, r5
 8008522:	f7f8 f861 	bl	80005e8 <__aeabi_dmul>
 8008526:	4602      	mov	r2, r0
 8008528:	460b      	mov	r3, r1
 800852a:	4630      	mov	r0, r6
 800852c:	4639      	mov	r1, r7
 800852e:	f7f7 fea5 	bl	800027c <__adddf3>
 8008532:	9a07      	ldr	r2, [sp, #28]
 8008534:	4b37      	ldr	r3, [pc, #220]	; (8008614 <__ieee754_pow+0x774>)
 8008536:	4413      	add	r3, r2
 8008538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853c:	f7f7 fe9e 	bl	800027c <__adddf3>
 8008540:	4682      	mov	sl, r0
 8008542:	9805      	ldr	r0, [sp, #20]
 8008544:	468b      	mov	fp, r1
 8008546:	f7f7 ffe5 	bl	8000514 <__aeabi_i2d>
 800854a:	9a07      	ldr	r2, [sp, #28]
 800854c:	4b32      	ldr	r3, [pc, #200]	; (8008618 <__ieee754_pow+0x778>)
 800854e:	4413      	add	r3, r2
 8008550:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008554:	4606      	mov	r6, r0
 8008556:	460f      	mov	r7, r1
 8008558:	4652      	mov	r2, sl
 800855a:	465b      	mov	r3, fp
 800855c:	ec51 0b18 	vmov	r0, r1, d8
 8008560:	f7f7 fe8c 	bl	800027c <__adddf3>
 8008564:	4642      	mov	r2, r8
 8008566:	464b      	mov	r3, r9
 8008568:	f7f7 fe88 	bl	800027c <__adddf3>
 800856c:	4632      	mov	r2, r6
 800856e:	463b      	mov	r3, r7
 8008570:	f7f7 fe84 	bl	800027c <__adddf3>
 8008574:	2000      	movs	r0, #0
 8008576:	4632      	mov	r2, r6
 8008578:	463b      	mov	r3, r7
 800857a:	4604      	mov	r4, r0
 800857c:	460d      	mov	r5, r1
 800857e:	f7f7 fe7b 	bl	8000278 <__aeabi_dsub>
 8008582:	4642      	mov	r2, r8
 8008584:	464b      	mov	r3, r9
 8008586:	f7f7 fe77 	bl	8000278 <__aeabi_dsub>
 800858a:	ec53 2b18 	vmov	r2, r3, d8
 800858e:	f7f7 fe73 	bl	8000278 <__aeabi_dsub>
 8008592:	4602      	mov	r2, r0
 8008594:	460b      	mov	r3, r1
 8008596:	4650      	mov	r0, sl
 8008598:	4659      	mov	r1, fp
 800859a:	e610      	b.n	80081be <__ieee754_pow+0x31e>
 800859c:	2401      	movs	r4, #1
 800859e:	e6a1      	b.n	80082e4 <__ieee754_pow+0x444>
 80085a0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80085f0 <__ieee754_pow+0x750>
 80085a4:	e617      	b.n	80081d6 <__ieee754_pow+0x336>
 80085a6:	bf00      	nop
 80085a8:	4a454eef 	.word	0x4a454eef
 80085ac:	3fca7e28 	.word	0x3fca7e28
 80085b0:	93c9db65 	.word	0x93c9db65
 80085b4:	3fcd864a 	.word	0x3fcd864a
 80085b8:	a91d4101 	.word	0xa91d4101
 80085bc:	3fd17460 	.word	0x3fd17460
 80085c0:	518f264d 	.word	0x518f264d
 80085c4:	3fd55555 	.word	0x3fd55555
 80085c8:	db6fabff 	.word	0xdb6fabff
 80085cc:	3fdb6db6 	.word	0x3fdb6db6
 80085d0:	33333303 	.word	0x33333303
 80085d4:	3fe33333 	.word	0x3fe33333
 80085d8:	e0000000 	.word	0xe0000000
 80085dc:	3feec709 	.word	0x3feec709
 80085e0:	dc3a03fd 	.word	0xdc3a03fd
 80085e4:	3feec709 	.word	0x3feec709
 80085e8:	145b01f5 	.word	0x145b01f5
 80085ec:	be3e2fe0 	.word	0xbe3e2fe0
 80085f0:	00000000 	.word	0x00000000
 80085f4:	3ff00000 	.word	0x3ff00000
 80085f8:	7ff00000 	.word	0x7ff00000
 80085fc:	43400000 	.word	0x43400000
 8008600:	0003988e 	.word	0x0003988e
 8008604:	000bb679 	.word	0x000bb679
 8008608:	08009320 	.word	0x08009320
 800860c:	3ff00000 	.word	0x3ff00000
 8008610:	40080000 	.word	0x40080000
 8008614:	08009340 	.word	0x08009340
 8008618:	08009330 	.word	0x08009330
 800861c:	a3b5      	add	r3, pc, #724	; (adr r3, 80088f4 <__ieee754_pow+0xa54>)
 800861e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008622:	4640      	mov	r0, r8
 8008624:	4649      	mov	r1, r9
 8008626:	f7f7 fe29 	bl	800027c <__adddf3>
 800862a:	4622      	mov	r2, r4
 800862c:	ec41 0b1a 	vmov	d10, r0, r1
 8008630:	462b      	mov	r3, r5
 8008632:	4630      	mov	r0, r6
 8008634:	4639      	mov	r1, r7
 8008636:	f7f7 fe1f 	bl	8000278 <__aeabi_dsub>
 800863a:	4602      	mov	r2, r0
 800863c:	460b      	mov	r3, r1
 800863e:	ec51 0b1a 	vmov	r0, r1, d10
 8008642:	f7f8 fa61 	bl	8000b08 <__aeabi_dcmpgt>
 8008646:	2800      	cmp	r0, #0
 8008648:	f47f ae04 	bne.w	8008254 <__ieee754_pow+0x3b4>
 800864c:	4aa4      	ldr	r2, [pc, #656]	; (80088e0 <__ieee754_pow+0xa40>)
 800864e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008652:	4293      	cmp	r3, r2
 8008654:	f340 8108 	ble.w	8008868 <__ieee754_pow+0x9c8>
 8008658:	151b      	asrs	r3, r3, #20
 800865a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800865e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008662:	fa4a f303 	asr.w	r3, sl, r3
 8008666:	445b      	add	r3, fp
 8008668:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800866c:	4e9d      	ldr	r6, [pc, #628]	; (80088e4 <__ieee754_pow+0xa44>)
 800866e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008672:	4116      	asrs	r6, r2
 8008674:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008678:	2000      	movs	r0, #0
 800867a:	ea23 0106 	bic.w	r1, r3, r6
 800867e:	f1c2 0214 	rsb	r2, r2, #20
 8008682:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008686:	fa4a fa02 	asr.w	sl, sl, r2
 800868a:	f1bb 0f00 	cmp.w	fp, #0
 800868e:	4602      	mov	r2, r0
 8008690:	460b      	mov	r3, r1
 8008692:	4620      	mov	r0, r4
 8008694:	4629      	mov	r1, r5
 8008696:	bfb8      	it	lt
 8008698:	f1ca 0a00 	rsblt	sl, sl, #0
 800869c:	f7f7 fdec 	bl	8000278 <__aeabi_dsub>
 80086a0:	ec41 0b19 	vmov	d9, r0, r1
 80086a4:	4642      	mov	r2, r8
 80086a6:	464b      	mov	r3, r9
 80086a8:	ec51 0b19 	vmov	r0, r1, d9
 80086ac:	f7f7 fde6 	bl	800027c <__adddf3>
 80086b0:	a37b      	add	r3, pc, #492	; (adr r3, 80088a0 <__ieee754_pow+0xa00>)
 80086b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b6:	2000      	movs	r0, #0
 80086b8:	4604      	mov	r4, r0
 80086ba:	460d      	mov	r5, r1
 80086bc:	f7f7 ff94 	bl	80005e8 <__aeabi_dmul>
 80086c0:	ec53 2b19 	vmov	r2, r3, d9
 80086c4:	4606      	mov	r6, r0
 80086c6:	460f      	mov	r7, r1
 80086c8:	4620      	mov	r0, r4
 80086ca:	4629      	mov	r1, r5
 80086cc:	f7f7 fdd4 	bl	8000278 <__aeabi_dsub>
 80086d0:	4602      	mov	r2, r0
 80086d2:	460b      	mov	r3, r1
 80086d4:	4640      	mov	r0, r8
 80086d6:	4649      	mov	r1, r9
 80086d8:	f7f7 fdce 	bl	8000278 <__aeabi_dsub>
 80086dc:	a372      	add	r3, pc, #456	; (adr r3, 80088a8 <__ieee754_pow+0xa08>)
 80086de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e2:	f7f7 ff81 	bl	80005e8 <__aeabi_dmul>
 80086e6:	a372      	add	r3, pc, #456	; (adr r3, 80088b0 <__ieee754_pow+0xa10>)
 80086e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ec:	4680      	mov	r8, r0
 80086ee:	4689      	mov	r9, r1
 80086f0:	4620      	mov	r0, r4
 80086f2:	4629      	mov	r1, r5
 80086f4:	f7f7 ff78 	bl	80005e8 <__aeabi_dmul>
 80086f8:	4602      	mov	r2, r0
 80086fa:	460b      	mov	r3, r1
 80086fc:	4640      	mov	r0, r8
 80086fe:	4649      	mov	r1, r9
 8008700:	f7f7 fdbc 	bl	800027c <__adddf3>
 8008704:	4604      	mov	r4, r0
 8008706:	460d      	mov	r5, r1
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	4630      	mov	r0, r6
 800870e:	4639      	mov	r1, r7
 8008710:	f7f7 fdb4 	bl	800027c <__adddf3>
 8008714:	4632      	mov	r2, r6
 8008716:	463b      	mov	r3, r7
 8008718:	4680      	mov	r8, r0
 800871a:	4689      	mov	r9, r1
 800871c:	f7f7 fdac 	bl	8000278 <__aeabi_dsub>
 8008720:	4602      	mov	r2, r0
 8008722:	460b      	mov	r3, r1
 8008724:	4620      	mov	r0, r4
 8008726:	4629      	mov	r1, r5
 8008728:	f7f7 fda6 	bl	8000278 <__aeabi_dsub>
 800872c:	4642      	mov	r2, r8
 800872e:	4606      	mov	r6, r0
 8008730:	460f      	mov	r7, r1
 8008732:	464b      	mov	r3, r9
 8008734:	4640      	mov	r0, r8
 8008736:	4649      	mov	r1, r9
 8008738:	f7f7 ff56 	bl	80005e8 <__aeabi_dmul>
 800873c:	a35e      	add	r3, pc, #376	; (adr r3, 80088b8 <__ieee754_pow+0xa18>)
 800873e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008742:	4604      	mov	r4, r0
 8008744:	460d      	mov	r5, r1
 8008746:	f7f7 ff4f 	bl	80005e8 <__aeabi_dmul>
 800874a:	a35d      	add	r3, pc, #372	; (adr r3, 80088c0 <__ieee754_pow+0xa20>)
 800874c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008750:	f7f7 fd92 	bl	8000278 <__aeabi_dsub>
 8008754:	4622      	mov	r2, r4
 8008756:	462b      	mov	r3, r5
 8008758:	f7f7 ff46 	bl	80005e8 <__aeabi_dmul>
 800875c:	a35a      	add	r3, pc, #360	; (adr r3, 80088c8 <__ieee754_pow+0xa28>)
 800875e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008762:	f7f7 fd8b 	bl	800027c <__adddf3>
 8008766:	4622      	mov	r2, r4
 8008768:	462b      	mov	r3, r5
 800876a:	f7f7 ff3d 	bl	80005e8 <__aeabi_dmul>
 800876e:	a358      	add	r3, pc, #352	; (adr r3, 80088d0 <__ieee754_pow+0xa30>)
 8008770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008774:	f7f7 fd80 	bl	8000278 <__aeabi_dsub>
 8008778:	4622      	mov	r2, r4
 800877a:	462b      	mov	r3, r5
 800877c:	f7f7 ff34 	bl	80005e8 <__aeabi_dmul>
 8008780:	a355      	add	r3, pc, #340	; (adr r3, 80088d8 <__ieee754_pow+0xa38>)
 8008782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008786:	f7f7 fd79 	bl	800027c <__adddf3>
 800878a:	4622      	mov	r2, r4
 800878c:	462b      	mov	r3, r5
 800878e:	f7f7 ff2b 	bl	80005e8 <__aeabi_dmul>
 8008792:	4602      	mov	r2, r0
 8008794:	460b      	mov	r3, r1
 8008796:	4640      	mov	r0, r8
 8008798:	4649      	mov	r1, r9
 800879a:	f7f7 fd6d 	bl	8000278 <__aeabi_dsub>
 800879e:	4604      	mov	r4, r0
 80087a0:	460d      	mov	r5, r1
 80087a2:	4602      	mov	r2, r0
 80087a4:	460b      	mov	r3, r1
 80087a6:	4640      	mov	r0, r8
 80087a8:	4649      	mov	r1, r9
 80087aa:	f7f7 ff1d 	bl	80005e8 <__aeabi_dmul>
 80087ae:	2200      	movs	r2, #0
 80087b0:	ec41 0b19 	vmov	d9, r0, r1
 80087b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80087b8:	4620      	mov	r0, r4
 80087ba:	4629      	mov	r1, r5
 80087bc:	f7f7 fd5c 	bl	8000278 <__aeabi_dsub>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	ec51 0b19 	vmov	r0, r1, d9
 80087c8:	f7f8 f838 	bl	800083c <__aeabi_ddiv>
 80087cc:	4632      	mov	r2, r6
 80087ce:	4604      	mov	r4, r0
 80087d0:	460d      	mov	r5, r1
 80087d2:	463b      	mov	r3, r7
 80087d4:	4640      	mov	r0, r8
 80087d6:	4649      	mov	r1, r9
 80087d8:	f7f7 ff06 	bl	80005e8 <__aeabi_dmul>
 80087dc:	4632      	mov	r2, r6
 80087de:	463b      	mov	r3, r7
 80087e0:	f7f7 fd4c 	bl	800027c <__adddf3>
 80087e4:	4602      	mov	r2, r0
 80087e6:	460b      	mov	r3, r1
 80087e8:	4620      	mov	r0, r4
 80087ea:	4629      	mov	r1, r5
 80087ec:	f7f7 fd44 	bl	8000278 <__aeabi_dsub>
 80087f0:	4642      	mov	r2, r8
 80087f2:	464b      	mov	r3, r9
 80087f4:	f7f7 fd40 	bl	8000278 <__aeabi_dsub>
 80087f8:	460b      	mov	r3, r1
 80087fa:	4602      	mov	r2, r0
 80087fc:	493a      	ldr	r1, [pc, #232]	; (80088e8 <__ieee754_pow+0xa48>)
 80087fe:	2000      	movs	r0, #0
 8008800:	f7f7 fd3a 	bl	8000278 <__aeabi_dsub>
 8008804:	ec41 0b10 	vmov	d0, r0, r1
 8008808:	ee10 3a90 	vmov	r3, s1
 800880c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008810:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008814:	da2b      	bge.n	800886e <__ieee754_pow+0x9ce>
 8008816:	4650      	mov	r0, sl
 8008818:	f000 f966 	bl	8008ae8 <scalbn>
 800881c:	ec51 0b10 	vmov	r0, r1, d0
 8008820:	ec53 2b18 	vmov	r2, r3, d8
 8008824:	f7ff bbed 	b.w	8008002 <__ieee754_pow+0x162>
 8008828:	4b30      	ldr	r3, [pc, #192]	; (80088ec <__ieee754_pow+0xa4c>)
 800882a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800882e:	429e      	cmp	r6, r3
 8008830:	f77f af0c 	ble.w	800864c <__ieee754_pow+0x7ac>
 8008834:	4b2e      	ldr	r3, [pc, #184]	; (80088f0 <__ieee754_pow+0xa50>)
 8008836:	440b      	add	r3, r1
 8008838:	4303      	orrs	r3, r0
 800883a:	d009      	beq.n	8008850 <__ieee754_pow+0x9b0>
 800883c:	ec51 0b18 	vmov	r0, r1, d8
 8008840:	2200      	movs	r2, #0
 8008842:	2300      	movs	r3, #0
 8008844:	f7f8 f942 	bl	8000acc <__aeabi_dcmplt>
 8008848:	3800      	subs	r0, #0
 800884a:	bf18      	it	ne
 800884c:	2001      	movne	r0, #1
 800884e:	e447      	b.n	80080e0 <__ieee754_pow+0x240>
 8008850:	4622      	mov	r2, r4
 8008852:	462b      	mov	r3, r5
 8008854:	f7f7 fd10 	bl	8000278 <__aeabi_dsub>
 8008858:	4642      	mov	r2, r8
 800885a:	464b      	mov	r3, r9
 800885c:	f7f8 f94a 	bl	8000af4 <__aeabi_dcmpge>
 8008860:	2800      	cmp	r0, #0
 8008862:	f43f aef3 	beq.w	800864c <__ieee754_pow+0x7ac>
 8008866:	e7e9      	b.n	800883c <__ieee754_pow+0x99c>
 8008868:	f04f 0a00 	mov.w	sl, #0
 800886c:	e71a      	b.n	80086a4 <__ieee754_pow+0x804>
 800886e:	ec51 0b10 	vmov	r0, r1, d0
 8008872:	4619      	mov	r1, r3
 8008874:	e7d4      	b.n	8008820 <__ieee754_pow+0x980>
 8008876:	491c      	ldr	r1, [pc, #112]	; (80088e8 <__ieee754_pow+0xa48>)
 8008878:	2000      	movs	r0, #0
 800887a:	f7ff bb30 	b.w	8007ede <__ieee754_pow+0x3e>
 800887e:	2000      	movs	r0, #0
 8008880:	2100      	movs	r1, #0
 8008882:	f7ff bb2c 	b.w	8007ede <__ieee754_pow+0x3e>
 8008886:	4630      	mov	r0, r6
 8008888:	4639      	mov	r1, r7
 800888a:	f7ff bb28 	b.w	8007ede <__ieee754_pow+0x3e>
 800888e:	9204      	str	r2, [sp, #16]
 8008890:	f7ff bb7a 	b.w	8007f88 <__ieee754_pow+0xe8>
 8008894:	2300      	movs	r3, #0
 8008896:	f7ff bb64 	b.w	8007f62 <__ieee754_pow+0xc2>
 800889a:	bf00      	nop
 800889c:	f3af 8000 	nop.w
 80088a0:	00000000 	.word	0x00000000
 80088a4:	3fe62e43 	.word	0x3fe62e43
 80088a8:	fefa39ef 	.word	0xfefa39ef
 80088ac:	3fe62e42 	.word	0x3fe62e42
 80088b0:	0ca86c39 	.word	0x0ca86c39
 80088b4:	be205c61 	.word	0xbe205c61
 80088b8:	72bea4d0 	.word	0x72bea4d0
 80088bc:	3e663769 	.word	0x3e663769
 80088c0:	c5d26bf1 	.word	0xc5d26bf1
 80088c4:	3ebbbd41 	.word	0x3ebbbd41
 80088c8:	af25de2c 	.word	0xaf25de2c
 80088cc:	3f11566a 	.word	0x3f11566a
 80088d0:	16bebd93 	.word	0x16bebd93
 80088d4:	3f66c16c 	.word	0x3f66c16c
 80088d8:	5555553e 	.word	0x5555553e
 80088dc:	3fc55555 	.word	0x3fc55555
 80088e0:	3fe00000 	.word	0x3fe00000
 80088e4:	000fffff 	.word	0x000fffff
 80088e8:	3ff00000 	.word	0x3ff00000
 80088ec:	4090cbff 	.word	0x4090cbff
 80088f0:	3f6f3400 	.word	0x3f6f3400
 80088f4:	652b82fe 	.word	0x652b82fe
 80088f8:	3c971547 	.word	0x3c971547

080088fc <__ieee754_sqrt>:
 80088fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008900:	ec55 4b10 	vmov	r4, r5, d0
 8008904:	4e55      	ldr	r6, [pc, #340]	; (8008a5c <__ieee754_sqrt+0x160>)
 8008906:	43ae      	bics	r6, r5
 8008908:	ee10 0a10 	vmov	r0, s0
 800890c:	ee10 3a10 	vmov	r3, s0
 8008910:	462a      	mov	r2, r5
 8008912:	4629      	mov	r1, r5
 8008914:	d110      	bne.n	8008938 <__ieee754_sqrt+0x3c>
 8008916:	ee10 2a10 	vmov	r2, s0
 800891a:	462b      	mov	r3, r5
 800891c:	f7f7 fe64 	bl	80005e8 <__aeabi_dmul>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	4620      	mov	r0, r4
 8008926:	4629      	mov	r1, r5
 8008928:	f7f7 fca8 	bl	800027c <__adddf3>
 800892c:	4604      	mov	r4, r0
 800892e:	460d      	mov	r5, r1
 8008930:	ec45 4b10 	vmov	d0, r4, r5
 8008934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008938:	2d00      	cmp	r5, #0
 800893a:	dc10      	bgt.n	800895e <__ieee754_sqrt+0x62>
 800893c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008940:	4330      	orrs	r0, r6
 8008942:	d0f5      	beq.n	8008930 <__ieee754_sqrt+0x34>
 8008944:	b15d      	cbz	r5, 800895e <__ieee754_sqrt+0x62>
 8008946:	ee10 2a10 	vmov	r2, s0
 800894a:	462b      	mov	r3, r5
 800894c:	ee10 0a10 	vmov	r0, s0
 8008950:	f7f7 fc92 	bl	8000278 <__aeabi_dsub>
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	f7f7 ff70 	bl	800083c <__aeabi_ddiv>
 800895c:	e7e6      	b.n	800892c <__ieee754_sqrt+0x30>
 800895e:	1512      	asrs	r2, r2, #20
 8008960:	d074      	beq.n	8008a4c <__ieee754_sqrt+0x150>
 8008962:	07d4      	lsls	r4, r2, #31
 8008964:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008968:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800896c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008970:	bf5e      	ittt	pl
 8008972:	0fda      	lsrpl	r2, r3, #31
 8008974:	005b      	lslpl	r3, r3, #1
 8008976:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800897a:	2400      	movs	r4, #0
 800897c:	0fda      	lsrs	r2, r3, #31
 800897e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008982:	107f      	asrs	r7, r7, #1
 8008984:	005b      	lsls	r3, r3, #1
 8008986:	2516      	movs	r5, #22
 8008988:	4620      	mov	r0, r4
 800898a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800898e:	1886      	adds	r6, r0, r2
 8008990:	428e      	cmp	r6, r1
 8008992:	bfde      	ittt	le
 8008994:	1b89      	suble	r1, r1, r6
 8008996:	18b0      	addle	r0, r6, r2
 8008998:	18a4      	addle	r4, r4, r2
 800899a:	0049      	lsls	r1, r1, #1
 800899c:	3d01      	subs	r5, #1
 800899e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80089a2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80089a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80089aa:	d1f0      	bne.n	800898e <__ieee754_sqrt+0x92>
 80089ac:	462a      	mov	r2, r5
 80089ae:	f04f 0e20 	mov.w	lr, #32
 80089b2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80089b6:	4281      	cmp	r1, r0
 80089b8:	eb06 0c05 	add.w	ip, r6, r5
 80089bc:	dc02      	bgt.n	80089c4 <__ieee754_sqrt+0xc8>
 80089be:	d113      	bne.n	80089e8 <__ieee754_sqrt+0xec>
 80089c0:	459c      	cmp	ip, r3
 80089c2:	d811      	bhi.n	80089e8 <__ieee754_sqrt+0xec>
 80089c4:	f1bc 0f00 	cmp.w	ip, #0
 80089c8:	eb0c 0506 	add.w	r5, ip, r6
 80089cc:	da43      	bge.n	8008a56 <__ieee754_sqrt+0x15a>
 80089ce:	2d00      	cmp	r5, #0
 80089d0:	db41      	blt.n	8008a56 <__ieee754_sqrt+0x15a>
 80089d2:	f100 0801 	add.w	r8, r0, #1
 80089d6:	1a09      	subs	r1, r1, r0
 80089d8:	459c      	cmp	ip, r3
 80089da:	bf88      	it	hi
 80089dc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80089e0:	eba3 030c 	sub.w	r3, r3, ip
 80089e4:	4432      	add	r2, r6
 80089e6:	4640      	mov	r0, r8
 80089e8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80089ec:	f1be 0e01 	subs.w	lr, lr, #1
 80089f0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80089f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80089f8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80089fc:	d1db      	bne.n	80089b6 <__ieee754_sqrt+0xba>
 80089fe:	430b      	orrs	r3, r1
 8008a00:	d006      	beq.n	8008a10 <__ieee754_sqrt+0x114>
 8008a02:	1c50      	adds	r0, r2, #1
 8008a04:	bf13      	iteet	ne
 8008a06:	3201      	addne	r2, #1
 8008a08:	3401      	addeq	r4, #1
 8008a0a:	4672      	moveq	r2, lr
 8008a0c:	f022 0201 	bicne.w	r2, r2, #1
 8008a10:	1063      	asrs	r3, r4, #1
 8008a12:	0852      	lsrs	r2, r2, #1
 8008a14:	07e1      	lsls	r1, r4, #31
 8008a16:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008a1a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008a1e:	bf48      	it	mi
 8008a20:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008a24:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008a28:	4614      	mov	r4, r2
 8008a2a:	e781      	b.n	8008930 <__ieee754_sqrt+0x34>
 8008a2c:	0ad9      	lsrs	r1, r3, #11
 8008a2e:	3815      	subs	r0, #21
 8008a30:	055b      	lsls	r3, r3, #21
 8008a32:	2900      	cmp	r1, #0
 8008a34:	d0fa      	beq.n	8008a2c <__ieee754_sqrt+0x130>
 8008a36:	02cd      	lsls	r5, r1, #11
 8008a38:	d50a      	bpl.n	8008a50 <__ieee754_sqrt+0x154>
 8008a3a:	f1c2 0420 	rsb	r4, r2, #32
 8008a3e:	fa23 f404 	lsr.w	r4, r3, r4
 8008a42:	1e55      	subs	r5, r2, #1
 8008a44:	4093      	lsls	r3, r2
 8008a46:	4321      	orrs	r1, r4
 8008a48:	1b42      	subs	r2, r0, r5
 8008a4a:	e78a      	b.n	8008962 <__ieee754_sqrt+0x66>
 8008a4c:	4610      	mov	r0, r2
 8008a4e:	e7f0      	b.n	8008a32 <__ieee754_sqrt+0x136>
 8008a50:	0049      	lsls	r1, r1, #1
 8008a52:	3201      	adds	r2, #1
 8008a54:	e7ef      	b.n	8008a36 <__ieee754_sqrt+0x13a>
 8008a56:	4680      	mov	r8, r0
 8008a58:	e7bd      	b.n	80089d6 <__ieee754_sqrt+0xda>
 8008a5a:	bf00      	nop
 8008a5c:	7ff00000 	.word	0x7ff00000

08008a60 <with_errno>:
 8008a60:	b570      	push	{r4, r5, r6, lr}
 8008a62:	4604      	mov	r4, r0
 8008a64:	460d      	mov	r5, r1
 8008a66:	4616      	mov	r6, r2
 8008a68:	f7fe fc98 	bl	800739c <__errno>
 8008a6c:	4629      	mov	r1, r5
 8008a6e:	6006      	str	r6, [r0, #0]
 8008a70:	4620      	mov	r0, r4
 8008a72:	bd70      	pop	{r4, r5, r6, pc}

08008a74 <xflow>:
 8008a74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a76:	4614      	mov	r4, r2
 8008a78:	461d      	mov	r5, r3
 8008a7a:	b108      	cbz	r0, 8008a80 <xflow+0xc>
 8008a7c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008a80:	e9cd 2300 	strd	r2, r3, [sp]
 8008a84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a88:	4620      	mov	r0, r4
 8008a8a:	4629      	mov	r1, r5
 8008a8c:	f7f7 fdac 	bl	80005e8 <__aeabi_dmul>
 8008a90:	2222      	movs	r2, #34	; 0x22
 8008a92:	b003      	add	sp, #12
 8008a94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a98:	f7ff bfe2 	b.w	8008a60 <with_errno>

08008a9c <__math_uflow>:
 8008a9c:	b508      	push	{r3, lr}
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008aa4:	f7ff ffe6 	bl	8008a74 <xflow>
 8008aa8:	ec41 0b10 	vmov	d0, r0, r1
 8008aac:	bd08      	pop	{r3, pc}

08008aae <__math_oflow>:
 8008aae:	b508      	push	{r3, lr}
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008ab6:	f7ff ffdd 	bl	8008a74 <xflow>
 8008aba:	ec41 0b10 	vmov	d0, r0, r1
 8008abe:	bd08      	pop	{r3, pc}

08008ac0 <fabs>:
 8008ac0:	ec51 0b10 	vmov	r0, r1, d0
 8008ac4:	ee10 2a10 	vmov	r2, s0
 8008ac8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008acc:	ec43 2b10 	vmov	d0, r2, r3
 8008ad0:	4770      	bx	lr

08008ad2 <finite>:
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	ed8d 0b00 	vstr	d0, [sp]
 8008ad8:	9801      	ldr	r0, [sp, #4]
 8008ada:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008ade:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008ae2:	0fc0      	lsrs	r0, r0, #31
 8008ae4:	b002      	add	sp, #8
 8008ae6:	4770      	bx	lr

08008ae8 <scalbn>:
 8008ae8:	b570      	push	{r4, r5, r6, lr}
 8008aea:	ec55 4b10 	vmov	r4, r5, d0
 8008aee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008af2:	4606      	mov	r6, r0
 8008af4:	462b      	mov	r3, r5
 8008af6:	b99a      	cbnz	r2, 8008b20 <scalbn+0x38>
 8008af8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008afc:	4323      	orrs	r3, r4
 8008afe:	d036      	beq.n	8008b6e <scalbn+0x86>
 8008b00:	4b39      	ldr	r3, [pc, #228]	; (8008be8 <scalbn+0x100>)
 8008b02:	4629      	mov	r1, r5
 8008b04:	ee10 0a10 	vmov	r0, s0
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f7f7 fd6d 	bl	80005e8 <__aeabi_dmul>
 8008b0e:	4b37      	ldr	r3, [pc, #220]	; (8008bec <scalbn+0x104>)
 8008b10:	429e      	cmp	r6, r3
 8008b12:	4604      	mov	r4, r0
 8008b14:	460d      	mov	r5, r1
 8008b16:	da10      	bge.n	8008b3a <scalbn+0x52>
 8008b18:	a32b      	add	r3, pc, #172	; (adr r3, 8008bc8 <scalbn+0xe0>)
 8008b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1e:	e03a      	b.n	8008b96 <scalbn+0xae>
 8008b20:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008b24:	428a      	cmp	r2, r1
 8008b26:	d10c      	bne.n	8008b42 <scalbn+0x5a>
 8008b28:	ee10 2a10 	vmov	r2, s0
 8008b2c:	4620      	mov	r0, r4
 8008b2e:	4629      	mov	r1, r5
 8008b30:	f7f7 fba4 	bl	800027c <__adddf3>
 8008b34:	4604      	mov	r4, r0
 8008b36:	460d      	mov	r5, r1
 8008b38:	e019      	b.n	8008b6e <scalbn+0x86>
 8008b3a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008b3e:	460b      	mov	r3, r1
 8008b40:	3a36      	subs	r2, #54	; 0x36
 8008b42:	4432      	add	r2, r6
 8008b44:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008b48:	428a      	cmp	r2, r1
 8008b4a:	dd08      	ble.n	8008b5e <scalbn+0x76>
 8008b4c:	2d00      	cmp	r5, #0
 8008b4e:	a120      	add	r1, pc, #128	; (adr r1, 8008bd0 <scalbn+0xe8>)
 8008b50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b54:	da1c      	bge.n	8008b90 <scalbn+0xa8>
 8008b56:	a120      	add	r1, pc, #128	; (adr r1, 8008bd8 <scalbn+0xf0>)
 8008b58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b5c:	e018      	b.n	8008b90 <scalbn+0xa8>
 8008b5e:	2a00      	cmp	r2, #0
 8008b60:	dd08      	ble.n	8008b74 <scalbn+0x8c>
 8008b62:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008b66:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008b6a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008b6e:	ec45 4b10 	vmov	d0, r4, r5
 8008b72:	bd70      	pop	{r4, r5, r6, pc}
 8008b74:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008b78:	da19      	bge.n	8008bae <scalbn+0xc6>
 8008b7a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008b7e:	429e      	cmp	r6, r3
 8008b80:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008b84:	dd0a      	ble.n	8008b9c <scalbn+0xb4>
 8008b86:	a112      	add	r1, pc, #72	; (adr r1, 8008bd0 <scalbn+0xe8>)
 8008b88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d1e2      	bne.n	8008b56 <scalbn+0x6e>
 8008b90:	a30f      	add	r3, pc, #60	; (adr r3, 8008bd0 <scalbn+0xe8>)
 8008b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b96:	f7f7 fd27 	bl	80005e8 <__aeabi_dmul>
 8008b9a:	e7cb      	b.n	8008b34 <scalbn+0x4c>
 8008b9c:	a10a      	add	r1, pc, #40	; (adr r1, 8008bc8 <scalbn+0xe0>)
 8008b9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d0b8      	beq.n	8008b18 <scalbn+0x30>
 8008ba6:	a10e      	add	r1, pc, #56	; (adr r1, 8008be0 <scalbn+0xf8>)
 8008ba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bac:	e7b4      	b.n	8008b18 <scalbn+0x30>
 8008bae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008bb2:	3236      	adds	r2, #54	; 0x36
 8008bb4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008bb8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	4b0c      	ldr	r3, [pc, #48]	; (8008bf0 <scalbn+0x108>)
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	e7e8      	b.n	8008b96 <scalbn+0xae>
 8008bc4:	f3af 8000 	nop.w
 8008bc8:	c2f8f359 	.word	0xc2f8f359
 8008bcc:	01a56e1f 	.word	0x01a56e1f
 8008bd0:	8800759c 	.word	0x8800759c
 8008bd4:	7e37e43c 	.word	0x7e37e43c
 8008bd8:	8800759c 	.word	0x8800759c
 8008bdc:	fe37e43c 	.word	0xfe37e43c
 8008be0:	c2f8f359 	.word	0xc2f8f359
 8008be4:	81a56e1f 	.word	0x81a56e1f
 8008be8:	43500000 	.word	0x43500000
 8008bec:	ffff3cb0 	.word	0xffff3cb0
 8008bf0:	3c900000 	.word	0x3c900000

08008bf4 <_init>:
 8008bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf6:	bf00      	nop
 8008bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bfa:	bc08      	pop	{r3}
 8008bfc:	469e      	mov	lr, r3
 8008bfe:	4770      	bx	lr

08008c00 <_fini>:
 8008c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c02:	bf00      	nop
 8008c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c06:	bc08      	pop	{r3}
 8008c08:	469e      	mov	lr, r3
 8008c0a:	4770      	bx	lr
