7. Write Verilog code for generating an infinite clock signal with a 50%
Duty cycle having a time period of 10ns using a forever loop.


answer:
reg clk;
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end
