<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-Skill/ASM/RISC-V/ALU模块&branch模块">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.2.0">
<title data-rh="true">ALU 模块和 branch 模块 | Doongz&#x27;s Site</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://doongz.github.io/docs/Skill/ASM/RISC-V/ALU模块&amp;branch模块"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="ALU 模块和 branch 模块 | Doongz&#x27;s Site"><meta data-rh="true" name="description" content="来源：https://www.icfedu.cn/?s=RISC-V+ALU%E6%A8%A1"><meta data-rh="true" property="og:description" content="来源：https://www.icfedu.cn/?s=RISC-V+ALU%E6%A8%A1"><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://doongz.github.io/docs/Skill/ASM/RISC-V/ALU模块&amp;branch模块"><link data-rh="true" rel="alternate" href="https://doongz.github.io/docs/Skill/ASM/RISC-V/ALU模块&amp;branch模块" hreflang="en"><link data-rh="true" rel="alternate" href="https://doongz.github.io/docs/Skill/ASM/RISC-V/ALU模块&amp;branch模块" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="Doongz&#39;s Site RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="Doongz&#39;s Site Atom Feed">





<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.24/dist/katex.min.css" integrity="sha384-odtC+0UGzzFL/6PNoE8rX/SPcQDXBJ+uRepguP4QkPCm2LBxH3FA3y+fKSiJ+AmM" crossorigin="anonymous"><link rel="stylesheet" href="/assets/css/styles.bbae31c2.css">
<link rel="preload" href="/assets/js/runtime~main.a61035f3.js" as="script">
<link rel="preload" href="/assets/js/main.7aad8990.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#docusaurus_skipToContent_fallback">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="My Site Logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/img/logo.svg" alt="My Site Logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">Home page</b></a><a class="navbar__item navbar__link" href="/docs/catalogue-algo">Algorithm</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/catalogue-skill">Skill</a><a class="navbar__item navbar__link" href="/docs/catalogue-knowledge">Knowledge</a><a class="navbar__item navbar__link" href="/community/support">Community</a><a class="navbar__item navbar__link" href="/blog">Blog</a><div class="navbar__item dropdown dropdown--hoverable"><a href="#" aria-haspopup="true" aria-expanded="false" role="button" class="navbar__link">Courses</a><ul class="dropdown__menu"><li><a href="https://github.com/doongz/mlc-ai" target="_blank" rel="noopener noreferrer" class="dropdown__link">Machine Learning Compilation<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/cs229" target="_blank" rel="noopener noreferrer" class="dropdown__link">Stanford CS229: Machine Learning<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/aics" target="_blank" rel="noopener noreferrer" class="dropdown__link">中国科学院 智能计算系统<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/cs50-ai" target="_blank" rel="noopener noreferrer" class="dropdown__link">Harvard CS50’s Introduction to AI with Python<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/mit-6.824" target="_blank" rel="noopener noreferrer" class="dropdown__link">MIT-6.824 Distributed Systems<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/os-workbench" target="_blank" rel="noopener noreferrer" class="dropdown__link">南京大学 操作系统：设计与实现<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li><a href="https://github.com/doongz/mit-6.s081" target="_blank" rel="noopener noreferrer" class="dropdown__link">MIT-6.S081 Operating Systems Engineering<svg width="12" height="12" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="navbar__items navbar__items--right"><a href="https://github.com/doongz" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/catalogue-skill">Catalogue</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/docs/Skill/ASM/RISC-V/汇编语言格式及ABI">ASM</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/docs/Skill/ASM/RISC-V/汇编语言格式及ABI">RISC-V</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/汇编语言格式及ABI">汇编语言格式及ABI</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/RISC-V简介">RISC-V 简介</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/通用寄存器和指令">RISC-V 通用寄存器和指令</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/扩展寄存器和指令">RISC-V 扩展寄存器和指令</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/流水线&amp;硬件模块&amp;译码模块">流水线 &amp; 硬件模块 &amp; 译码模块</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/Skill/ASM/RISC-V/ALU模块&amp;branch模块">ALU 模块和 branch 模块</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/LOAD&amp;STORE-UNIT">LSU &amp; SRAM &amp; GPIO模块</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/CSR读写控制">CSR读写控制</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/EXU模块和CPU运行">EXU模块和CPU运行</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/RISC-V总线和流水线">RISC-V 总线和流水线</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/RISC-V定时器及中断">RISC-V 定时器及中断</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/Skill/ASM/RISC-V/riscv-asm-manual">RISC-V Assembly Programmer&#x27;s Manual</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/docs/Skill/ASM/x86/X86-64汇编">x86</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/Android/Android概述">Android</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/C/基础知识/数据类型">C</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/C++/基础知识/基本数据类型">C++</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/Golang/基础知识/条件判断">Golang</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/docs/Skill/LaTeX/">LaTex</a><button aria-label="Toggle the collapsible sidebar category &#x27;LaTex&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/Linux/POSIX">Linux</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/docs/Skill/Markdown/">README</a><button aria-label="Toggle the collapsible sidebar category &#x27;README&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/Skill/Mermaid/">mermaid</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/Python/运算符">Python</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/SQL/数据库理论">SQL</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/工具链/工具&amp;网站">工具链</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/常用CLI/docker-CLI">常用CLI</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/docs/Skill/设计模式/多态和多态性">设计模式</a></div></li></ul></nav></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">ASM</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">RISC-V</span><meta itemprop="position" content="2"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">ALU 模块和 branch 模块</span><meta itemprop="position" content="3"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1>ALU 模块和 branch 模块</h1><p>来源：<a href="https://www.icfedu.cn/?s=RISC-V+ALU%E6%A8%A1" target="_blank" rel="noopener noreferrer">https://www.icfedu.cn/?s=RISC-V+ALU%E6%A8%A1</a></p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="一alu模块">一、ALU模块<a class="hash-link" href="#一alu模块" title="Direct link to heading">​</a></h2><p><strong>RISC-V 的ALU 模块用来处理指令执行部分</strong>。这个模块将之前ITCM读取的指令，译码模块分离出来的相关信息进行处理。处理过程包括对<strong>32个通用寄存器的赋值，对memory的访存，对pc 指针的更改</strong>等等。</p><p><strong>RISC-V cpu 架构：</strong></p><p><img loading="lazy" src="/assets/images/94-c5b91596b45d05c44912f8edfbecbfd7.jpeg" width="1329" height="781" class="img_ev3q"></p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="alu-模块代码">ALU 模块代码<a class="hash-link" href="#alu-模块代码" title="Direct link to heading">​</a></h3><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">module exu_alu (</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input sys_clk,                // 系统时钟</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input rst_n,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 4: 0 ] i_rd_idx,      // 汇编指令中rd 所指定的32个通用寄存器中的一个</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_rs1_val,    // 汇编指令中rs1 指定的寄存器 值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_PC,         // 当前正在执行的这条指令的PC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_OP_IMM,               // op_imm 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_LOAD,                 // load 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 8: 0 ] i_opimm_instr, // op_imm 指令组 成员：SRAI, SRLI, SLLI, ANDI, ORI, XORI, SLTIU, SLTI, ADDI</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_I_imm,      // I-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_OP, // op 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 9: 0 ] i_op_instr,    // op 指令组 成员：SRA, SUB, SRL, SLL, XOR, OR, AND, SLTU, SLT, ADD</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_rs2_val,    // 汇编指令中rs2 指定的寄存器 值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_LUI,                  // LUI 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_AUIPC,                // AUIPC 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_U_imm,      // U-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_JAL,                  // JAL 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_JALR,                 // JALR 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_J_imm,      // J-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_STORE,                // STORE 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_S_imm,      // s-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output o_J_vld,               // 跳转有效</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 31: 0 ] o_J_PC,      // 跳转到新的PC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//output addition result to LOAD/STORE unit </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 31: 0 ] o_D_PC,      // 跳转 memroy 访存 的 PC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output o_rd_wen,              // 写回 enable</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 4: 0 ] o_wb_rd_idx,  // 写回 rd 寄存器</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output reg [ 31: 0 ] o_wb_data// 写回 数据值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//reg [31:0] wb_data_opimm;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//reg [31:0] wb_data_op;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//reg [ 31: 0 ] wb_data_LUI;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//reg [ 31: 0 ] wb_data_AUIPC;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] opd1 = ( i_AUIPC | i_JAL ) ? i_PC : i_rs1_val;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] opd2 = ( { 32{ i_OP_IMM | i_JALR | i_LOAD} } &amp; i_I_imm ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">( { 32{ i_OP } } &amp; i_rs2_val ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">( { 32{ i_JAL } } &amp; i_J_imm ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">( { 32{ i_AUIPC } } &amp; i_U_imm ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">( { 32{ i_STORE } } &amp; i_S_imm ) ; //the second operand;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//                         rv32i_slti        rv32i_slt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_opd1 = ({i_opimm_instr[1],i_op_instr[1]} != 0) ? {opd1[31],opd1[31],opd1} : {2&#x27;b00, opd1};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_opd2 = ({i_opimm_instr[1],i_op_instr[1]} != 0) ? {opd2[31],opd2[31],opd2} : {2&#x27;b00, opd2};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] comp_opd2 = ~ext_opd2 + 32&#x27;b1; //2&#x27;s complement</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//                              sub             sltiu, slti       sltu, slt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] comp_ext_opd2 = ({i_op_instr[8], i_opimm_instr[2:1],i_op_instr[2:1]} != 0) ? comp_opd2 : ext_opd2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] add_res = ext_opd1 + comp_ext_opd2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] xor_res = i_rs1_val ^ opd2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] or_res = i_rs1_val | opd2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] and_res = i_rs1_val &amp; opd2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] sll_res = i_rs1_val &lt;&lt; opd2[ 4: 0 ];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] srl_res = i_rs1_val &gt;&gt; opd2[ 4: 0 ];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">// shift right arithmetic immediate x[rd] = ( x[rs1] &gt;&gt;s shamt)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] eff_mask = ( ~( 32&#x27;b0 ) ) &gt;&gt; opd2[ 4: 0 ];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] sra_res = ( srl_res &amp; eff_mask ) | ( { 32{ i_rs1_val[ 31 ] } } &amp; ( ~eff_mask ) );</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//wire [ 31: 0 ] sra_res = i_rs1_val &gt;&gt;&gt; opd2[ 4: 0 ];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always@( * )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    o_wb_data &lt;= 32&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">/*</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_opimm_instr = { rv32i_srai, rv32i_srli, rv32i_slli,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">rv32i_andi, rv32i_ori, rv32i_xori,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">rv32i_sltiu, rv32i_slti, rv32i_addi };</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">*/</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if ( i_OP_IMM )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    case ( i_opimm_instr ) //one hot decoder and execute</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h001: //rv32i_addi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[31:0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h002: //rv32i_slti</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[ 33 ] ? 32&#x27;b1 : 32&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h004: //rv32i_sltiu</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[ 33 ] ? 32&#x27;b1 : 32&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h008: //xori</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= xor_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h010: //rv32i_ori</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= or_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h020: //rv32i_andi</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= and_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h040: //rv32i_slli</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= sll_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h080: //rv32i_srli</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= srl_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    9&#x27;h100: //rv32i_srai</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= sra_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    default: ;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    endcase</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">/*</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_op_instr = { rv32i_sra, rv32i_sub, rv32i_srl,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">rv32i_sll, rv32i_xor, rv32i_or,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">rv32i_and, rv32i_sltu, rv32i_slt,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">rv32i_add };</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">*/ </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if ( i_OP )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    case ( i_op_instr ) //one hot decoder and execute</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h001: //rv32i_add</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[31:0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h002: //rv32i_slt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[ 33 ] ? 32&#x27;b1 : 32&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h004: //rv32i_sltu</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[ 33 ] ? 32&#x27;b1 : 32&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h008: //rv32i_and</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= and_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h010: //rv32i_or</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= or_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h020: //rv32i_xor</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= xor_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h040: //rv32i_sll</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= sll_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h080: //rv32i_srl</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= srl_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h100: //rv32i_sub</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= add_res[31:0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    10&#x27;h200: //rv32i_sra</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        o_wb_data &lt;= sra_res;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    default: ;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endcase</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if ( i_LUI )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">         o_wb_data &lt;= i_U_imm;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if ( i_AUIPC )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">         o_wb_data &lt;= add_res[31:0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if ( i_JAL | i_JALR )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">         o_wb_data &lt;= i_PC + 4;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">// wire rv32i_sub =o_op_instr[8];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">// wire rv32i_sra =o_op_instr[9];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_wb_rd_idx = i_rd_idx;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_rd_wen = i_OP_IMM | i_OP | i_LUI | i_AUIPC | i_JAL | i_JALR;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_D_PC = add_res[31:0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_J_PC = add_res[31:0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_J_vld = i_JAL | i_JALR;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>端口描述：</p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">input sys_clk,                   // 系统时钟</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input rst_n,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 4: 0 ] i_rd_idx,         // 汇编指令中rd 所指定的32个通用寄存器中的一个</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_rs1_val,       // 汇编指令中rs1 指定的寄存器 值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_PC,            // 当前正在执行的这条指令的PC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_OP_IMM,                  // op_imm 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_LOAD,                    // load 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 8: 0 ] i_opimm_instr,    // op_imm 指令组 成员：SRAI, SRLI, SLLI, ANDI, ORI, XORI, SLTIU, SLTI, ADDI</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_I_imm,         // I-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_OP, // op 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 9: 0 ] i_op_instr,       // op 指令组 成员：SRA, SUB, SRL, SLL, XOR, OR, AND, SLTU, SLT, ADD</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_rs2_val,       // 汇编指令中rs2 指定的寄存器 值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_LUI,                     // LUI 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_AUIPC,                   // AUIPC 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_U_imm,         // U-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_JAL,                     // JAL 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_JALR,                    // JALR 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_J_imm,         // J-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_STORE,                   // STORE 指令</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_S_imm,         // s-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//===============================================================================</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output o_J_vld,                  // 跳转有效</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 31: 0 ] o_J_PC,         // 跳转到新的PC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//output addition result to LOAD/STORE unit </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 31: 0 ] o_D_PC,         // 跳转 memroy 访存 的 PC</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output o_rd_wen,                 // 写回 enable</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 4: 0 ] o_wb_rd_idx,     // 写回 rd 寄存器</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output reg [ 31: 0 ] o_wb_data   // 写回 数据值</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="指令的操作">指令的操作<a class="hash-link" href="#指令的操作" title="Direct link to heading">​</a></h3><p><strong>所有RISC-V 指令的操作（执行），都是小于等于两个操作数的</strong>。 （大于两个操作数的指令，一直在riscv 标准中进行讨论，目前没有实施。）</p><p><strong>举例</strong>：</p><p>nop 指令, <code>addi x0, x0, 0</code> 两个操作数</p><p>load 指令, <code>lw rd, offset(rs1)</code> 两个操作数</p><p>jal 指令, <code>jal rd, offset x[rd] = pc + 4; pc = pc + sext(offset)</code>, 只有一个操作数，</p><p>addi 指令, <code>addi rd, rs1, imm x[rd] = x[rs1] + imm</code> 只有两个操作数。</p><p>所以在ALU 操作中：最多只有两个操作数。</p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] opd1 = ( i_AUIPC | i_JAL ) ? i_PC : i_rs1_val;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] opd2 = ( { 32{ i_OP_IMM | i_JALR | i_LOAD} } &amp; i_I_imm ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                   ( { 32{ i_OP } } &amp; i_rs2_val ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                   ( { 32{ i_JAL } } &amp; i_J_imm ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                   ( { 32{ i_AUIPC } } &amp; i_U_imm ) |</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                   ( { 32{ i_STORE } } &amp; i_S_imm ) ; //the second operand;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>在opd1 （操作数1） 中 ， 整理一下RISC-V 指令集，我们会发现 只有 在 （AUIPC , JAL) 时， 会使用PC， 其他情况（其他指令） 只能是rs1 的值。</p><p>在opd2 （操作数2）中 :</p><p>当指令为 OP_IMM,指令组， JALR, LOAD 指令组时， 会使用 I_imm; </p><p>当指令为 OP指令组，会使用 rs2_val; </p><p>当指令为 JAL指令，  会使用 J_imm; </p><p>当指令为 AUIPC指令，会使用 U_imm; </p><p>当指令为 STORE指令组，会使用 S_imm; </p><p>这些指令在某个具体时钟下，只会有一种指令被译码，不会出现多个指令同时有效的情况。</p><p><strong>整理操作数 1，2：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">// rv32i_slti               rv32i_slt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_opd1 = ({i_opimm_instr[1],i_op_instr[1]} != 0) ? {opd1[31],opd1[31],opd1} : {2’b00, opd1};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_opd2 = ({i_opimm_instr[1],i_op_instr[1]} != 0) ? {opd2[31],opd2[31],opd2} : {2’b00, opd2};</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>将操作数扩展为34位，即32位的操作数 + 进位位 + 符号位。slti, slt 需要进行符号扩展， 其他指令 都认为是正数。</p><p><strong>负数操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] comp_opd2 = ~ext_opd2 + 32’b1; //2’s complement</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>将操作数2 变为负数, 相当于 comp_opd2 = –ext_opd2;</p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">// rv32i_sub            rv32i_sltiu, rv32i_slti      rv32i_sltu, rv32i_slt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] comp_ext_opd2 = ({i_op_instr[8],     i_opimm_instr[2:1],        i_op_instr[2:1]} != 0) ? comp_opd2 : ext_opd2;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>如果当前指令是 sub, sltiu, slti, sltu, slt 时 ，需要 操作数 变为负数， 其他指令不需要。</p><p><strong>加法操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] add_res = ext_opd1 + comp_ext_opd2;    </span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>异或操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] xor_res = i_rs1_val ^ opd2;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>或操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] or_res = i_rs1_val | opd2;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>与操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] and_res = i_rs1_val &amp; opd2;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>逻辑左移操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] sll_res = i_rs1_val &lt;&lt; opd2[ 4: 0 ];</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>逻辑右移操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] srl_res = i_rs1_val &gt;&gt; opd2[ 4: 0 ];</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>算数右移操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] eff_mask = ( ~( 32’b0 ) ) &gt;&gt; opd2[ 4: 0 ];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] sra_res = ( srl_res &amp; eff_mask ) | ( { 32{ i_rs1_val[ 31 ] } } &amp; ( ~eff_mask ) );</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>相当于 sra_res = i_rs1_val &gt;&gt;&gt; opd2<!-- -->[4:0]<!-- -->;</p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">assign o_rd_wen = i_OP_IMM | i_OP | i_LUI | i_AUIPC | i_JAL | i_JALR;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>这些指令需要写回32个通用寄存器。</p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">assign o_J_vld = i_JAL | i_JALR;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>当为 JAL ， JALR 指令时， J_vld 需要enable</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="二branch模块">二、branch模块<a class="hash-link" href="#二branch模块" title="Direct link to heading">​</a></h2><p>RISC-V 的<strong>BRANCH 模块用来处理指令条件跳转部分</strong>。这个模块将之前ITCM读取的指令，译码模块分离出来的条件跳转信息进行处理。在处理过程中，包括<strong>读取32个通用寄存器的值，对pc 指针的更改</strong>等等。</p><p><strong>RISC-V cpu 架构：</strong></p><p><img loading="lazy" src="/assets/images/95-90799f59c298346ffda3c9ca468b0a18.jpeg" width="1349" height="775" class="img_ev3q"></p><p>这个模块集中处理：</p><p><strong>BEQ</strong>:  if (rs1 == rs2) pc += sext(offset)</p><p><strong>BGE</strong>:  if (rs1 ≥s rs2) pc += sext(offset)</p><p><strong>BGEU</strong>: if (rs1 ≥u rs2) pc += sext(offset)</p><p><strong>BLT</strong>:   if (rs1 &lt;s rs2) pc += sext(offset)</p><p><strong>BLTU</strong>: if (rs1 &lt;u rs2) pc += sext(offset)</p><p><strong>BNE</strong>:  if (rs1 ≠ rs2) pc += sext(offset)</p><p>汇编语言中的编译器在这6条指令的基础上，又增加了相关的 伪指令， 方便用户编写汇编语言。 最后形成的机器码依然只有这6条指令。</p><p>相关的文章可以参考：<a href="https://www.icfedu.cn/archives/13981" target="_blank" rel="noopener noreferrer">RISC-V 伪指令查找表</a></p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="branch-模块代码">branch 模块代码<a class="hash-link" href="#branch-模块代码" title="Direct link to heading">​</a></h3><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">module exu_BRANCH</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">(</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input sys_clk,                 // 系统时钟</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input rst_n,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input i_EXE_vld,               // 执行enable</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input i_BRANCH,                // 译码模块提供的 branch 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input [ 5: 0 ] i_branch_instr, // 具体branch 指令，包括{rv32i_bgeu,rv32i_bge,rv32i_bltu,rv32i_blt,rv32i_bne,rv32i_beq};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input [ 31: 0 ] i_rs1_val,     // rs1 通用寄存器</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input [ 31: 0 ] i_rs2_val,     // rs2 通用寄存器</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input [ 31: 0 ] i_PC,          // 当前指令pc</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input [ 31: 0 ] i_B_imm,       // b-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    output reg o_B_vld,            // 跳转 pc 有效 branch valid</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    output [ 31: 0 ] o_PC          // 准备跳转的pc 值</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">) ;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] op1 = i_rs1_val;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] op2 = i_rs2_val;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] op_xor = op1 ^ op2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire bit_or = |op_xor;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//                         bge               blt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_op1 = ({i_branch_instr[4],i_branch_instr[2]} != 0 ) ? {op1[31],op1[31],op1} : {1&#x27;b0,1&#x27;b0,op1};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//                         bge               blt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_op2 = ({i_branch_instr[4],i_branch_instr[2]} != 0 ) ? {op2[31],op2[31],op2} : {1&#x27;b0,1&#x27;b0,op2};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] comp_ext_op2 = ~ext_op2 + 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] op_sub = ext_op1 + comp_ext_op2; //ext_op1 - ext_op2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign o_PC = i_PC + i_B_imm;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//assign o_branch_instr = { rv32i_bgtu, rv32i_bgt, rv32i_bltu, rv32i_blt, rv32i_bne, rv32i_beq };</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @( * )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    o_B_vld &lt;= 1&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if ( i_EXE_vld &amp; i_BRANCH )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        case ( i_branch_instr )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        6&#x27;b00_0001:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        begin //eq</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            if ( !bit_or )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                o_B_vld &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        6&#x27;b00_0010:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        begin //bne</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            if ( bit_or )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                o_B_vld &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        6&#x27;b00_0100:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        begin //blt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            if ( op_sub[ 33 ] )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                o_B_vld &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        6&#x27;b00_1000:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        begin //bltu</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            if ( op_sub[ 33 ] )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                o_B_vld &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        6&#x27;b01_0000:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        begin //bge</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            if ( !op_sub[ 33 ] )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                o_B_vld &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        6&#x27;b10_0000:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        begin //bgeu</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">            if ( !op_sub[ 33 ] )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">                o_B_vld &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        default: ;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        endcase</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>模块端口：</p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">input sys_clk,                             // 系统时钟</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input rst_n,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_EXE_vld,                      // 执行enable</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input i_BRANCH,                     // 译码模块提供的 branch 指令组</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 5: 0 ] i_branch_instr, // 具体branch 指令，包括{rv32i_bgeu,rv32i_bge,rv32i_bltu,rv32i_blt,rv32i_bne,rv32i_beq};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_rs1_val,          // rs1 通用寄存器</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_rs2_val,          // rs2 通用寄存器</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_PC,                   // 当前指令pc</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">input [ 31: 0 ] i_B_imm,          // b-type 立即数</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output reg o_B_vld,                  // 跳转 pc 有效 branch valid</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">output [ 31: 0 ] o_PC                 // 准备跳转的pc 值</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="指令操作">指令操作<a class="hash-link" href="#指令操作" title="Direct link to heading">​</a></h3><p><strong>操作数1，2 扩展：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">// bge                             blt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_op1 = ({i_branch_instr[4],i_branch_instr[2]} != 0 ) ? {op1[31],op1[31],op1} : {1’b0,1’b0,op1};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">// bge                             blt</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] ext_op2 = ({i_branch_instr[4],i_branch_instr[2]} != 0 ) ? {op2[31],op2[31],op2} : {1’b0,1’b0,op2};</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>bge， blt 指令需要进行符号扩展， 其他指令不需要。</p><p><strong>负数操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] comp_ext_op2 = ~ext_op2 + 1;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>相当于 comp_ext_op2 = -ext_op2;</p><p><strong>减法操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 33: 0 ] op_sub = ext_op1 + comp_ext_op2; //ext_op1 – ext_op2;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p><strong>异或， 或 操作：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">wire [ 31: 0 ] op_xor = op1 ^ op2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire bit_or = |op_xor;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>这两个操作 最终可实现 op1 == op2 ;  op1 != op2 的操作。 当bit_or == 1’b1 时 op1 不等于 op2； 当 bit_or == 1’b0 时 op1 等于 op2</p><p><strong>准备跳转的新pc 值：</strong></p><div class="language-verilog codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-verilog codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">assign o_PC = i_PC + i_B_imm;</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg class="copyButtonIcon_y97N" viewBox="0 0 24 24"><path d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg class="copyButtonSuccessIcon_LjdS" viewBox="0 0 24 24"><path d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>需要配合o_B_vld 信号， 如果 o_B_vld == 1， o_PC 是有效的跳转pc ； 如果 o_B_vld == 0， o_PC  cpu 将不需要关心这个值；</p></div></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/Skill/ASM/RISC-V/流水线&amp;硬件模块&amp;译码模块"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">流水线 &amp; 硬件模块 &amp; 译码模块</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/docs/Skill/ASM/RISC-V/LOAD&amp;STORE-UNIT"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">LSU &amp; SRAM &amp; GPIO模块</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#一alu模块" class="table-of-contents__link toc-highlight">一、ALU模块</a><ul><li><a href="#alu-模块代码" class="table-of-contents__link toc-highlight">ALU 模块代码</a></li><li><a href="#指令的操作" class="table-of-contents__link toc-highlight">指令的操作</a></li></ul></li><li><a href="#二branch模块" class="table-of-contents__link toc-highlight">二、branch模块</a><ul><li><a href="#branch-模块代码" class="table-of-contents__link toc-highlight">branch 模块代码</a></li><li><a href="#指令操作" class="table-of-contents__link toc-highlight">指令操作</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/intro">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://twitter.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Twitter<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/blog">Blog</a></li><li class="footer__item"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2022 Doongz Inc. Built with Docusaurus.</div></div></div></footer></div>
<script src="/assets/js/runtime~main.a61035f3.js"></script>
<script src="/assets/js/main.7aad8990.js"></script>
</body>
</html>