<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Running simulations using Spike &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet><script defer data-domain=lowrisc.org src=https://plausible.io/js/script.js></script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Running simulations using Spike</h1><p><a href=https://github.com/riscv/riscv-isa-sim>Spike</a> is a RISC-V functional
ISA simulator. It models a RISC-V core and cache system. Note that our fork
hasn&rsquo;t currently been modified to include tagged memory support.</p><p>An example hello world program is provided in <code>riscv-tools/hello/</code>:</p><pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools/hello
make
</code></pre><p>This will generate three executables to run with and without the
support of the proxy kernel and with the support of a full Linux OS:</p><ul><li><code>hello.bare</code> : For bare metal mode</li><li><code>hello.pk</code>: For use with the Proxy kernel and newlib</li><li><code>hello.linux</code>: For Linux OS</li></ul><p>To run the three hello world programs in their corresponding modes:</p><h3 id=bare-metal-mode:b5e50df08916c41d1b7655688c31db9b>Bare metal mode</h3><pre><code># requirements: riscv-isa-sim, riscv-fesvr, riscv-gnu-toolchain
spike hello.bare
</code></pre><h3 id=with-proxy-kernel-and-newlib:b5e50df08916c41d1b7655688c31db9b>With proxy kernel and newlib</h3><pre><code># requirements: riscv-isa-sim, riscv-fesvr, riscv-pk, riscv-gnu-toolchain
spike pk hello.pk
</code></pre><h3 id=with-a-full-linux-os:b5e50df08916c41d1b7655688c31db9b>With a full Linux OS</h3><pre><code># requirements: riscv-isa-sim, riscv-fesvr, riscv-gcc, riscv-linux, root.bin
# copy the program to the root image: 
sudo mount -o loop $TOP/riscv-tools/busybox-1.21.1/root.bin \
  $TOP/riscv-tools/busybox-1.21.1/mnt
sudo cp hello.linux $TOP/riscv-tools/busybox-1.21.1/mnt/hello
sudo umount $TOP/riscv-tools/busybox-1.21.1/mnt

# boot Linux in Spike
spike +disk=$TOP/riscv-tools/busybox-1.21.1/root.bin \
  $TOP/riscv-tools/linux-3.14.13/vmlinux

# in the booted linux type: /hello
</code></pre><h3 id=using-spike:b5e50df08916c41d1b7655688c31db9b>Using Spike</h3><p>The command-line arguments to Spike can be listed with <code>spike -h</code>:</p><pre><code># usage: spike [host options] &lt;target program&gt; [target options]
# Host Options:
#   -p &lt;n&gt;             Simulate &lt;n&gt; processors
#   -m &lt;n&gt;             Provide &lt;n&gt; MB of target memory
#   -d                 Interactive debug mode
#   -g                 Track histogram of PCs
#   -h                 Print this help message
#   --ic=&lt;S&gt;:&lt;W&gt;:&lt;B&gt;   Instantiate a cache model with S sets,
#   --dc=&lt;S&gt;:&lt;W&gt;:&lt;B&gt;     W ways, and B-byte blocks (with S and
#   --l2=&lt;S&gt;:&lt;W&gt;:&lt;B&gt;     B both powers of 2).
#   --extension=&lt;name&gt; Specify RoCC Extension
#   --extlib=&lt;name&gt;    Shared library to load
</code></pre><p>Note: to use the <code>-g</code> argument Spike has to be compiled with the
<code>--enable-histogram</code> option. This is not the case by default.</p><pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools/riscv-isa-sim
mkdir build
cd build
../configure --prefix=$RISCV --with-fesvr=$RISCV --enable-histogram
make -j$(nproc)
make install
</code></pre><p>The Spike simulator supports an interactive debug mode. To invoke
interactive debug mode, launch spike with <code>-d</code>, e.g:</p><pre><code>spike -d pk hello
</code></pre><p>To see the contents of a register (0 is for core 0):</p><pre><code>: reg 0 a0
</code></pre><p>To see the contents of a memory location (physical address in hex):</p><pre><code>: mem 2020
</code></pre><p>To see the contents of memory with a virtual address (0 for core 0):</p><pre><code>: mem 0 2020
</code></pre><p>You can advance by one instruction by pressing <enter>. You can also execute until a desired condition is reached:</p><pre><code>(stop when pc=0x2020)
: until pc 0 2020

(stop when mem[0x2020]=0x50a9907311096993)
: until mem 2020 50a9907311096993
</code></pre><p>Alternatively, you can execute as long as a condition is true:</p><pre><code>: while mem 2020 50a9907311096993
</code></pre><p>You can continue execution indefinitely by:</p><pre><code>: r
</code></pre><p>At any point during execution (even without <code>-d</code>), you can enter the interactive debug mode with <code>ctrl-c</code>.
To end the simulation from the debug prompt, press <code>ctrl-c</code> or:</p><pre><code>: q
</code></pre><p>The proxy kernel also supports some arguments. One of them is to run programs in physical memory mode (-p), e.g:</p><pre><code>spike pk -p hello
</code></pre><p>For other arguments, see <code>lowrisc-chip/riscv-tools/riscv-pk/pk/init.c</code></p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>