SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx485t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg1761
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.gen/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name fpgadrv_mig_0_0
SET_PARAMETER xml_input_file C:/Users/M38172/Downloads/PCIe/fpga-drive-aximm-pcie/Vivado/vc707_hpc1/vc707_hpc1.srcs/sources_1/bd/fpgadrv/ip/fpgadrv_mig_0_0/board.prj
SET_PARAMETER data_dir_path c:/Apps/Xilinx/Vivado/2022.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH c:/Apps/Xilinx/Vivado/2022.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET c:/Apps/Xilinx/Vivado/2022.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
