{
  "messages" : [
    "Preparing Python file: config.py",
    "Read resources",
    "Validate Instances",
    "Merge properties into instances",
    "Re-location instances",
    "Configure Mapping file initialization",
    "Validation using '__primary_validation__' rule",
    "Internal error validations",
    "Assign Boot Clock location",
    "  Assign Boot Clock child location",
    "Allocate FCLK routing resource",
    "  CLKBUF clk_buf00 (location:HP_1_CC_18_9P)",
    "    Route to gearbox module i_ddr00 (location:HP_1_20_10P)",
    "      Use FCLK: hp_fclk_0_B",
    "  PLL pll00 Port CLK_OUT (location:HP_1_CC_18_9P)",
    "    Route to gearbox module i_ddr01 (location:HR_1_20_10P)",
    "      Use FCLK: hvl_fclk_0_B",
    "  CLKBUF clk_buf10 (location:HR_1_CC_18_9P)",
    "    Route to gearbox module i_ddr10 (location:)",
    "      Warning: Not able to route clock-capable pin clk_buf10 (location:HR_1_CC_18_9P) to gearbox module i_ddr10 clock. Reason: Module usage is invalid in the first place",
    "    Route to gearbox module i_ddr11 (location:HR_5_2_1P)",
    "      Warning: Not able to route clock-capable pin clk_buf10 (location:HR_1_CC_18_9P) to gearbox module i_ddr11 clock (module:I_DDR) (location:HR_5_2_1P). Reason: They are not in same physical bank",
    "    Route to gearbox module i_ddr12 (location:HR_1_22_11P)",
    "      Warning: Not able to route clock-capable pin clk_buf10 (location:HR_1_CC_18_9P) to gearbox module i_ddr12 clock (module:I_DDR) (location:HR_1_22_11P). Reason: Attemp to use FCLK: hvl_fclk_0_B, but it had been used by PLL:HP_1_CC_18_9P",
    "  CLKBUF $auto$clkbufmap.cc:265:execute$706 (location:HP_1_CC_38_19P)",
    "  PLL pllosc0 Port CLK_OUT (location:BOOT_CLOCK#0)",
    "    Route to gearbox module i_ddr_osc0 (location:HR_2_20_10P)",
    "      Use FCLK: hvl_fclk_1_B",
    "    Route to gearbox module i_ddr_osc1 (location:HR_5_20_10P)",
    "      Warning: Not able to route clock-capable pin pllosc0 (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc1 clock (module:I_DDR) (location:HR_5_20_10P). Reason: A single PLL instance cannot route from both PLL #0 and PLL#1. You need to explicitely instantiate two PLLs",
    "    Route to gearbox module i_ddr_osc2 (location:)",
    "      Warning: Not able to route PLL pllosc0 Port CLK_OUT (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc2 clock. Reason: Module usage is invalid in the first place",
    "  PLL pllosc1 Port CLK_OUT_DIV2 (location:BOOT_CLOCK#0)",
    "    Warning: Not able to route PLL pllosc1 Port CLK_OUT_DIV2 (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc3 clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource",
    "  PLL pllosc2 Port CLK_OUT (location:BOOT_CLOCK#0)",
    "    Route to gearbox module i_ddr_osc4 (location:HR_1_30_15P)",
    "      Warning: Not able to route clock-capable pin pllosc2 (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc4 clock (module:I_DDR) (location:HR_1_30_15P). Reason: Attemp to use FCLK: hvl_fclk_0_B, but it had been used by PLL:HP_1_CC_18_9P",
    "  CLKBUF clk_buf30 (location:HR_1_CC_38_19P)",
    "  PLL pll30 Port CLK_OUT (location:HR_1_CC_38_19P)",
    "    Route to gearbox module i_ddr30 (location:HR_2_1_0N)",
    "      Use FCLK: hvl_fclk_1_A",
    "  CLKBUF clk_buf31 (location:HR_3_CC_38_19P)",
    "  PLL pll31 Port CLK_OUT (location:HR_3_CC_38_19P)",
    "    Route to gearbox module i_ddr31 (location:HR_2_3_1N)",
    "      Warning: Not able to route PLL pll31 Port CLK_OUT (location:HR_3_CC_38_19P) to gearbox module i_ddr31 clock (module:I_DDR) (location:HR_2_3_1N). Reason: PLL #1 (needed by HVR) cannot route to HVL",
    "  CLKBUF clk_buf40 (location:HR_2_CC_38_19P)",
    "    Route to gearbox module o_serdes_clk (location:HR_2_8_4P)",
    "      Warning: Not able to route clock-capable pin clk_buf40 (location:HR_2_CC_38_19P) to gearbox module o_serdes_clk clock (module:O_SERDES_CLK) (location:HR_2_8_4P). Reason: Attemp to use FCLK: hvl_fclk_1_A, but it had been used by PLL:HR_1_CC_38_19P",
    "Set CLKBUF configuration attributes",
    "  Set FCLK configuration attributes",
    "    CLKBUF clk_buf00 (location:HP_1_CC_18_9P) use hp_fclk_0_B",
    "  Set FCLK configuration attributes",
    "    Skip for HP_1_CC_38_19P",
    "Allocate PLL resource (and set PLLREF configuration attributes)",
    "  PLL pll00 (location:HP_1_CC_18_9P) uses FCLK 'hvl_fclk_0_B'",
    "    Pin resource: 3, PLL FCLK requested resource: 1, PLL availability: 3",
    "      Use PLL: pll_0",
    "        Set PLLREF configuration attributes",
    "  PLL pll30 (location:HR_1_CC_38_19P) uses FCLK 'hvl_fclk_1_A'",
    "    Pin resource: 1, PLL FCLK requested resource: 1, PLL availability: 2",
    "      Warning: Cannot fit in any Pin/FCLK/PLL resource",
    "Set PLL remaining configuration attributes",
    "  Set FCLK configuration attributes",
    "    PLL pll00 (location:HP_1_CC_18_9P) use hvl_fclk_0_B",
    "Validation using '__secondary_validation__' rule",
    "Set configuration attributes",
    "  Module: I_BUF ($iopadmap$top.clk00)",
    "    Object: clk00",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: CLK_BUF (clk_buf00)",
    "    Object: clk00",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "        Rule CLK_BUF.ROOT_BANK_CLKMUX",
    "          Match",
    "        Rule CLK_BUF.ROOT_MUX",
    "          Match",
    "  Module: PLL (pll00)",
    "    Object: clk00",
    "      Parameter",
    "        Rule PLL.PLL",
    "          Match",
    "            Defined function: parse_pll_parameter",
    "        Rule PLL.PLLREF_MUX",
    "          Match",
    "        Rule PLL.ROOT_MUX0",
    "          Match",
    "            Defined function: parse_pll_root_mux",
    "        Rule PLL.ROOT_MUX1",
    "          Match",
    "            Defined function: parse_pll_root_mux",
    "        Rule PLL.ROOT_MUX2",
    "          Match",
    "            Defined function: parse_pll_root_mux",
    "        Rule PLL.ROOT_MUX3",
    "          Match",
    "            Defined function: parse_pll_root_mux",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.clk10)",
    "    Object: clk10",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_BUF ($iopadmap$top.clk20)",
    "    Object: clk20",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: CLK_BUF ($auto$clkbufmap.cc:265:execute$706)",
    "    Object: clk20",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "        Rule CLK_BUF.ROOT_BANK_CLKMUX",
    "          Match",
    "        Rule CLK_BUF.ROOT_MUX",
    "          Match",
    "  Module: O_BUF ($iopadmap$top.clk_out)",
    "    Object: clk_out",
    "      Parameter",
    "      Property",
    "        Rule O_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_SERDES_CLK (o_serdes_clk)",
    "    Object: clk_out",
    "      Parameter",
    "        Rule O_SERDES_CLK.CLK_PHASE",
    "          Match",
    "            Defined function: parse_o_serdes_clk_phase_parameter",
    "        Rule O_SERDES_CLK.DDR_MODE",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.din00)",
    "    Object: din00",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr00)",
    "    Object: din00",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.din01)",
    "    Object: din01",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr01)",
    "    Object: din01",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.din11)",
    "    Object: din11",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr11)",
    "    Object: din11",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.din12)",
    "    Object: din12",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr12)",
    "    Object: din12",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.dinosc0)",
    "    Object: dinosc0",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr_osc0)",
    "    Object: dinosc0",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.dinosc1)",
    "    Object: dinosc1",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr_osc1)",
    "    Object: dinosc1",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.dinosc3)",
    "    Object: dinosc3",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr_osc3)",
    "    Object: dinosc3",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF ($iopadmap$top.dinosc4)",
    "    Object: dinosc4",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr_osc4)",
    "    Object: dinosc4",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: O_BUF ($iopadmap$top.dinoutosc)",
    "    Object: dinoutosc",
    "      Parameter",
    "      Property",
    "        Rule O_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_BUF ($iopadmap$top.dout00)",
    "    Object: dout00",
    "      Parameter",
    "      Property",
    "        Rule O_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_DDR (o_ddr00)",
    "    Object: dout00",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "  Module: O_BUF ($iopadmap$top.dout01)",
    "    Object: dout01",
    "      Parameter",
    "      Property",
    "        Rule O_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_DDR (o_ddr01)",
    "    Object: dout01",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "  Module: O_BUF ($iopadmap$top.dout11)",
    "    Object: dout11",
    "      Parameter",
    "      Property",
    "        Rule O_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_DDR (o_ddr11)",
    "    Object: dout11",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "  Module: O_BUF ($iopadmap$top.dout12)",
    "    Object: dout12",
    "      Parameter",
    "      Property",
    "        Rule O_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: O_DDR (o_ddr12)",
    "    Object: dout12",
    "      Parameter",
    "        Rule O_DDR",
    "          Match",
    "      Property",
    "  Module: BOOT_CLOCK (boot_clock)",
    "    Object: BOOT_CLOCK#0",
    "      Parameter",
    "        Rule BOOT_CLOCK",
    "          Mismatch",
    "      Property",
    "  Module: I_BUF (i_buf30)",
    "    Object: clk30",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: CLK_BUF (clk_buf30)",
    "    Object: clk30",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "        Rule CLK_BUF.ROOT_BANK_CLKMUX",
    "          Mismatch",
    "        Rule CLK_BUF.ROOT_MUX",
    "          Mismatch",
    "  Module: I_BUF (i_buf31)",
    "    Object: clk31",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Match",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: CLK_BUF (clk_buf31)",
    "    Object: clk31",
    "      Parameter",
    "      Property",
    "        Rule CLK_BUF.GBOX_TOP",
    "          Match",
    "        Rule CLK_BUF.ROOT_BANK_CLKMUX",
    "          Mismatch",
    "        Rule CLK_BUF.ROOT_MUX",
    "          Mismatch",
    "  Module: I_BUF (i_buf40)",
    "    Object: clk40",
    "      Parameter",
    "        Rule I_BUF.WEAK_KEEPER",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF.IOSTANDARD",
    "          Mismatch",
    "  Module: I_BUF_DS (i_buf_ds30)",
    "    Object: din30_n",
    "      Parameter",
    "        Rule I_BUF_DS.DIFFERENTIAL_TERMINATION",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "    Object: din30_p",
    "      Parameter",
    "        Rule I_BUF_DS.DIFFERENTIAL_TERMINATION",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr30)",
    "    Object: din30_n",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "    Object: din30_p",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "  Module: I_BUF_DS (i_buf_ds31)",
    "    Object: din31_n",
    "      Parameter",
    "        Rule I_BUF_DS.DIFFERENTIAL_TERMINATION",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "    Object: din31_p",
    "      Parameter",
    "        Rule I_BUF_DS.DIFFERENTIAL_TERMINATION",
    "          Mismatch",
    "      Property",
    "        Rule I_BUF_DS.IOSTANDARD",
    "          Mismatch",
    "  Module: I_DDR (i_ddr31)",
    "    Object: din31_n",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "    Object: din31_p",
    "      Parameter",
    "        Rule I_DDR",
    "          Match",
    "      Property",
    "Warning: Generated IO bitstream is invalid"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk00",
      "linked_object" : "clk00",
      "linked_objects" : {
        "clk00" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "clk00",
        "O" : "$iopadmap$clk00"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf00",
      "linked_object" : "clk00",
      "linked_objects" : {
        "clk00" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          },
          "config_attributes" : [
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_fclk_mux_all",
              "cfg_rx_fclkio_sel_B_0" : "0"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_fclk_mux_all",
              "cfg_rxclk_phase_sel_B_0" : "1"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_fclk_mux_all",
              "cfg_vco_clk_sel_B_0" : "0"
            },
            {
              "CLK_BUF" : "GBOX_TOP_SRC==DEFAULT"
            },
            {
              "CLK_BUF" : "ROOT_BANK_SRC==A --#MUX=18",
              "__mapped_name__" : "__parent__.u_gbox_root_bank_clkmux_0",
              "__name__" : "__parent__.__name__"
            },
            {
              "ROOT_MUX_SEL" : "0",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_0"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk00",
        "O" : "clkbuf00"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
        "O" : [
          "i_ddr00"
        ]
      },
      "route_clock_result" : {
        "O" : [
          "Use FCLK: hp_fclk_0_B"
        ]
      },
      "errors" : [
      ],
      "__AB__" : "A",
      "__ROOT_BANK_MUX__" : "18",
      "__ROOT_MUX__" : "0",
      "__bank__" : "0",
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__clock_pin_is_valid__,__check_fabric_clock_resource__,__update_fabric_clock_resource__"
    },
    {
      "module" : "PLL",
      "name" : "pll00",
      "linked_object" : "clk00",
      "linked_objects" : {
        "clk00" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "1",
            "OUT1_ROUTE_TO_FABRIC_CLK" : "2",
            "OUT2_ROUTE_TO_FABRIC_CLK" : "3",
            "OUT3_ROUTE_TO_FABRIC_CLK" : "4"
          },
          "config_attributes" : [
            {
              "__location__" : "u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
              "cfg_rx_fclkio_sel_B_0" : "0"
            },
            {
              "__location__" : "u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
              "cfg_rxclk_phase_sel_B_0" : "0"
            },
            {
              "__location__" : "u_GBOX_HV_40X2_VL.u_gbox_fclk_mux_all",
              "cfg_vco_clk_sel_B_0" : "1"
            },
            {
              "PLL" : "PLL_SRC==DEFAULT",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
              "pll_FBDIV" : "16"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
              "pll_PLLEN" : "1"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
              "pll_POSTDIV1" : "2"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
              "pll_POSTDIV2" : "2"
            },
            {
              "__location__" : "u_GBOX_HP_40X2.u_gbox_PLLTS16FFCFRACF_0",
              "pll_REFDIV" : "1"
            },
            {
              "PLL" : "PLLREF_SRC==HP --#PIN=0 --#BANK=0 --#DIV=0",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_pll_refmux_0"
            },
            {
              "ROOT_MUX_SEL" : "32",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_1"
            },
            {
              "ROOT_MUX_SEL" : "33",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_2"
            },
            {
              "ROOT_MUX_SEL" : "34",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_3"
            },
            {
              "ROOT_MUX_SEL" : "35",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_4"
            }
          ]
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf00",
        "CLK_OUT" : "pll00_clk1",
        "CLK_OUT_DIV2" : "pll00_clk2",
        "CLK_OUT_DIV3" : "pll00_clk3",
        "CLK_OUT_DIV4" : "pll00_clk4"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK" : "1",
        "OUT1_ROUTE_TO_FABRIC_CLK" : "2",
        "OUT2_ROUTE_TO_FABRIC_CLK" : "3",
        "OUT3_ROUTE_TO_FABRIC_CLK" : "4",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr01"
        ]
      },
      "route_clock_result" : {
        "CLK_OUT" : [
          "Use FCLK: hvl_fclk_0_B"
        ]
      },
      "errors" : [
      ],
      "__BANK__" : "0",
      "__DIV__" : "0",
      "__PIN__" : "0",
      "__SRC__" : "HP",
      "__pll_enable__" : "1",
      "__pll_resource__" : "0",
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pll_clock_pin_is_valid__,__check_fabric_clock_resource__,__check_pll_parameter__,__check_pll_clock_pin_resource__,__update_fabric_clock_resource__"
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk10",
      "linked_object" : "clk10",
      "linked_objects" : {
        "clk10" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "clk10",
        "O" : "$iopadmap$clk10"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf10",
      "linked_object" : "clk10",
      "linked_objects" : {
        "clk10" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "5"
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk10",
        "O" : "clkbuf10"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "5"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "O" : [
          "i_ddr10",
          "i_ddr11",
          "i_ddr12"
        ]
      },
      "route_clock_result" : {
        "O" : [
          "Not able to route clock-capable pin clk_buf10 (location:HR_1_CC_18_9P) to gearbox module i_ddr10 clock. Reason: Module usage is invalid in the first place",
          "Not able to route clock-capable pin clk_buf10 (location:HR_1_CC_18_9P) to gearbox module i_ddr11 clock (module:I_DDR) (location:HR_5_2_1P). Reason: They are not in same physical bank",
          "Not able to route clock-capable pin clk_buf10 (location:HR_1_CC_18_9P) to gearbox module i_ddr12 clock (module:I_DDR) (location:HR_1_22_11P). Reason: Attemp to use FCLK: hvl_fclk_0_B, but it had been used by PLL:HP_1_CC_18_9P"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail to route the clock"
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk20",
      "linked_object" : "clk20",
      "linked_objects" : {
        "clk20" : {
          "location" : "HP_1_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "clk20",
        "O" : "$iopadmap$clk20"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:265:execute$706",
      "linked_object" : "clk20",
      "linked_objects" : {
        "clk20" : {
          "location" : "HP_1_CC_38_19P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "6"
          },
          "config_attributes" : [
            {
              "CLK_BUF" : "GBOX_TOP_SRC==DEFAULT"
            },
            {
              "CLK_BUF" : "ROOT_BANK_SRC==B --#MUX=18",
              "__mapped_name__" : "__parent__.u_gbox_root_bank_clkmux_0",
              "__name__" : "__parent__.__name__"
            },
            {
              "ROOT_MUX_SEL" : "1",
              "__location__" : "u_GBOX_HP_40X2.u_gbox_clkmux_52x1_left_6"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk20",
        "O" : "$auto$clkbufmap.cc:298:execute$708"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "6"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__AB__" : "B",
      "__ROOT_BANK_MUX__" : "18",
      "__ROOT_MUX__" : "1",
      "__bank__" : "0",
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__clock_pin_is_valid__,__check_fabric_clock_resource__,__update_fabric_clock_resource__"
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.clk_out",
      "linked_object" : "clk_out",
      "linked_objects" : {
        "clk_out" : {
          "location" : "HR_2_8_4P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk_out",
        "O" : "clk_out"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_SERDES_CLK"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "O_SERDES_CLK",
      "name" : "o_serdes_clk",
      "linked_object" : "clk_out",
      "linked_objects" : {
        "clk_out" : {
          "location" : "HR_2_8_4P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "TX_CLK_PHASE" : "TX_phase_270"
            },
            {
              "O_SERDES_CLK" : "DDR_MODE==SDR"
            }
          ]
        }
      },
      "connectivity" : {
        "OUTPUT_CLK" : "$iopadmap$clk_out",
        "PLL_CLK" : "clkbuf40"
      },
      "parameters" : {
        "CLOCK_PHASE" : "270",
        "DATA_RATE" : "SDR"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__check_data_rate_parameter__,__check_clock_phase_parameter__"
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.clk_out_osc",
      "linked_object" : "clk_out_osc",
      "linked_objects" : {
        "clk_out_osc" : {
          "location" : "HR_2_9_4N",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk_out_osc",
        "O" : "clk_out_osc"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_SERDES_CLK"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Invalidated because other instance in the chain is invalid"
    },
    {
      "module" : "O_SERDES_CLK",
      "name" : "o_serdes_clk_osc",
      "linked_object" : "clk_out_osc",
      "linked_objects" : {
        "clk_out_osc" : {
          "location" : "HR_2_9_4N",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "OUTPUT_CLK" : "$iopadmap$clk_out_osc",
        "PLL_CLK" : "osc"
      },
      "parameters" : {
        "CLOCK_PHASE" : "180",
        "DATA_RATE" : "DDR"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
        "Not able to route signal \\osc to port \\PLL_CLK"
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail:internal_error"
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din00",
      "linked_object" : "din00",
      "linked_objects" : {
        "din00" : {
          "location" : "HP_1_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "din00",
        "O" : "$iopadmap$din00"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr00",
      "linked_object" : "din00",
      "linked_objects" : {
        "din00" : {
          "location" : "HP_1_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf00",
        "D" : "$iopadmap$din00"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din01",
      "linked_object" : "din01",
      "linked_objects" : {
        "din01" : {
          "location" : "HR_1_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "din01",
        "O" : "$iopadmap$din01"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr01",
      "linked_object" : "din01",
      "linked_objects" : {
        "din01" : {
          "location" : "HR_1_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pll00_clk1",
        "D" : "$iopadmap$din01"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din10",
      "linked_object" : "din10",
      "linked_objects" : {
        "din10" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "din10",
        "O" : "$iopadmap$din10"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail:__pin_is_valid__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr10",
      "linked_object" : "din10",
      "linked_objects" : {
        "din10" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "D" : "$iopadmap$din10"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Invalidated because other instance in the chain is invalid"
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din11",
      "linked_object" : "din11",
      "linked_objects" : {
        "din11" : {
          "location" : "HR_5_2_1P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "din11",
        "O" : "$iopadmap$din11"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr11",
      "linked_object" : "din11",
      "linked_objects" : {
        "din11" : {
          "location" : "HR_5_2_1P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "D" : "$iopadmap$din11"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din12",
      "linked_object" : "din12",
      "linked_objects" : {
        "din12" : {
          "location" : "HR_1_22_11P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "din12",
        "O" : "$iopadmap$din12"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr12",
      "linked_object" : "din12",
      "linked_objects" : {
        "din12" : {
          "location" : "HR_1_22_11P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "D" : "$iopadmap$din12"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din20",
      "linked_object" : "din20",
      "linked_objects" : {
        "din20" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "din20",
        "O" : "$iopadmap$din20"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail:__pin_is_valid__"
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc0",
      "linked_object" : "dinosc0",
      "linked_objects" : {
        "dinosc0" : {
          "location" : "HR_2_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "dinosc0",
        "O" : "$iopadmap$dinosc0"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc0",
      "linked_object" : "dinosc0",
      "linked_objects" : {
        "dinosc0" : {
          "location" : "HR_2_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pllosc0_clk0",
        "D" : "$iopadmap$dinosc0"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc1",
      "linked_object" : "dinosc1",
      "linked_objects" : {
        "dinosc1" : {
          "location" : "HR_5_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "dinosc1",
        "O" : "$iopadmap$dinosc1"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc1",
      "linked_object" : "dinosc1",
      "linked_objects" : {
        "dinosc1" : {
          "location" : "HR_5_20_10P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pllosc0_clk0",
        "D" : "$iopadmap$dinosc1"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc2",
      "linked_object" : "dinosc2",
      "linked_objects" : {
        "dinosc2" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "dinosc2",
        "O" : "$iopadmap$dinosc2"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail:__pin_is_valid__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc2",
      "linked_object" : "dinosc2",
      "linked_objects" : {
        "dinosc2" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "C" : "pllosc0_clk0",
        "D" : "$iopadmap$dinosc2"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Invalidated because other instance in the chain is invalid"
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc3",
      "linked_object" : "dinosc3",
      "linked_objects" : {
        "dinosc3" : {
          "location" : "HR_5_21_10N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "dinosc3",
        "O" : "$iopadmap$dinosc3"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc3",
      "linked_object" : "dinosc3",
      "linked_objects" : {
        "dinosc3" : {
          "location" : "HR_5_21_10N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pllosc1_clk1",
        "D" : "$iopadmap$dinosc3"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.dinosc4",
      "linked_object" : "dinosc4",
      "linked_objects" : {
        "dinosc4" : {
          "location" : "HR_1_30_15P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "dinosc4",
        "O" : "$iopadmap$dinosc4"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr_osc4",
      "linked_object" : "dinosc4",
      "linked_objects" : {
        "dinosc4" : {
          "location" : "HR_1_30_15P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pllosc2_clk0",
        "D" : "$iopadmap$dinosc4"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dinoutosc",
      "linked_object" : "dinoutosc",
      "linked_objects" : {
        "dinoutosc" : {
          "location" : "HR_2_22_11P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dinoutosc",
        "O" : "dinoutosc"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout00",
      "linked_object" : "dout00",
      "linked_objects" : {
        "dout00" : {
          "location" : "HP_1_21_10N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout00",
        "O" : "dout00"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr00",
      "linked_object" : "dout00",
      "linked_objects" : {
        "dout00" : {
          "location" : "HP_1_21_10N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf00",
        "Q" : "$iopadmap$dout00"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout01",
      "linked_object" : "dout01",
      "linked_objects" : {
        "dout01" : {
          "location" : "HR_1_21_10N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout01",
        "O" : "dout01"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr01",
      "linked_object" : "dout01",
      "linked_objects" : {
        "dout01" : {
          "location" : "HR_1_21_10N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pll00_clk1",
        "Q" : "$iopadmap$dout01"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout10",
      "linked_object" : "dout10",
      "linked_objects" : {
        "dout10" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout10",
        "O" : "dout10"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail:__pin_is_valid__"
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr10",
      "linked_object" : "dout10",
      "linked_objects" : {
        "dout10" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "Q" : "$iopadmap$dout10"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Invalidated because other instance in the chain is invalid"
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout11",
      "linked_object" : "dout11",
      "linked_objects" : {
        "dout11" : {
          "location" : "HR_5_3_1N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout11",
        "O" : "dout11"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr11",
      "linked_object" : "dout11",
      "linked_objects" : {
        "dout11" : {
          "location" : "HR_5_3_1N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "Q" : "$iopadmap$dout11"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout12",
      "linked_object" : "dout12",
      "linked_objects" : {
        "dout12" : {
          "location" : "HR_1_23_11N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout12",
        "O" : "dout12"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr12",
      "linked_object" : "dout12",
      "linked_objects" : {
        "dout12" : {
          "location" : "HR_1_23_11N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "O_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "clkbuf10",
        "Q" : "$iopadmap$dout12"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout20",
      "linked_object" : "dout20",
      "linked_objects" : {
        "dout20" : {
          "location" : "",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout20",
        "O" : "dout20"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail:__pin_is_valid__"
    },
    {
      "module" : "BOOT_CLOCK",
      "name" : "boot_clock",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "O" : "osc"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "PLL",
        "PLL",
        "PLL"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__check_boot_clock_resource__"
    },
    {
      "module" : "PLL",
      "name" : "pllosc0",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT" : "pllosc0_clk0"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr_osc0",
          "i_ddr_osc1",
          "i_ddr_osc2"
        ]
      },
      "route_clock_result" : {
        "CLK_OUT" : [
          "Use FCLK: hvl_fclk_1_B",
          "Not able to route clock-capable pin pllosc0 (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc1 clock (module:I_DDR) (location:HR_5_20_10P). Reason: A single PLL instance cannot route from both PLL #0 and PLL#1. You need to explicitely instantiate two PLLs",
          "Not able to route PLL pllosc0 Port CLK_OUT (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc2 clock. Reason: Module usage is invalid in the first place"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail to route the clock"
    },
    {
      "module" : "PLL",
      "name" : "pllosc1",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT_DIV2" : "pllosc1_clk1"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT_DIV2" : [
          "i_ddr_osc3"
        ]
      },
      "route_clock_result" : {
        "CLK_OUT_DIV2" : [
          "Not able to route PLL pllosc1 Port CLK_OUT_DIV2 (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc3 clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail to route the clock"
    },
    {
      "module" : "PLL",
      "name" : "pllosc2",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "__SKIP_LOCATION_CHECK__:BOOT_CLOCK#0",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT" : "pllosc2_clk0"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr_osc4"
        ]
      },
      "route_clock_result" : {
        "CLK_OUT" : [
          "Not able to route clock-capable pin pllosc2 (location:BOOT_CLOCK#0) to gearbox module i_ddr_osc4 clock (module:I_DDR) (location:HR_1_30_15P). Reason: Attemp to use FCLK: hvl_fclk_0_B, but it had been used by PLL:HP_1_CC_18_9P"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail to route the clock"
    },
    {
      "module" : "I_BUF",
      "name" : "i_buf30",
      "linked_object" : "clk30",
      "linked_objects" : {
        "clk30" : {
          "location" : "HR_1_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "clk30",
        "O" : "ibuf30"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf30",
      "linked_object" : "clk30",
      "linked_objects" : {
        "clk30" : {
          "location" : "HR_1_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "CLK_BUF" : "GBOX_TOP_SRC==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "ibuf30",
        "O" : "clkbuf30"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__clock_pin_is_valid__,__check_fabric_clock_resource__,__update_fabric_clock_resource__"
    },
    {
      "module" : "PLL",
      "name" : "pll30",
      "linked_object" : "clk30",
      "linked_objects" : {
        "clk30" : {
          "location" : "HR_1_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf30",
        "CLK_OUT" : "pll30_clk"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr30"
        ]
      },
      "route_clock_result" : {
        "CLK_OUT" : [
          "Use FCLK: hvl_fclk_1_A"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Cannot fit in any Pin/FCLK/PLL resource"
    },
    {
      "module" : "I_BUF",
      "name" : "i_buf31",
      "linked_object" : "clk31",
      "linked_objects" : {
        "clk31" : {
          "location" : "HR_3_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==NONE"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "clk31",
        "O" : "ibuf31"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf31",
      "linked_object" : "clk31",
      "linked_objects" : {
        "clk31" : {
          "location" : "HR_3_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "CLK_BUF" : "GBOX_TOP_SRC==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "ibuf31",
        "O" : "clkbuf31"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__clock_pin_is_valid__,__check_fabric_clock_resource__,__update_fabric_clock_resource__"
    },
    {
      "module" : "PLL",
      "name" : "pll31",
      "linked_object" : "clk31",
      "linked_objects" : {
        "clk31" : {
          "location" : "HR_3_CC_38_19P",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "7"
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "CLK_IN" : "clkbuf31",
        "CLK_OUT" : "pll31_clk"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "FALSE",
        "OUT0_ROUTE_TO_FABRIC_CLK" : "7",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_ddr31"
        ]
      },
      "route_clock_result" : {
        "CLK_OUT" : [
          "Not able to route PLL pll31 Port CLK_OUT (location:HR_3_CC_38_19P) to gearbox module i_ddr31 clock (module:I_DDR) (location:HR_2_3_1N). Reason: PLL #1 (needed by HVR) cannot route to HVL"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail to route the clock"
    },
    {
      "module" : "I_BUF",
      "name" : "i_buf40",
      "linked_object" : "clk40",
      "linked_objects" : {
        "clk40" : {
          "location" : "HR_2_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_BUF" : "WEAK_KEEPER==DEFAULT"
            },
            {
              "I_BUF" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I" : "clk40",
        "O" : "ibuf40"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__pin_is_valid__,__check_pin_resource__"
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf40",
      "linked_object" : "clk40",
      "linked_objects" : {
        "clk40" : {
          "location" : "HR_2_CC_38_19P",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "ibuf40",
        "O" : "clkbuf40"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "O" : [
          "o_serdes_clk"
        ]
      },
      "route_clock_result" : {
        "O" : [
          "Not able to route clock-capable pin clk_buf40 (location:HR_2_CC_38_19P) to gearbox module o_serdes_clk clock (module:O_SERDES_CLK) (location:HR_2_8_4P). Reason: Attemp to use FCLK: hvl_fclk_1_A, but it had been used by PLL:HR_1_CC_38_19P"
        ]
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Fail to route the clock"
    },
    {
      "module" : "I_BUF_DS",
      "name" : "i_buf_ds30",
      "linked_object" : "din30_n+din30_p",
      "linked_objects" : {
        "din30_n" : {
          "location" : "HR_2_1_0N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "DFODTEN" : "DF_odt_enable"
            },
            {
              "I_BUF_DS" : "IOSTANDARD==DEFAULT"
            }
          ]
        },
        "din30_p" : {
          "location" : "HR_2_0_0P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "DFODTEN" : "DF_odt_enable"
            },
            {
              "I_BUF_DS" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I_N" : "din30_n",
        "I_P" : "din30_p",
        "O" : "din30_ds"
      },
      "parameters" : {
        "DIFFERENTIAL_TERMINATION" : "TRUE",
        "IOSTANDARD" : "DEFAULT",
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__ds_pin_is_valid__,__pin_is_differential__,__check_ds_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr30",
      "linked_object" : "din30_n+din30_p",
      "linked_objects" : {
        "din30_n" : {
          "location" : "HR_2_1_0N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        },
        "din30_p" : {
          "location" : "HR_2_0_0P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pll30_clk",
        "D" : "din30_ds"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "I_BUF_DS",
      "name" : "i_buf_ds31",
      "linked_object" : "din31_n+din31_p",
      "linked_objects" : {
        "din31_n" : {
          "location" : "HR_2_3_1N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "DFODTEN" : "DF_odt_enable"
            },
            {
              "I_BUF_DS" : "IOSTANDARD==DEFAULT"
            }
          ]
        },
        "din31_p" : {
          "location" : "HR_2_2_1P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "DFODTEN" : "DF_odt_enable"
            },
            {
              "I_BUF_DS" : "IOSTANDARD==DEFAULT"
            }
          ]
        }
      },
      "connectivity" : {
        "I_N" : "din31_n",
        "I_P" : "din31_p",
        "O" : "din31_ds"
      },
      "parameters" : {
        "DIFFERENTIAL_TERMINATION" : "TRUE",
        "IOSTANDARD" : "DEFAULT",
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : "Pass:__ds_pin_is_valid__,__pin_is_differential__,__check_ds_pin_resource__"
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr31",
      "linked_object" : "din31_n+din31_p",
      "linked_objects" : {
        "din31_n" : {
          "location" : "HR_2_3_1N",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        },
        "din31_p" : {
          "location" : "HR_2_2_1P",
          "properties" : {
          },
          "config_attributes" : [
            {
              "I_DDR" : "MODE==DDR"
            }
          ]
        }
      },
      "connectivity" : {
        "C" : "pll31_clk",
        "D" : "din31_ds"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "TRUE",
      "__validation_msg__" : ""
    },
    {
      "module" : "O_BUF_DS",
      "name" : "o_buf_ds",
      "linked_object" : "dout30_n+dout30_p",
      "linked_objects" : {
        "dout30_n" : {
          "location" : "HR_2_7_3N",
          "properties" : {
          },
          "config_attributes" : [
          ]
        },
        "dout30_p" : {
          "location" : "HR_2_4_2P",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "I" : "dout_oddr3x",
        "O_N" : "dout30_n",
        "O_P" : "dout30_p"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Pass:__ds_pin_is_valid__;Fail:__pin_is_differential__"
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr3x",
      "linked_object" : "dout30_n+dout30_p",
      "linked_objects" : {
        "dout30_n" : {
          "location" : "HR_2_7_3N",
          "properties" : {
          },
          "config_attributes" : [
          ]
        },
        "dout30_p" : {
          "location" : "HR_2_4_2P",
          "properties" : {
          },
          "config_attributes" : [
          ]
        }
      },
      "connectivity" : {
        "C" : "pll31_clk",
        "Q" : "dout_oddr3x"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "route_clock_result" : {
      },
      "errors" : [
      ],
      "__validation__" : "FALSE",
      "__validation_msg__" : "Invalidated because other instance in the chain is invalid"
    }
  ]
}
