Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 02:40:18 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (154)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (154)
--------------------------------
 There are 154 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.945        0.000                      0                 1870        0.117        0.000                      0                 1870        4.020        0.000                       0                  1284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.945        0.000                      0                 1870        0.117        0.000                      0                 1870        4.020        0.000                       0                  1284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 3.133ns (44.744%)  route 3.869ns (55.256%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.654     7.676    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.299     7.975 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.975    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 3.133ns (44.772%)  route 3.865ns (55.228%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.650     7.672    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y62         LUT4 (Prop_lut4_I2_O)        0.299     7.971 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y62         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  2.950    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 3.133ns (45.216%)  route 3.796ns (54.784%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.581     7.603    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.902 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.902    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y66         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 3.133ns (45.838%)  route 3.702ns (54.162%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.487     7.509    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.299     7.808 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.808    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 3.133ns (45.867%)  route 3.698ns (54.133%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.483     7.505    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.299     7.804 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.804    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X48Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.133ns (46.131%)  route 3.658ns (53.869%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.443     7.465    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.764 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.764    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X48Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 3.133ns (46.161%)  route 3.654ns (53.839%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.439     7.461    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.760 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000     7.760    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[27]_i_1_n_0
    SLICE_X48Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 3.133ns (46.242%)  route 3.642ns (53.758%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.427     7.449    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y67         LUT4 (Prop_lut4_I2_O)        0.299     7.748 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[22]_i_1/O
                         net (fo=1, routed)           0.000     7.748    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[22]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 3.133ns (46.272%)  route 3.638ns (53.728%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.423     7.445    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y67         LUT4 (Prop_lut4_I2_O)        0.299     7.744 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     7.744    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X48Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 3.133ns (46.301%)  route 3.634ns (53.699%))
  Logic Levels:           17  (CARRY4=15 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.973     0.973    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y64         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=105, routed)         2.206     3.635    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124     3.759 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.309 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.423    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.537    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.651    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.765 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.765    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.879 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.879    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.993 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.993    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.107 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.107    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.221 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.458    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.572    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.686    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.800    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.022 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.418     7.441    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.740 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.740    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X48Y66         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.924    10.924    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y66         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y61         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[15]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/remd[15]
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[39]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/remd[39]
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y69         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[47]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/remd[47]
    SLICE_X54Y69         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y69         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[47]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y72         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[59]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/remd[59]
    SLICE_X54Y72         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y72         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[59]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y61         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/remd[12]
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y61         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[36]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/remd[36]
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[36]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y69         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[44]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/remd[44]
    SLICE_X54Y69         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y69         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[44]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X55Y72         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/remd_reg[56]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/remd[56]
    SLICE_X54Y72         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y72         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[56]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/srem_ln26_reg_508_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/dividend0_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/dividend0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/ap_clk
    SLICE_X52Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/dividend0_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/dividend0_reg[36]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/dividend0_reg[63]_0[36]
    SLICE_X53Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/dividend0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y68         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/dividend0_reg[36]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/dividend0_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln26_reg_431_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/dividend0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y54         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln26_reg_431_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln26_reg_431_reg[10]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/dividend0_reg[63]_0[10]
    SLICE_X61Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/dividend0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1285, unset)         0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/ap_clk
    SLICE_X61Y54         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/dividend0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/dividend0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y24   bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y22   bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y20   bd_0_i/hls_inst/inst/mul_mul_16s_16ns_32_4_1_U5/fn1_mul_mul_16s_16ns_32_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y55  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y50  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y57  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y52  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y57  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y52  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y58  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[12]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y55  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y50  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[0]__0/C
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/srem_64ns_8ns_64_68_seq_1_U1/fn1_srem_64ns_8ns_64_68_seq_1_div_U/fn1_srem_64ns_8ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/udiv_64ns_31ns_16_68_seq_1_U4/fn1_udiv_64ns_31ns_16_68_seq_1_div_U/fn1_udiv_64ns_31ns_16_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_8ns_64_68_seq_1_U1_fn1_srem_64ns_8ns_64_68_seq_1_div_U_fn1_srem_64ns_8ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y55  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y55  bd_0_i/hls_inst/inst/mul_32s_34ns_64_2_1_U3/fn1_mul_32s_34ns_64_2_1_Multiplier_0_U/p_reg[0]/C



