{
  "module_name": "atl1c_hw.h",
  "hash_id": "9974100a2ee62d02d818100ba57bbc4750b2b8a2206a5a5ebc7d9374bb94985e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/atheros/atl1c/atl1c_hw.h",
  "human_readable_source": " \n \n\n#ifndef _ATL1C_HW_H_\n#define _ATL1C_HW_H_\n\n#include <linux/types.h>\n#include <linux/mii.h>\n\n#define FIELD_GETX(_x, _name)   ((_x) >> (_name##_SHIFT) & (_name##_MASK))\n#define FIELD_SETX(_x, _name, _v) \\\n(((_x) & ~((_name##_MASK) << (_name##_SHIFT))) |\\\n(((_v) & (_name##_MASK)) << (_name##_SHIFT)))\n#define FIELDX(_name, _v) (((_v) & (_name##_MASK)) << (_name##_SHIFT))\n\nstruct atl1c_adapter;\nstruct atl1c_hw;\n\n \nvoid atl1c_phy_disable(struct atl1c_hw *hw);\nvoid atl1c_hw_set_mac_addr(struct atl1c_hw *hw, u8 *mac_addr);\nint atl1c_phy_reset(struct atl1c_hw *hw);\nint atl1c_read_mac_addr(struct atl1c_hw *hw);\nbool atl1c_get_link_status(struct atl1c_hw *hw);\nint atl1c_get_speed_and_duplex(struct atl1c_hw *hw, u16 *speed, u16 *duplex);\nu32 atl1c_hash_mc_addr(struct atl1c_hw *hw, u8 *mc_addr);\nvoid atl1c_hash_set(struct atl1c_hw *hw, u32 hash_value);\nint atl1c_read_phy_reg(struct atl1c_hw *hw, u16 reg_addr, u16 *phy_data);\nint atl1c_write_phy_reg(struct atl1c_hw *hw, u32 reg_addr, u16 phy_data);\nbool atl1c_read_eeprom(struct atl1c_hw *hw, u32 offset, u32 *p_value);\nint atl1c_phy_init(struct atl1c_hw *hw);\nint atl1c_check_eeprom_exist(struct atl1c_hw *hw);\nint atl1c_restart_autoneg(struct atl1c_hw *hw);\nint atl1c_phy_to_ps_link(struct atl1c_hw *hw);\nint atl1c_power_saving(struct atl1c_hw *hw, u32 wufc);\nbool atl1c_wait_mdio_idle(struct atl1c_hw *hw);\nvoid atl1c_stop_phy_polling(struct atl1c_hw *hw);\nvoid atl1c_start_phy_polling(struct atl1c_hw *hw, u16 clk_sel);\nint atl1c_read_phy_core(struct atl1c_hw *hw, bool ext, u8 dev,\n\t\t\tu16 reg, u16 *phy_data);\nint atl1c_write_phy_core(struct atl1c_hw *hw, bool ext, u8 dev,\n\t\t\tu16 reg, u16 phy_data);\nint atl1c_read_phy_ext(struct atl1c_hw *hw, u8 dev_addr,\n\t\t\tu16 reg_addr, u16 *phy_data);\nint atl1c_write_phy_ext(struct atl1c_hw *hw, u8 dev_addr,\n\t\t\tu16 reg_addr, u16 phy_data);\nint atl1c_read_phy_dbg(struct atl1c_hw *hw, u16 reg_addr, u16 *phy_data);\nint atl1c_write_phy_dbg(struct atl1c_hw *hw, u16 reg_addr, u16 phy_data);\nvoid atl1c_post_phy_linkchg(struct atl1c_hw *hw, u16 link_speed);\n\n \n#define PCI_DEVICE_ID_ATTANSIC_L2C      0x1062\n#define PCI_DEVICE_ID_ATTANSIC_L1C      0x1063\n#define PCI_DEVICE_ID_ATHEROS_L2C_B\t0x2060  \n#define PCI_DEVICE_ID_ATHEROS_L2C_B2\t0x2062  \n#define PCI_DEVICE_ID_ATHEROS_L1D\t0x1073  \n#define PCI_DEVICE_ID_ATHEROS_L1D_2_0\t0x1083  \n#define L2CB_V10\t\t\t0xc0\n#define L2CB_V11\t\t\t0xc1\n#define L2CB_V20\t\t\t0xc0\n#define L2CB_V21\t\t\t0xc1\n\n \n#define REG_DEVICE_CAP              \t0x5C\n#define DEVICE_CAP_MAX_PAYLOAD_MASK     0x7\n#define DEVICE_CAP_MAX_PAYLOAD_SHIFT    0\n\n#define DEVICE_CTRL_MAXRRS_MIN\t\t2\n\n#define REG_LINK_CTRL\t\t\t0x68\n#define LINK_CTRL_L0S_EN\t\t0x01\n#define LINK_CTRL_L1_EN\t\t\t0x02\n#define LINK_CTRL_EXT_SYNC\t\t0x80\n\n#define REG_PCIE_IND_ACC_ADDR\t\t0x80\n#define REG_PCIE_IND_ACC_DATA\t\t0x84\n\n#define REG_DEV_SERIALNUM_CTRL\t\t0x200\n#define REG_DEV_MAC_SEL_MASK\t\t0x0  \n#define REG_DEV_MAC_SEL_SHIFT\t\t0\n#define REG_DEV_SERIAL_NUM_EN_MASK\t0x1\n#define REG_DEV_SERIAL_NUM_EN_SHIFT\t1\n\n#define REG_TWSI_CTRL               \t0x218\n#define TWSI_CTLR_FREQ_MASK\t\t0x3UL\n#define TWSI_CTRL_FREQ_SHIFT\t\t24\n#define TWSI_CTRL_FREQ_100K\t\t0\n#define TWSI_CTRL_FREQ_200K\t\t1\n#define TWSI_CTRL_FREQ_300K\t\t2\n#define TWSI_CTRL_FREQ_400K\t\t3\n#define TWSI_CTRL_LD_EXIST\t\tBIT(23)\n#define TWSI_CTRL_HW_LDSTAT\t\tBIT(12)\t \n#define TWSI_CTRL_SW_LDSTART            BIT(11)\n#define TWSI_CTRL_LD_OFFSET_MASK        0xFF\n#define TWSI_CTRL_LD_OFFSET_SHIFT       0\n\n#define REG_PCIE_DEV_MISC_CTRL      \t0x21C\n#define PCIE_DEV_MISC_EXT_PIPE     \t0x2\n#define PCIE_DEV_MISC_RETRY_BUFDIS \t0x1\n#define PCIE_DEV_MISC_SPIROM_EXIST \t0x4\n#define PCIE_DEV_MISC_SERDES_ENDIAN    \t0x8\n#define PCIE_DEV_MISC_SERDES_SEL_DIN   \t0x10\n\n#define REG_PCIE_PHYMISC\t    \t0x1000\n#define PCIE_PHYMISC_FORCE_RCV_DET\tBIT(2)\n#define PCIE_PHYMISC_NFTS_MASK\t\t0xFFUL\n#define PCIE_PHYMISC_NFTS_SHIFT\t\t16\n\n#define REG_PCIE_PHYMISC2\t\t0x1004\n#define PCIE_PHYMISC2_L0S_TH_MASK\t0x3UL\n#define PCIE_PHYMISC2_L0S_TH_SHIFT\t18\n#define L2CB1_PCIE_PHYMISC2_L0S_TH\t3\n#define PCIE_PHYMISC2_CDR_BW_MASK\t0x3UL\n#define PCIE_PHYMISC2_CDR_BW_SHIFT\t16\n#define L2CB1_PCIE_PHYMISC2_CDR_BW\t3\n\n#define REG_TWSI_DEBUG\t\t\t0x1108\n#define TWSI_DEBUG_DEV_EXIST\t\tBIT(29)\n\n#define REG_DMA_DBG\t\t\t0x1114\n#define DMA_DBG_VENDOR_MSG\t\tBIT(0)\n\n#define REG_EEPROM_CTRL\t\t\t0x12C0\n#define EEPROM_CTRL_DATA_HI_MASK\t0xFFFF\n#define EEPROM_CTRL_DATA_HI_SHIFT\t0\n#define EEPROM_CTRL_ADDR_MASK\t\t0x3FF\n#define EEPROM_CTRL_ADDR_SHIFT\t\t16\n#define EEPROM_CTRL_ACK\t\t\t0x40000000\n#define EEPROM_CTRL_RW\t\t\t0x80000000\n\n#define REG_EEPROM_DATA_LO\t\t0x12C4\n\n#define REG_OTP_CTRL\t\t\t0x12F0\n#define OTP_CTRL_CLK_EN\t\t\tBIT(1)\n\n#define REG_PM_CTRL\t\t\t0x12F8\n#define PM_CTRL_HOTRST\t\t\tBIT(31)\n#define PM_CTRL_MAC_ASPM_CHK\t\tBIT(30)\t \n#define PM_CTRL_SA_DLY_EN\t\tBIT(29)\n#define PM_CTRL_L0S_BUFSRX_EN\t\tBIT(28)\n#define PM_CTRL_LCKDET_TIMER_MASK\t0xFUL\n#define PM_CTRL_LCKDET_TIMER_SHIFT\t24\n#define PM_CTRL_LCKDET_TIMER_DEF\t0xC\n#define PM_CTRL_PM_REQ_TIMER_MASK\t0xFUL\n#define PM_CTRL_PM_REQ_TIMER_SHIFT\t20\t \n#define PM_CTRL_PM_REQ_TO_DEF\t\t0xF\n#define PMCTRL_TXL1_AFTER_L0S\t\tBIT(19)\t \n#define L1D_PMCTRL_L1_ENTRY_TM_MASK\t7UL\t \n#define L1D_PMCTRL_L1_ENTRY_TM_SHIFT\t16\n#define L1D_PMCTRL_L1_ENTRY_TM_DIS\t0\n#define L1D_PMCTRL_L1_ENTRY_TM_2US\t1\n#define L1D_PMCTRL_L1_ENTRY_TM_4US\t2\n#define L1D_PMCTRL_L1_ENTRY_TM_8US\t3\n#define L1D_PMCTRL_L1_ENTRY_TM_16US\t4\n#define L1D_PMCTRL_L1_ENTRY_TM_24US\t5\n#define L1D_PMCTRL_L1_ENTRY_TM_32US\t6\n#define L1D_PMCTRL_L1_ENTRY_TM_63US\t7\n#define PM_CTRL_L1_ENTRY_TIMER_MASK\t0xFUL   \n#define PM_CTRL_L1_ENTRY_TIMER_SHIFT\t16\n#define L2CB1_PM_CTRL_L1_ENTRY_TM\t7\n#define L1C_PM_CTRL_L1_ENTRY_TM\t\t0xF\n#define PM_CTRL_RCVR_WT_TIMER\t\tBIT(15)\t \n#define PM_CTRL_CLK_PWM_VER1_1\t\tBIT(14)\t \n#define PM_CTRL_CLK_SWH_L1\t\tBIT(13)\t \n#define PM_CTRL_ASPM_L0S_EN\t\tBIT(12)\n#define PM_CTRL_RXL1_AFTER_L0S\t\tBIT(11)\t \n#define L1D_PMCTRL_L0S_TIMER_MASK\t7UL\t \n#define L1D_PMCTRL_L0S_TIMER_SHIFT\t8\n#define PM_CTRL_L0S_ENTRY_TIMER_MASK\t0xFUL\t \n#define PM_CTRL_L0S_ENTRY_TIMER_SHIFT\t8\n#define PM_CTRL_SERDES_BUFS_RX_L1_EN\tBIT(7)\n#define PM_CTRL_SERDES_PD_EX_L1\t\tBIT(6)\t \n#define PM_CTRL_SERDES_PLL_L1_EN\tBIT(5)\n#define PM_CTRL_SERDES_L1_EN\t\tBIT(4)\n#define PM_CTRL_ASPM_L1_EN\t\tBIT(3)\n#define PM_CTRL_CLK_REQ_EN\t\tBIT(2)\n#define PM_CTRL_RBER_EN\t\t\tBIT(1)\n#define PM_CTRL_SPRSDWER_EN\t\tBIT(0)\n\n#define REG_LTSSM_ID_CTRL\t\t0x12FC\n#define LTSSM_ID_EN_WRO\t\t\t0x1000\n\n\n \n#define REG_MASTER_CTRL\t\t\t0x1400\n#define MASTER_CTRL_OTP_SEL\t\tBIT(31)\n#define MASTER_DEV_NUM_MASK\t\t0x7FUL\n#define MASTER_DEV_NUM_SHIFT\t\t24\n#define MASTER_REV_NUM_MASK\t\t0xFFUL\n#define MASTER_REV_NUM_SHIFT\t\t16\n#define MASTER_CTRL_INT_RDCLR\t\tBIT(14)\n#define MASTER_CTRL_CLK_SEL_DIS\t\tBIT(12)\t \n#define MASTER_CTRL_RX_ITIMER_EN\tBIT(11)\t \n#define MASTER_CTRL_TX_ITIMER_EN\tBIT(10)\t \n#define MASTER_CTRL_MANU_INT\t\tBIT(9)\t \n#define MASTER_CTRL_MANUTIMER_EN\tBIT(8)\n#define MASTER_CTRL_SA_TIMER_EN\t\tBIT(7)\t \n#define MASTER_CTRL_OOB_DIS\t\tBIT(6)\t \n#define MASTER_CTRL_WAKEN_25M\t\tBIT(5)\t \n#define MASTER_CTRL_BERT_START\t\tBIT(4)\n#define MASTER_PCIE_TSTMOD_MASK\t\t3UL\n#define MASTER_PCIE_TSTMOD_SHIFT\t2\n#define MASTER_PCIE_RST\t\t\tBIT(1)\n#define MASTER_CTRL_SOFT_RST\t\tBIT(0)\t \n#define DMA_MAC_RST_TO\t\t\t50\n\n \n#define REG_MANUAL_TIMER_INIT       \t0x1404\n\n \n#define REG_IRQ_MODRT_TIMER_INIT     \t0x1408\n#define IRQ_MODRT_TIMER_MASK\t\t0xffff\n#define IRQ_MODRT_TX_TIMER_SHIFT    \t0\n#define IRQ_MODRT_RX_TIMER_SHIFT\t16\n\n#define REG_GPHY_CTRL               \t0x140C\n#define GPHY_CTRL_ADDR_MASK\t\t0x1FUL\n#define GPHY_CTRL_ADDR_SHIFT\t\t19\n#define GPHY_CTRL_BP_VLTGSW\t\tBIT(18)\n#define GPHY_CTRL_100AB_EN\t\tBIT(17)\n#define GPHY_CTRL_10AB_EN\t\tBIT(16)\n#define GPHY_CTRL_PHY_PLL_BYPASS\tBIT(15)\n#define GPHY_CTRL_PWDOWN_HW\t\tBIT(14)\t \n#define GPHY_CTRL_PHY_PLL_ON\t\tBIT(13)\t \n#define GPHY_CTRL_SEL_ANA_RST\t\tBIT(12)\n#define GPHY_CTRL_HIB_PULSE\t\tBIT(11)\n#define GPHY_CTRL_HIB_EN\t\tBIT(10)\n#define GPHY_CTRL_GIGA_DIS\t\tBIT(9)\n#define GPHY_CTRL_PHY_IDDQ_DIS\t\tBIT(8)\t \n#define GPHY_CTRL_PHY_IDDQ\t\tBIT(7)\t \n#define GPHY_CTRL_LPW_EXIT\t\tBIT(6)\n#define GPHY_CTRL_GATE_25M_EN\t\tBIT(5)\n#define GPHY_CTRL_REV_ANEG\t\tBIT(4)\n#define GPHY_CTRL_ANEG_NOW\t\tBIT(3)\n#define GPHY_CTRL_LED_MODE\t\tBIT(2)\n#define GPHY_CTRL_RTL_MODE\t\tBIT(1)\n#define GPHY_CTRL_EXT_RESET\t\tBIT(0)\t \n#define GPHY_CTRL_EXT_RST_TO\t\t80\t \n#define GPHY_CTRL_CLS\t\t\t(\\\n\tGPHY_CTRL_LED_MODE\t\t|\\\n\tGPHY_CTRL_100AB_EN\t\t|\\\n\tGPHY_CTRL_PHY_PLL_ON)\n\n \n#define REG_IDLE_STATUS\t\t\t0x1410\n#define IDLE_STATUS_SFORCE_MASK\t\t0xFUL\n#define IDLE_STATUS_SFORCE_SHIFT\t14\n#define IDLE_STATUS_CALIB_DONE\t\tBIT(13)\n#define IDLE_STATUS_CALIB_RES_MASK\t0x1FUL\n#define IDLE_STATUS_CALIB_RES_SHIFT\t8\n#define IDLE_STATUS_CALIBERR_MASK\t0xFUL\n#define IDLE_STATUS_CALIBERR_SHIFT\t4\n#define IDLE_STATUS_TXQ_BUSY\t\tBIT(3)\n#define IDLE_STATUS_RXQ_BUSY\t\tBIT(2)\n#define IDLE_STATUS_TXMAC_BUSY\t\tBIT(1)\n#define IDLE_STATUS_RXMAC_BUSY\t\tBIT(0)\n#define IDLE_STATUS_MASK\t\t(\\\n\tIDLE_STATUS_TXQ_BUSY\t\t|\\\n\tIDLE_STATUS_RXQ_BUSY\t\t|\\\n\tIDLE_STATUS_TXMAC_BUSY\t\t|\\\n\tIDLE_STATUS_RXMAC_BUSY)\n\n \n#define REG_MDIO_CTRL           \t0x1414\n#define MDIO_CTRL_MODE_EXT\t\tBIT(30)\n#define MDIO_CTRL_POST_READ\t\tBIT(29)\n#define MDIO_CTRL_AP_EN\t\t\tBIT(28)\n#define MDIO_CTRL_BUSY\t\t\tBIT(27)\n#define MDIO_CTRL_CLK_SEL_MASK\t\t0x7UL\n#define MDIO_CTRL_CLK_SEL_SHIFT\t\t24\n#define MDIO_CTRL_CLK_25_4\t\t0\t \n#define MDIO_CTRL_CLK_25_6\t\t2\n#define MDIO_CTRL_CLK_25_8\t\t3\n#define MDIO_CTRL_CLK_25_10\t\t4\n#define MDIO_CTRL_CLK_25_32\t\t5\n#define MDIO_CTRL_CLK_25_64\t\t6\n#define MDIO_CTRL_CLK_25_128\t\t7\n#define MDIO_CTRL_START\t\t\tBIT(23)\n#define MDIO_CTRL_SPRES_PRMBL\t\tBIT(22)\n#define MDIO_CTRL_OP_READ\t\tBIT(21)\t \n#define MDIO_CTRL_REG_MASK\t\t0x1FUL\n#define MDIO_CTRL_REG_SHIFT\t\t16\n#define MDIO_CTRL_DATA_MASK\t\t0xFFFFUL\n#define MDIO_CTRL_DATA_SHIFT\t\t0\n#define MDIO_MAX_AC_TO\t\t\t120\t \n\n \n#define REG_MDIO_EXTN\t\t\t0x1448\n#define MDIO_EXTN_PORTAD_MASK\t\t0x1FUL\n#define MDIO_EXTN_PORTAD_SHIFT\t\t21\n#define MDIO_EXTN_DEVAD_MASK\t\t0x1FUL\n#define MDIO_EXTN_DEVAD_SHIFT\t\t16\n#define MDIO_EXTN_REG_MASK\t\t0xFFFFUL\n#define MDIO_EXTN_REG_SHIFT\t\t0\n\n \n#define REG_BIST0_CTRL              \t0x141c\n#define BIST0_NOW                   \t0x1\n#define BIST0_SRAM_FAIL             \t0x2  \n#define BIST0_FUSE_FLAG             \t0x4\n\n \n#define REG_BIST1_CTRL\t\t\t0x1420\n#define BIST1_NOW                   \t0x1\n#define BIST1_SRAM_FAIL             \t0x2\n#define BIST1_FUSE_FLAG             \t0x4\n\n \n#define REG_SERDES\t\t\t0x1424\n#define SERDES_PHY_CLK_SLOWDOWN\t\tBIT(18)\n#define SERDES_MAC_CLK_SLOWDOWN\t\tBIT(17)\n#define SERDES_SELFB_PLL_MASK\t\t0x3UL\n#define SERDES_SELFB_PLL_SHIFT\t\t14\n#define SERDES_PHYCLK_SEL_GTX\t\tBIT(13)\t \n#define SERDES_PCIECLK_SEL_SRDS\t\tBIT(12)\t \n#define SERDES_BUFS_RX_EN\t\tBIT(11)\n#define SERDES_PD_RX\t\t\tBIT(10)\n#define SERDES_PLL_EN\t\t\tBIT(9)\n#define SERDES_EN\t\t\tBIT(8)\n#define SERDES_SELFB_PLL_SEL_CSR\tBIT(6)\t \n#define SERDES_SELFB_PLL_CSR_MASK\t0x3UL\n#define SERDES_SELFB_PLL_CSR_SHIFT\t4\n#define SERDES_SELFB_PLL_CSR_4\t\t3\t \n#define SERDES_SELFB_PLL_CSR_0\t\t2\t \n#define SERDES_SELFB_PLL_CSR_12\t\t1\t \n#define SERDES_SELFB_PLL_CSR_18\t\t0\t \n#define SERDES_VCO_SLOW\t\t\tBIT(3)\n#define SERDES_VCO_FAST\t\t\tBIT(2)\n#define SERDES_LOCK_DETECT_EN\t\tBIT(1)\n#define SERDES_LOCK_DETECT\t\tBIT(0)\n\n#define REG_LPI_DECISN_TIMER            0x143C\n#define L2CB_LPI_DESISN_TIMER\t\t0x7D00\n\n#define REG_LPI_CTRL                    0x1440\n#define LPI_CTRL_CHK_DA\t\t\tBIT(31)\n#define LPI_CTRL_ENH_TO_MASK\t\t0x1FFFUL\n#define LPI_CTRL_ENH_TO_SHIFT\t\t12\n#define LPI_CTRL_ENH_TH_MASK\t\t0x1FUL\n#define LPI_CTRL_ENH_TH_SHIFT\t\t6\n#define LPI_CTRL_ENH_EN\t\t\tBIT(5)\n#define LPI_CTRL_CHK_RX\t\t\tBIT(4)\n#define LPI_CTRL_CHK_STATE\t\tBIT(3)\n#define LPI_CTRL_GMII\t\t\tBIT(2)\n#define LPI_CTRL_TO_PHY\t\t\tBIT(1)\n#define LPI_CTRL_EN\t\t\tBIT(0)\n\n#define REG_LPI_WAIT\t\t\t0x1444\n#define LPI_WAIT_TIMER_MASK\t\t0xFFFFUL\n#define LPI_WAIT_TIMER_SHIFT\t\t0\n\n \n#define REG_MAC_CTRL         \t\t0x1480\n#define MAC_CTRL_SPEED_MODE_SW\t\tBIT(30)  \n#define MAC_CTRL_HASH_ALG_CRC32\t\tBIT(29)  \n#define MAC_CTRL_SINGLE_PAUSE_EN\tBIT(28)\n#define MAC_CTRL_DBG\t\t\tBIT(27)\n#define MAC_CTRL_BC_EN\t\t\tBIT(26)\n#define MAC_CTRL_MC_ALL_EN\t\tBIT(25)\n#define MAC_CTRL_RX_CHKSUM_EN\t\tBIT(24)\n#define MAC_CTRL_TX_HUGE\t\tBIT(23)\n#define MAC_CTRL_DBG_TX_BKPRESURE\tBIT(22)\n#define MAC_CTRL_SPEED_MASK\t\t3UL\n#define MAC_CTRL_SPEED_SHIFT\t\t20\n#define MAC_CTRL_SPEED_10_100\t\t1\n#define MAC_CTRL_SPEED_1000\t\t2\n#define MAC_CTRL_TX_SIMURST\t\tBIT(19)\n#define MAC_CTRL_SCNT\t\t\tBIT(17)\n#define MAC_CTRL_TX_PAUSE\t\tBIT(16)\n#define MAC_CTRL_PROMIS_EN\t\tBIT(15)\n#define MAC_CTRL_RMV_VLAN\t\tBIT(14)\n#define MAC_CTRL_PRMLEN_MASK\t\t0xFUL\n#define MAC_CTRL_PRMLEN_SHIFT\t\t10\n#define MAC_CTRL_HUGE_EN\t\tBIT(9)\n#define MAC_CTRL_LENCHK\t\t\tBIT(8)\n#define MAC_CTRL_PAD\t\t\tBIT(7)\n#define MAC_CTRL_ADD_CRC\t\tBIT(6)\n#define MAC_CTRL_DUPLX\t\t\tBIT(5)\n#define MAC_CTRL_LOOPBACK\t\tBIT(4)\n#define MAC_CTRL_RX_FLOW\t\tBIT(3)\n#define MAC_CTRL_TX_FLOW\t\tBIT(2)\n#define MAC_CTRL_RX_EN\t\t\tBIT(1)\n#define MAC_CTRL_TX_EN\t\t\tBIT(0)\n\n \n#define REG_MAC_IPG_IFG             \t0x1484\n#define MAC_IPG_IFG_IPGT_SHIFT      \t0 \t \n#define MAC_IPG_IFG_IPGT_MASK       \t0x7f\n#define MAC_IPG_IFG_MIFG_SHIFT      \t8        \n#define MAC_IPG_IFG_MIFG_MASK       \t0xff  \t \n#define MAC_IPG_IFG_IPGR1_SHIFT     \t16   \t \n#define MAC_IPG_IFG_IPGR1_MASK      \t0x7f\n#define MAC_IPG_IFG_IPGR2_SHIFT     \t24    \t \n#define MAC_IPG_IFG_IPGR2_MASK      \t0x7f\n\n \n#define REG_MAC_STA_ADDR\t\t0x1488\n\n \n#define REG_RX_HASH_TABLE\t\t0x1490\n\n \n#define REG_MAC_HALF_DUPLX_CTRL     \t0x1498\n#define MAC_HALF_DUPLX_CTRL_LCOL_SHIFT  0       \n#define MAC_HALF_DUPLX_CTRL_LCOL_MASK   0x3ff\n#define MAC_HALF_DUPLX_CTRL_RETRY_SHIFT 12\n#define MAC_HALF_DUPLX_CTRL_RETRY_MASK  0xf\n#define MAC_HALF_DUPLX_CTRL_EXC_DEF_EN  0x10000\n#define MAC_HALF_DUPLX_CTRL_NO_BACK_C   0x20000\n#define MAC_HALF_DUPLX_CTRL_NO_BACK_P   0x40000  \n#define MAC_HALF_DUPLX_CTRL_ABEBE        0x80000  \n#define MAC_HALF_DUPLX_CTRL_ABEBT_SHIFT  20       \n#define MAC_HALF_DUPLX_CTRL_ABEBT_MASK   0xf\n#define MAC_HALF_DUPLX_CTRL_JAMIPG_SHIFT 24       \n#define MAC_HALF_DUPLX_CTRL_JAMIPG_MASK  0xf      \n\n \n#define REG_MTU                     \t0x149c\n\n \n#define REG_WOL_CTRL                \t0x14a0\n#define WOL_PT7_MATCH\t\t\tBIT(31)\n#define WOL_PT6_MATCH\t\t\tBIT(30)\n#define WOL_PT5_MATCH\t\t\tBIT(29)\n#define WOL_PT4_MATCH\t\t\tBIT(28)\n#define WOL_PT3_MATCH\t\t\tBIT(27)\n#define WOL_PT2_MATCH\t\t\tBIT(26)\n#define WOL_PT1_MATCH\t\t\tBIT(25)\n#define WOL_PT0_MATCH\t\t\tBIT(24)\n#define WOL_PT7_EN\t\t\tBIT(23)\n#define WOL_PT6_EN\t\t\tBIT(22)\n#define WOL_PT5_EN\t\t\tBIT(21)\n#define WOL_PT4_EN\t\t\tBIT(20)\n#define WOL_PT3_EN\t\t\tBIT(19)\n#define WOL_PT2_EN\t\t\tBIT(18)\n#define WOL_PT1_EN\t\t\tBIT(17)\n#define WOL_PT0_EN\t\t\tBIT(16)\n#define WOL_LNKCHG_ST\t\t\tBIT(10)\n#define WOL_MAGIC_ST\t\t\tBIT(9)\n#define WOL_PATTERN_ST\t\t\tBIT(8)\n#define WOL_OOB_EN\t\t\tBIT(6)\n#define WOL_LINK_CHG_PME_EN\t\tBIT(5)\n#define WOL_LINK_CHG_EN\t\t\tBIT(4)\n#define WOL_MAGIC_PME_EN\t\tBIT(3)\n#define WOL_MAGIC_EN\t\t\tBIT(2)\n#define WOL_PATTERN_PME_EN\t\tBIT(1)\n#define WOL_PATTERN_EN\t\t\tBIT(0)\n\n \n#define REG_WOL_PTLEN1\t\t\t0x14A4\n#define WOL_PTLEN1_3_MASK\t\t0xFFUL\n#define WOL_PTLEN1_3_SHIFT\t\t24\n#define WOL_PTLEN1_2_MASK\t\t0xFFUL\n#define WOL_PTLEN1_2_SHIFT\t\t16\n#define WOL_PTLEN1_1_MASK\t\t0xFFUL\n#define WOL_PTLEN1_1_SHIFT\t\t8\n#define WOL_PTLEN1_0_MASK\t\t0xFFUL\n#define WOL_PTLEN1_0_SHIFT\t\t0\n\n#define REG_WOL_PTLEN2\t\t\t0x14A8\n#define WOL_PTLEN2_7_MASK\t\t0xFFUL\n#define WOL_PTLEN2_7_SHIFT\t\t24\n#define WOL_PTLEN2_6_MASK\t\t0xFFUL\n#define WOL_PTLEN2_6_SHIFT\t\t16\n#define WOL_PTLEN2_5_MASK\t\t0xFFUL\n#define WOL_PTLEN2_5_SHIFT\t\t8\n#define WOL_PTLEN2_4_MASK\t\t0xFFUL\n#define WOL_PTLEN2_4_SHIFT\t\t0\n\n \n#define RFDX_HEAD_ADDR_MASK\t\t0x03FF\n#define RFDX_HARD_ADDR_SHIFT\t\t0\n#define RFDX_TAIL_ADDR_MASK\t\t0x03FF\n#define RFDX_TAIL_ADDR_SHIFT            16\n\n#define REG_SRAM_RFD0_INFO\t\t0x1500\n#define REG_SRAM_RFD1_INFO\t\t0x1504\n#define REG_SRAM_RFD2_INFO\t\t0x1508\n#define\tREG_SRAM_RFD3_INFO\t\t0x150C\n\n#define REG_RFD_NIC_LEN\t\t\t0x1510  \n#define RFD_NIC_LEN_MASK\t\t0x03FF\n\n#define REG_SRAM_TRD_ADDR           \t0x1518\n#define TPD_HEAD_ADDR_MASK\t\t0x03FF\n#define TPD_HEAD_ADDR_SHIFT\t\t0\n#define TPD_TAIL_ADDR_MASK\t\t0x03FF\n#define TPD_TAIL_ADDR_SHIFT\t\t16\n\n#define REG_SRAM_TRD_LEN            \t0x151C  \n#define TPD_NIC_LEN_MASK\t\t0x03FF\n\n#define REG_SRAM_RXF_ADDR          \t0x1520\n#define REG_SRAM_RXF_LEN            \t0x1524\n#define REG_SRAM_TXF_ADDR           \t0x1528\n#define REG_SRAM_TXF_LEN            \t0x152C\n#define REG_SRAM_TCPH_ADDR          \t0x1530\n#define REG_SRAM_PKTH_ADDR          \t0x1532\n\n \n#define REG_LOAD_PTR                \t0x1534\n\n \n#define REG_RX_BASE_ADDR_HI\t\t0x1540\n#define REG_TX_BASE_ADDR_HI\t\t0x1544\n#define REG_RFD0_HEAD_ADDR_LO\t\t0x1550\n#define REG_RFD1_HEAD_ADDR_LO          0x1554\n#define REG_RFD2_HEAD_ADDR_LO          0x1558\n#define REG_RFD3_HEAD_ADDR_LO          0x155C\n#define REG_RFD_RING_SIZE\t\t0x1560\n#define RFD_RING_SIZE_MASK\t\t0x0FFF\n#define REG_RX_BUF_SIZE\t\t\t0x1564\n#define RX_BUF_SIZE_MASK\t\t0xFFFF\n#define REG_RRD0_HEAD_ADDR_LO\t\t0x1568\n#define REG_RRD1_HEAD_ADDR_LO          0x156C\n#define REG_RRD2_HEAD_ADDR_LO          0x1570\n#define REG_RRD3_HEAD_ADDR_LO          0x1574\n#define REG_RRD_RING_SIZE\t\t0x1578\n#define RRD_RING_SIZE_MASK\t\t0x0FFF\n#define REG_TPD_PRI1_ADDR_LO\t\t0x157C\n#define REG_TPD_PRI0_ADDR_LO\t\t0x1580\n#define REG_TPD_PRI2_ADDR_LO           0x1F10\n#define REG_TPD_PRI3_ADDR_LO           0x1F14\n\n#define REG_TPD_RING_SIZE\t\t0x1584\n#define TPD_RING_SIZE_MASK\t\t0xFFFF\n\n \n#define REG_TXQ_CTRL\t\t\t0x1590\n#define TXQ_TXF_BURST_NUM_MASK          0xFFFFUL\n#define TXQ_TXF_BURST_NUM_SHIFT\t\t16\n#define L1C_TXQ_TXF_BURST_PREF          0x200\n#define L2CB_TXQ_TXF_BURST_PREF         0x40\n#define TXQ_CTRL_PEDING_CLR             BIT(8)\n#define TXQ_CTRL_LS_8023_EN             BIT(7)\n#define TXQ_CTRL_ENH_MODE               BIT(6)\n#define TXQ_CTRL_EN                     BIT(5)\n#define TXQ_CTRL_IP_OPTION_EN           BIT(4)\n#define TXQ_NUM_TPD_BURST_MASK          0xFUL\n#define TXQ_NUM_TPD_BURST_SHIFT         0\n#define TXQ_NUM_TPD_BURST_DEF           5\n#define TXQ_CFGV\t\t\t(\\\n\tFIELDX(TXQ_NUM_TPD_BURST, TXQ_NUM_TPD_BURST_DEF) |\\\n\tTXQ_CTRL_ENH_MODE |\\\n\tTXQ_CTRL_LS_8023_EN |\\\n\tTXQ_CTRL_IP_OPTION_EN)\n#define L1C_TXQ_CFGV\t\t\t(\\\n\tTXQ_CFGV |\\\n\tFIELDX(TXQ_TXF_BURST_NUM, L1C_TXQ_TXF_BURST_PREF))\n#define L2CB_TXQ_CFGV\t\t\t(\\\n\tTXQ_CFGV |\\\n\tFIELDX(TXQ_TXF_BURST_NUM, L2CB_TXQ_TXF_BURST_PREF))\n\n\n \n#define REG_TX_TSO_OFFLOAD_THRESH\t0x1594  \n#define TX_TSO_OFFLOAD_THRESH_MASK\t0x07FF\n#define MAX_TSO_FRAME_SIZE\t\t(7*1024)\n\n#define\tREG_TXF_WATER_MARK\t\t0x1598  \n#define TXF_WATER_MARK_MASK\t\t0x0FFF\n#define TXF_LOW_WATER_MARK_SHIFT\t0\n#define TXF_HIGH_WATER_MARK_SHIFT \t16\n#define TXQ_CTRL_BURST_MODE_EN\t\t0x80000000\n\n#define REG_THRUPUT_MON_CTRL\t\t0x159C\n#define THRUPUT_MON_RATE_MASK\t\t0x3\n#define THRUPUT_MON_RATE_SHIFT\t\t0\n#define THRUPUT_MON_EN\t\t\t0x80\n\n \n#define REG_RXQ_CTRL                \t0x15A0\n#define ASPM_THRUPUT_LIMIT_MASK\t\t0x3\n#define ASPM_THRUPUT_LIMIT_SHIFT\t0\n#define ASPM_THRUPUT_LIMIT_NO\t\t0x00\n#define ASPM_THRUPUT_LIMIT_1M\t\t0x01\n#define ASPM_THRUPUT_LIMIT_10M\t\t0x02\n#define ASPM_THRUPUT_LIMIT_100M\t\t0x03\n#define IPV6_CHKSUM_CTRL_EN\t\tBIT(7)\n#define RXQ_RFD_BURST_NUM_MASK\t\t0x003F\n#define RXQ_RFD_BURST_NUM_SHIFT\t\t20\n#define RXQ_NUM_RFD_PREF_DEF\t\t8\n#define RSS_MODE_MASK\t\t\t3UL\n#define RSS_MODE_SHIFT\t\t\t26\n#define RSS_MODE_DIS\t\t\t0\n#define RSS_MODE_SQSI\t\t\t1\n#define RSS_MODE_MQSI\t\t\t2\n#define RSS_MODE_MQMI\t\t\t3\n#define RSS_NIP_QUEUE_SEL\t\tBIT(28)  \n#define RRS_HASH_CTRL_EN\t\tBIT(29)\n#define RX_CUT_THRU_EN\t\t\tBIT(30)\n#define RXQ_CTRL_EN\t\t\tBIT(31)\n\n#define REG_RFD_FREE_THRESH\t\t0x15A4\n#define RFD_FREE_THRESH_MASK\t\t0x003F\n#define RFD_FREE_HI_THRESH_SHIFT\t0\n#define RFD_FREE_LO_THRESH_SHIFT\t6\n\n \n#define REG_RXQ_RXF_PAUSE_THRESH    \t0x15A8\n#define RXQ_RXF_PAUSE_TH_HI_SHIFT       0\n#define RXQ_RXF_PAUSE_TH_HI_MASK        0x0FFF\n#define RXQ_RXF_PAUSE_TH_LO_SHIFT       16\n#define RXQ_RXF_PAUSE_TH_LO_MASK        0x0FFF\n\n#define REG_RXD_DMA_CTRL\t\t0x15AC\n#define RXD_DMA_THRESH_MASK\t\t0x0FFF\t \n#define RXD_DMA_THRESH_SHIFT\t\t0\n#define RXD_DMA_DOWN_TIMER_MASK\t\t0xFFFF\n#define RXD_DMA_DOWN_TIMER_SHIFT\t16\n\n \n#define REG_DMA_CTRL\t\t\t0x15C0\n#define DMA_CTRL_SMB_NOW                BIT(31)\n#define DMA_CTRL_WPEND_CLR              BIT(30)\n#define DMA_CTRL_RPEND_CLR              BIT(29)\n#define DMA_CTRL_WDLY_CNT_MASK          0xFUL\n#define DMA_CTRL_WDLY_CNT_SHIFT         16\n#define DMA_CTRL_WDLY_CNT_DEF           4\n#define DMA_CTRL_RDLY_CNT_MASK          0x1FUL\n#define DMA_CTRL_RDLY_CNT_SHIFT         11\n#define DMA_CTRL_RDLY_CNT_DEF           15\n#define DMA_CTRL_RREQ_PRI_DATA          BIT(10)       \n#define DMA_CTRL_WREQ_BLEN_MASK         7UL\n#define DMA_CTRL_WREQ_BLEN_SHIFT        7\n#define DMA_CTRL_RREQ_BLEN_MASK         7UL\n#define DMA_CTRL_RREQ_BLEN_SHIFT        4\n#define L1C_CTRL_DMA_RCB_LEN128         BIT(3)    \n#define DMA_CTRL_RORDER_MODE_MASK       7UL\n#define DMA_CTRL_RORDER_MODE_SHIFT      0\n#define DMA_CTRL_RORDER_MODE_OUT        4\n#define DMA_CTRL_RORDER_MODE_ENHANCE    2\n#define DMA_CTRL_RORDER_MODE_IN         1\n\n \n#define REG_SMB_STAT_TIMER\t\t0x15C4\t \n#define SMB_STAT_TIMER_MASK\t\t0xFFFFFF\n#define REG_TINT_TPD_THRESH             0x15C8  \n\n \n#define MB_RFDX_PROD_IDX_MASK\t\t0xFFFF\n#define REG_MB_RFD0_PROD_IDX\t\t0x15E0\n#define REG_MB_RFD1_PROD_IDX           0x15E4\n#define REG_MB_RFD2_PROD_IDX           0x15E8\n#define REG_MB_RFD3_PROD_IDX           0x15EC\n\n#define REG_TPD_PRI1_PIDX               0x15F0\t \n#define REG_TPD_PRI0_PIDX\t\t0x15F2\t \n#define REG_TPD_PRI1_CIDX\t\t0x15F4\t \n#define REG_TPD_PRI0_CIDX\t\t0x15F6\t \n#define REG_TPD_PRI3_PIDX              0x1F18\n#define REG_TPD_PRI2_PIDX              0x1F1A\n#define REG_TPD_PRI3_CIDX              0x1F1C\n#define REG_TPD_PRI2_CIDX              0x1F1E\n\n\n#define REG_MB_RFD01_CONS_IDX\t\t0x15F8\n#define MB_RFD0_CONS_IDX_MASK\t\t0x0000FFFF\n#define MB_RFD1_CONS_IDX_MASK\t\t0xFFFF0000\n#define REG_MB_RFD23_CONS_IDX          0x15FC\n#define MB_RFD2_CONS_IDX_MASK          0x0000FFFF\n#define MB_RFD3_CONS_IDX_MASK          0xFFFF0000\n\n \n#define REG_ISR    \t\t\t0x1600\n#define ISR_SMB\t\t\t\t0x00000001\n#define ISR_TIMER\t\t\t0x00000002\n \n#define ISR_MANUAL         \t\t0x00000004\n#define ISR_HW_RXF_OV          \t\t0x00000008  \n#define ISR_RFD0_UR\t\t\t0x00000010  \n#define ISR_RFD1_UR\t\t\t0x00000020\n#define ISR_RFD2_UR\t\t\t0x00000040\n#define ISR_RFD3_UR\t\t\t0x00000080\n#define ISR_TXF_UR\t\t\t0x00000100\n#define ISR_DMAR_TO_RST\t\t\t0x00000200\n#define ISR_DMAW_TO_RST\t\t\t0x00000400\n#define ISR_TX_CREDIT\t\t\t0x00000800\n#define ISR_GPHY\t\t\t0x00001000\n \n#define ISR_GPHY_LPW           \t\t0x00002000\n#define ISR_TXQ_TO_RST\t\t\t0x00004000\n#define ISR_TX_PKT_0                   0x00008000\n#define ISR_RX_PKT_0\t\t\t0x00010000\n#define ISR_RX_PKT_1\t\t\t0x00020000\n#define ISR_RX_PKT_2\t\t\t0x00040000\n#define ISR_RX_PKT_3\t\t\t0x00080000\n#define ISR_MAC_RX\t\t\t0x00100000\n#define ISR_MAC_TX\t\t\t0x00200000\n#define ISR_UR_DETECTED\t\t\t0x00400000\n#define ISR_FERR_DETECTED\t\t0x00800000\n#define ISR_NFERR_DETECTED\t\t0x01000000\n#define ISR_CERR_DETECTED\t\t0x02000000\n#define ISR_PHY_LINKDOWN\t\t0x04000000\n#define ISR_TX_PKT_1                   0x10000000\n#define ISR_TX_PKT_2                   0x20000000\n#define ISR_TX_PKT_3                   0x40000000\n#define ISR_DIS_INT\t\t\t0x80000000\n\n \n#define REG_IMR\t\t\t\t0x1604\n\n#define IMR_NORMAL_MASK\t\t(\\\n\t\tISR_MANUAL\t|\\\n\t\tISR_HW_RXF_OV\t|\\\n\t\tISR_RFD0_UR\t|\\\n\t\tISR_TXF_UR\t|\\\n\t\tISR_DMAR_TO_RST\t|\\\n\t\tISR_TXQ_TO_RST  |\\\n\t\tISR_DMAW_TO_RST\t|\\\n\t\tISR_GPHY\t|\\\n\t\tISR_GPHY_LPW    |\\\n\t\tISR_PHY_LINKDOWN)\n\n#define ISR_TX_PKT     (\t\t\t\\\n\tISR_TX_PKT_0    |\t\t\t\\\n\tISR_TX_PKT_1    |\t\t\t\\\n\tISR_TX_PKT_2    |\t\t\t\\\n\tISR_TX_PKT_3)\n\n#define ISR_RX_PKT \t(\\\n\tISR_RX_PKT_0    |\\\n\tISR_RX_PKT_1    |\\\n\tISR_RX_PKT_2    |\\\n\tISR_RX_PKT_3)\n\n#define ISR_OVER\t(\\\n\tISR_RFD0_UR \t|\\\n\tISR_RFD1_UR\t|\\\n\tISR_RFD2_UR\t|\\\n\tISR_RFD3_UR\t|\\\n\tISR_HW_RXF_OV\t|\\\n\tISR_TXF_UR)\n\n#define ISR_ERROR\t(\\\n\tISR_DMAR_TO_RST\t|\\\n\tISR_TXQ_TO_RST  |\\\n\tISR_DMAW_TO_RST\t|\\\n\tISR_PHY_LINKDOWN)\n\n#define REG_INT_RETRIG_TIMER\t\t0x1608\n#define INT_RETRIG_TIMER_MASK\t\t0xFFFF\n\n#define REG_MAC_RX_STATUS_BIN \t\t0x1700\n#define REG_MAC_RX_STATUS_END \t\t0x175c\n#define REG_MAC_TX_STATUS_BIN \t\t0x1760\n#define REG_MAC_TX_STATUS_END \t\t0x17c0\n\n#define REG_CLK_GATING_CTRL\t\t0x1814\n#define CLK_GATING_DMAW_EN\t\t0x0001\n#define CLK_GATING_DMAR_EN\t\t0x0002\n#define CLK_GATING_TXQ_EN\t\t0x0004\n#define CLK_GATING_RXQ_EN\t\t0x0008\n#define CLK_GATING_TXMAC_EN\t\t0x0010\n#define CLK_GATING_RXMAC_EN\t\t0x0020\n\n#define CLK_GATING_EN_ALL\t(CLK_GATING_DMAW_EN |\\\n\t\t\t\t CLK_GATING_DMAR_EN |\\\n\t\t\t\t CLK_GATING_TXQ_EN  |\\\n\t\t\t\t CLK_GATING_RXQ_EN  |\\\n\t\t\t\t CLK_GATING_TXMAC_EN|\\\n\t\t\t\t CLK_GATING_RXMAC_EN)\n\n \n#define REG_DEBUG_DATA0 \t\t0x1900\n#define REG_DEBUG_DATA1 \t\t0x1904\n\n#define REG_MT_MAGIC\t\t\t0x1F00\n#define REG_MT_MODE\t\t\t0x1F04\n#define REG_MT_SPEED\t\t\t0x1F08\n#define REG_MT_VERSION\t\t\t0x1F0C\n\n#define MT_MAGIC\t\t\t0xaabb1234\n#define MT_MODE_4Q\t\t\tBIT(0)\n\n#define L1D_MPW_PHYID1\t\t\t0xD01C   \n#define L1D_MPW_PHYID2\t\t\t0xD01D   \n#define L1D_MPW_PHYID3\t\t\t0xD01E   \n\n\n \n#define ADVERTISE_DEFAULT_CAP \\\n\t(ADVERTISE_ALL | ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)\n\n \n#define GIGA_CR_1000T_REPEATER_DTE\t0x0400   \n\n#define GIGA_CR_1000T_MS_VALUE\t\t0x0800   \n#define GIGA_CR_1000T_MS_ENABLE\t\t0x1000   \n#define GIGA_CR_1000T_TEST_MODE_NORMAL\t0x0000   \n#define GIGA_CR_1000T_TEST_MODE_1\t0x2000   \n#define GIGA_CR_1000T_TEST_MODE_2\t0x4000   \n#define GIGA_CR_1000T_TEST_MODE_3\t0x6000   \n#define GIGA_CR_1000T_TEST_MODE_4\t0x8000\t \n#define GIGA_CR_1000T_SPEED_MASK\t0x0300\n#define GIGA_CR_1000T_DEFAULT_CAP\t0x0300\n\n \n#define MII_GIGA_PSSR\t\t\t0x11\n#define GIGA_PSSR_SPD_DPLX_RESOLVED\t0x0800   \n#define GIGA_PSSR_DPLX\t\t\t0x2000   \n#define GIGA_PSSR_SPEED\t\t\t0xC000   \n#define GIGA_PSSR_10MBS\t\t\t0x0000   \n#define GIGA_PSSR_100MBS\t\t0x4000   \n#define GIGA_PSSR_1000MBS\t\t0x8000   \n\n \n#define MII_IER\t\t\t\t0x12\n#define IER_LINK_UP\t\t\t0x0400\n#define IER_LINK_DOWN\t\t\t0x0800\n\n \n#define MII_ISR\t\t\t\t0x13\n#define ISR_LINK_UP\t\t\t0x0400\n#define ISR_LINK_DOWN\t\t\t0x0800\n\n \n#define MII_CDTC\t\t\t0x16\n#define CDTC_EN_OFF\t\t\t0    \n#define CDTC_EN_BITS\t\t\t1\n#define CDTC_PAIR_OFF\t\t\t8\n#define CDTC_PAIR_BIT\t\t\t2\n\n \n#define MII_CDTS\t\t\t0x1C\n#define CDTS_STATUS_OFF\t\t\t8\n#define CDTS_STATUS_BITS\t\t2\n#define CDTS_STATUS_NORMAL\t\t0\n#define CDTS_STATUS_SHORT\t\t1\n#define CDTS_STATUS_OPEN\t\t2\n#define CDTS_STATUS_INVALID\t\t3\n\n#define MII_DBG_ADDR\t\t\t0x1D\n#define MII_DBG_DATA\t\t\t0x1E\n\n \n\n#define MIIDBG_ANACTRL                  0x00\n#define ANACTRL_CLK125M_DELAY_EN        0x8000\n#define ANACTRL_VCO_FAST                0x4000\n#define ANACTRL_VCO_SLOW                0x2000\n#define ANACTRL_AFE_MODE_EN             0x1000\n#define ANACTRL_LCKDET_PHY              0x800\n#define ANACTRL_LCKDET_EN               0x400\n#define ANACTRL_OEN_125M                0x200\n#define ANACTRL_HBIAS_EN                0x100\n#define ANACTRL_HB_EN                   0x80\n#define ANACTRL_SEL_HSP                 0x40\n#define ANACTRL_CLASSA_EN               0x20\n#define ANACTRL_MANUSWON_SWR_MASK       3U\n#define ANACTRL_MANUSWON_SWR_SHIFT      2\n#define ANACTRL_MANUSWON_SWR_2V         0\n#define ANACTRL_MANUSWON_SWR_1P9V       1\n#define ANACTRL_MANUSWON_SWR_1P8V       2\n#define ANACTRL_MANUSWON_SWR_1P7V       3\n#define ANACTRL_MANUSWON_BW3_4M         0x2\n#define ANACTRL_RESTART_CAL             0x1\n#define ANACTRL_DEF                     0x02EF\n\n#define MIIDBG_SYSMODCTRL               0x04\n#define SYSMODCTRL_IECHOADJ_PFMH_PHY    0x8000\n#define SYSMODCTRL_IECHOADJ_BIASGEN     0x4000\n#define SYSMODCTRL_IECHOADJ_PFML_PHY    0x2000\n#define SYSMODCTRL_IECHOADJ_PS_MASK     3U\n#define SYSMODCTRL_IECHOADJ_PS_SHIFT    10\n#define SYSMODCTRL_IECHOADJ_PS_40       3\n#define SYSMODCTRL_IECHOADJ_PS_20       2\n#define SYSMODCTRL_IECHOADJ_PS_0        1\n#define SYSMODCTRL_IECHOADJ_10BT_100MV  0x40  \n#define SYSMODCTRL_IECHOADJ_HLFAP_MASK  3U\n#define SYSMODCTRL_IECHOADJ_HLFAP_SHIFT 4\n#define SYSMODCTRL_IECHOADJ_VDFULBW     0x8\n#define SYSMODCTRL_IECHOADJ_VDBIASHLF   0x4\n#define SYSMODCTRL_IECHOADJ_VDAMPHLF    0x2\n#define SYSMODCTRL_IECHOADJ_VDLANSW     0x1\n#define SYSMODCTRL_IECHOADJ_DEF         0x88BB  \n\n \n#define SYSMODCTRL_IECHOADJ_CUR_ADD     0x8000\n#define SYSMODCTRL_IECHOADJ_CUR_MASK    7U\n#define SYSMODCTRL_IECHOADJ_CUR_SHIFT   12\n#define SYSMODCTRL_IECHOADJ_VOL_MASK    0xFU\n#define SYSMODCTRL_IECHOADJ_VOL_SHIFT   8\n#define SYSMODCTRL_IECHOADJ_VOL_17ALL   3\n#define SYSMODCTRL_IECHOADJ_VOL_100M15  1\n#define SYSMODCTRL_IECHOADJ_VOL_10M17   0\n#define SYSMODCTRL_IECHOADJ_BIAS1_MASK  0xFU\n#define SYSMODCTRL_IECHOADJ_BIAS1_SHIFT 4\n#define SYSMODCTRL_IECHOADJ_BIAS2_MASK  0xFU\n#define SYSMODCTRL_IECHOADJ_BIAS2_SHIFT 0\n#define L1D_SYSMODCTRL_IECHOADJ_DEF     0x4FBB\n\n#define MIIDBG_SRDSYSMOD                0x05\n#define SRDSYSMOD_LCKDET_EN             0x2000\n#define SRDSYSMOD_PLL_EN                0x800\n#define SRDSYSMOD_SEL_HSP               0x400\n#define SRDSYSMOD_HLFTXDR               0x200\n#define SRDSYSMOD_TXCLK_DELAY_EN        0x100\n#define SRDSYSMOD_TXELECIDLE            0x80\n#define SRDSYSMOD_DEEMP_EN              0x40\n#define SRDSYSMOD_MS_PAD                0x4\n#define SRDSYSMOD_CDR_ADC_VLTG          0x2\n#define SRDSYSMOD_CDR_DAC_1MA           0x1\n#define SRDSYSMOD_DEF                   0x2C46\n\n#define MIIDBG_CFGLPSPD                 0x0A\n#define CFGLPSPD_RSTCNT_MASK            3U\n#define CFGLPSPD_RSTCNT_SHIFT           14\n#define CFGLPSPD_RSTCNT_CLK125SW        0x2000\n\n#define MIIDBG_HIBNEG                   0x0B\n#define HIBNEG_PSHIB_EN                 0x8000\n#define HIBNEG_WAKE_BOTH                0x4000\n#define HIBNEG_ONOFF_ANACHG_SUDEN       0x2000\n#define HIBNEG_HIB_PULSE                0x1000\n#define HIBNEG_GATE_25M_EN              0x800\n#define HIBNEG_RST_80U                  0x400\n#define HIBNEG_RST_TIMER_MASK           3U\n#define HIBNEG_RST_TIMER_SHIFT          8\n#define HIBNEG_GTX_CLK_DELAY_MASK       3U\n#define HIBNEG_GTX_CLK_DELAY_SHIFT      5\n#define HIBNEG_BYPSS_BRKTIMER           0x10\n#define HIBNEG_DEF                      0xBC40\n\n#define MIIDBG_TST10BTCFG               0x12\n#define TST10BTCFG_INTV_TIMER_MASK      3U\n#define TST10BTCFG_INTV_TIMER_SHIFT     14\n#define TST10BTCFG_TRIGER_TIMER_MASK    3U\n#define TST10BTCFG_TRIGER_TIMER_SHIFT   12\n#define TST10BTCFG_DIV_MAN_MLT3_EN      0x800\n#define TST10BTCFG_OFF_DAC_IDLE         0x400\n#define TST10BTCFG_LPBK_DEEP            0x4  \n#define TST10BTCFG_DEF                  0x4C04\n\n#define MIIDBG_AZ_ANADECT\t\t0x15\n#define AZ_ANADECT_10BTRX_TH\t\t0x8000\n#define AZ_ANADECT_BOTH_01CHNL\t\t0x4000\n#define AZ_ANADECT_INTV_MASK\t\t0x3FU\n#define AZ_ANADECT_INTV_SHIFT\t\t8\n#define AZ_ANADECT_THRESH_MASK\t\t0xFU\n#define AZ_ANADECT_THRESH_SHIFT\t\t4\n#define AZ_ANADECT_CHNL_MASK\t\t0xFU\n#define AZ_ANADECT_CHNL_SHIFT\t\t0\n#define AZ_ANADECT_DEF\t\t\t0x3220\n#define AZ_ANADECT_LONG                 0xb210\n\n#define MIIDBG_MSE16DB\t\t\t0x18\t \n#define L1D_MSE16DB_UP\t\t\t0x05EA\n#define L1D_MSE16DB_DOWN\t\t0x02EA\n\n#define MIIDBG_LEGCYPS                  0x29\n#define LEGCYPS_EN                      0x8000\n#define LEGCYPS_DAC_AMP1000_MASK        7U\n#define LEGCYPS_DAC_AMP1000_SHIFT       12\n#define LEGCYPS_DAC_AMP100_MASK         7U\n#define LEGCYPS_DAC_AMP100_SHIFT        9\n#define LEGCYPS_DAC_AMP10_MASK          7U\n#define LEGCYPS_DAC_AMP10_SHIFT         6\n#define LEGCYPS_UNPLUG_TIMER_MASK       7U\n#define LEGCYPS_UNPLUG_TIMER_SHIFT      3\n#define LEGCYPS_UNPLUG_DECT_EN          0x4\n#define LEGCYPS_ECNC_PS_EN              0x1\n#define L1D_LEGCYPS_DEF                 0x129D\n#define L1C_LEGCYPS_DEF                 0x36DD\n\n#define MIIDBG_TST100BTCFG              0x36\n#define TST100BTCFG_NORMAL_BW_EN        0x8000\n#define TST100BTCFG_BADLNK_BYPASS       0x4000\n#define TST100BTCFG_SHORTCABL_TH_MASK   0x3FU\n#define TST100BTCFG_SHORTCABL_TH_SHIFT  8\n#define TST100BTCFG_LITCH_EN            0x80\n#define TST100BTCFG_VLT_SW              0x40\n#define TST100BTCFG_LONGCABL_TH_MASK    0x3FU\n#define TST100BTCFG_LONGCABL_TH_SHIFT   0\n#define TST100BTCFG_DEF                 0xE12C\n\n#define MIIDBG_VOLT_CTRL                0x3B\t \n#define VOLT_CTRL_CABLE1TH_MASK         0x1FFU\n#define VOLT_CTRL_CABLE1TH_SHIFT        7\n#define VOLT_CTRL_AMPCTRL_MASK          3U\n#define VOLT_CTRL_AMPCTRL_SHIFT         5\n#define VOLT_CTRL_SW_BYPASS             0x10\n#define VOLT_CTRL_SWLOWEST              0x8\n#define VOLT_CTRL_DACAMP10_MASK         7U\n#define VOLT_CTRL_DACAMP10_SHIFT        0\n\n#define MIIDBG_CABLE1TH_DET             0x3E\n#define CABLE1TH_DET_EN                 0x8000\n\n\n \n#define MIIEXT_PCS                      3\n\n#define MIIEXT_CLDCTRL3                 0x8003\n#define CLDCTRL3_BP_CABLE1TH_DET_GT     0x8000\n#define CLDCTRL3_AZ_DISAMP              0x1000\n#define L2CB_CLDCTRL3                   0x4D19\n#define L1D_CLDCTRL3                    0xDD19\n\n#define MIIEXT_CLDCTRL6\t\t\t0x8006\n#define CLDCTRL6_CAB_LEN_MASK\t\t0x1FFU\n#define CLDCTRL6_CAB_LEN_SHIFT          0\n#define CLDCTRL6_CAB_LEN_SHORT          0x50\n\n \n#define MIIEXT_ANEG                     7\n\n#define MIIEXT_LOCAL_EEEADV             0x3C\n#define LOCAL_EEEADV_1000BT             0x4\n#define LOCAL_EEEADV_100BT              0x2\n\n#define MIIEXT_REMOTE_EEEADV            0x3D\n#define REMOTE_EEEADV_1000BT            0x4\n#define REMOTE_EEEADV_100BT             0x2\n\n#define MIIEXT_EEE_ANEG                 0x8000\n#define EEE_ANEG_1000M                  0x4\n#define EEE_ANEG_100M                   0x2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}