//
module fullDesign(
//inputs
	clk,
	reset,
	addrA,
	addrB,
	reqA,
	reqB,
	reqAType,
	reqBType,
	done,
	start,
//outputs
	resp,
	doneA,
	doneB
	);

    input clk, reqA, reqB, reqAType, reqBType, done, start;
    input [15:0] addrA, addrB;
    
	output doneA, doneB;
    output [15:0] resp;
 
    wire [2:0] 	sizeA,sizeB; //1,2,4
    wire respA, respB, reqAwire, reqBwire;    
	wire [15:0] addrAwire, addrBwire;


//initialized
assign zero = 1'b0;

    client  cA		(clk, reqA, addrA, sizeA, respA, reqAType, addrA, doneA);
    client  cB		(clk, reqB, addrB, sizeB, respB, reqBType, addrB, doneB);
    server  main	(clk, sizeA, sizeB, respA, respB, addrA, addrB, reqAwire, reqBwire, resp, start, done);
    
endmodule
