// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _StreamingMatrixVecto_5_HH_
#define _StreamingMatrixVecto_5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "BlackBoxJam_mul_24s_24s_48_4_1.h"
#include "BlackBoxJam_mul_mul_16s_24s_24_3_1.h"
#include "BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1.h"
#include "StreamingMatrixVecto_5_inputBuf_V.h"

namespace ap_rtl {

struct StreamingMatrixVecto_5 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<1> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_out< sc_lv<15> > weightMem_V_address0;
    sc_out< sc_logic > weightMem_V_ce0;
    sc_in< sc_lv<32> > weightMem_V_q0;
    sc_out< sc_lv<8> > thresMem_V_address0;
    sc_out< sc_logic > thresMem_V_ce0;
    sc_in< sc_lv<24> > thresMem_V_q0;
    sc_out< sc_lv<8> > alphaMem_V_address0;
    sc_out< sc_logic > alphaMem_V_ce0;
    sc_in< sc_lv<24> > alphaMem_V_q0;
    sc_in< sc_lv<24> > means_in5_V_0;
    sc_in< sc_lv<24> > means_in5_V_1;
    sc_in< sc_lv<24> > means_out5_V_0;


    // Module declarations
    StreamingMatrixVecto_5(sc_module_name name);
    SC_HAS_PROCESS(StreamingMatrixVecto_5);

    ~StreamingMatrixVecto_5();

    sc_trace_file* mVcdFile;

    StreamingMatrixVecto_5_inputBuf_V* inputBuf_V_U;
    BlackBoxJam_mul_24s_24s_48_4_1<1,4,24,24,48>* BlackBoxJam_mul_24s_24s_48_4_1_U578;
    BlackBoxJam_mul_mul_16s_24s_24_3_1<1,3,16,24,24>* BlackBoxJam_mul_mul_16s_24s_24_3_1_U579;
    BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1<1,3,16,24,24,24>* BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U580;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_1272;
    sc_signal< sc_lv<1> > tmp_s_reg_1292;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter10_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter11_reg;
    sc_signal< sc_lv<32> > nf_reg_254;
    sc_signal< sc_lv<15> > i4_reg_266;
    sc_signal< sc_lv<1> > tmp_fu_310_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > in_idx_3_fu_316_p2;
    sc_signal< sc_lv<1> > exitcond_fu_362_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op84_read_state5;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter10;
    sc_signal< bool > ap_predicate_op261_write_state25;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter11;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_1272_pp0_iter9_reg;
    sc_signal< sc_lv<15> > i_fu_368_p2;
    sc_signal< sc_lv<15> > i_reg_1276;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > sf_load_reg_1281;
    sc_signal< sc_lv<32> > sf_3_fu_374_p2;
    sc_signal< sc_lv<32> > sf_3_reg_1286;
    sc_signal< sc_lv<1> > tmp_s_fu_380_p2;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter10;
    sc_signal< bool > ap_predicate_op263_write_state26;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter11;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > tmp_s_reg_1292_pp0_iter1_reg;
    sc_signal< sc_lv<32> > sf_load_3_reg_1296;
    sc_signal< sc_lv<32> > tmp_36_fu_403_p2;
    sc_signal< sc_lv<32> > tmp_36_reg_1302;
    sc_signal< sc_lv<1> > tmp_39_fu_409_p2;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_39_reg_1307_pp0_iter9_reg;
    sc_signal< sc_lv<32> > nf_4_fu_418_p2;
    sc_signal< sc_lv<32> > tmp_V_reg_1321;
    sc_signal< sc_lv<64> > tmp_42_fu_432_p1;
    sc_signal< sc_lv<64> > tmp_42_reg_1332;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter6_reg;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter7_reg;
    sc_signal< sc_lv<64> > tmp_42_reg_1332_pp0_iter8_reg;
    sc_signal< sc_lv<32> > p_nf_1_fu_442_p3;
    sc_signal< sc_lv<32> > p_nf_1_reg_1338;
    sc_signal< sc_lv<32> > inputBuf_V_q0;
    sc_signal< sc_lv<32> > inputBuf_V_load_reg_1343;
    sc_signal< sc_lv<32> > weightMem_V_load_reg_1348;
    sc_signal< sc_lv<1> > tmp_1173_reg_1353;
    sc_signal< sc_lv<2> > tmp_373_i_fu_511_p2;
    sc_signal< sc_lv<2> > tmp_373_i_reg_1358;
    sc_signal< sc_lv<1> > tmp_1177_reg_1363;
    sc_signal< sc_lv<2> > tmp5_fu_567_p2;
    sc_signal< sc_lv<2> > tmp5_reg_1368;
    sc_signal< sc_lv<1> > tmp_1178_reg_1373;
    sc_signal< sc_lv<1> > tmp_1179_reg_1378;
    sc_signal< sc_lv<1> > tmp_1180_reg_1383;
    sc_signal< sc_lv<1> > tmp_1181_reg_1388;
    sc_signal< sc_lv<1> > tmp_1185_reg_1393;
    sc_signal< sc_lv<1> > tmp_1185_reg_1393_pp0_iter3_reg;
    sc_signal< sc_lv<2> > tmp12_fu_655_p2;
    sc_signal< sc_lv<2> > tmp12_reg_1398;
    sc_signal< sc_lv<1> > tmp_1186_reg_1403;
    sc_signal< sc_lv<1> > tmp_1187_reg_1408;
    sc_signal< sc_lv<1> > tmp_1201_reg_1413;
    sc_signal< sc_lv<1> > tmp_1201_reg_1413_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_1201_reg_1413_pp0_iter4_reg;
    sc_signal< sc_lv<3> > tmp18_fu_861_p2;
    sc_signal< sc_lv<3> > tmp18_reg_1418;
    sc_signal< sc_lv<3> > tmp18_reg_1418_pp0_iter3_reg;
    sc_signal< sc_lv<3> > tmp22_fu_887_p2;
    sc_signal< sc_lv<3> > tmp22_reg_1423;
    sc_signal< sc_lv<2> > tmp26_fu_893_p2;
    sc_signal< sc_lv<2> > tmp26_reg_1428;
    sc_signal< sc_lv<2> > tmp27_fu_905_p2;
    sc_signal< sc_lv<2> > tmp27_reg_1433;
    sc_signal< sc_lv<4> > tmp8_fu_951_p2;
    sc_signal< sc_lv<4> > tmp8_reg_1438;
    sc_signal< sc_lv<2> > tmp9_fu_957_p2;
    sc_signal< sc_lv<2> > tmp9_reg_1443;
    sc_signal< sc_lv<3> > tmp10_fu_976_p2;
    sc_signal< sc_lv<3> > tmp10_reg_1448;
    sc_signal< sc_lv<4> > tmp21_fu_1001_p2;
    sc_signal< sc_lv<4> > tmp21_reg_1453;
    sc_signal< sc_lv<4> > tmp21_reg_1453_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_397_i_fu_1018_p2;
    sc_signal< sc_lv<4> > tmp_397_i_reg_1458;
    sc_signal< sc_lv<2> > tmp17_fu_1030_p2;
    sc_signal< sc_lv<2> > tmp17_reg_1463;
    sc_signal< sc_lv<5> > tmp15_fu_1051_p2;
    sc_signal< sc_lv<5> > tmp15_reg_1468;
    sc_signal< sc_lv<5> > tmp_429_i_fu_1068_p2;
    sc_signal< sc_lv<5> > tmp_429_i_reg_1473;
    sc_signal< sc_lv<6> > pct_V_i_fu_1080_p2;
    sc_signal< sc_lv<6> > pct_V_i_reg_1478;
    sc_signal< sc_lv<16> > tmp_38_fu_1106_p2;
    sc_signal< sc_lv<16> > tmp_38_reg_1483;
    sc_signal< sc_lv<24> > grp_fu_1216_p2;
    sc_signal< sc_lv<24> > tmp_41_reg_1514;
    sc_signal< sc_lv<24> > alphaMem_V_load_reg_1519;
    sc_signal< sc_lv<24> > grp_fu_1222_p3;
    sc_signal< sc_lv<24> > tmp_241_1_reg_1524;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<24> > thresMem_V_load_reg_1544;
    sc_signal< sc_lv<48> > grp_fu_1150_p2;
    sc_signal< sc_lv<48> > tmp_45_reg_1549;
    sc_signal< sc_lv<24> > tmp_49_reg_1554;
    sc_signal< sc_lv<1> > tmp_V_10_fu_1186_p2;
    sc_signal< sc_lv<1> > tmp_V_10_reg_1561;
    sc_signal< sc_lv<24> > tmp_50_fu_1195_p2;
    sc_signal< sc_lv<24> > tmp_50_reg_1567;
    sc_signal< sc_lv<24> > addconv_fu_1200_p2;
    sc_signal< sc_lv<24> > addconv_reg_1572;
    sc_signal< sc_lv<1> > tmp_V_11_fu_1210_p2;
    sc_signal< sc_lv<1> > tmp_V_11_reg_1577;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<8> > inputBuf_V_address0;
    sc_signal< sc_logic > inputBuf_V_ce0;
    sc_signal< sc_logic > inputBuf_V_we0;
    sc_signal< sc_lv<2> > in_idx_reg_243;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > ap_phi_mux_nf_phi_fu_258_p4;
    sc_signal< sc_lv<15> > ap_phi_mux_i4_phi_fu_270_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_nf_1_reg_277;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_nf_1_reg_277;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_p_s_reg_287;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_p_s_reg_287;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_s_reg_287;
    sc_signal< sc_lv<64> > tmp_35_fu_424_p1;
    sc_signal< sc_lv<64> > tmp_37_fu_428_p1;
    sc_signal< sc_lv<64> > tmp_34_fu_450_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<16> > accPopCount_V_fu_148;
    sc_signal< sc_lv<16> > accPopCount_V_0_0_1_fu_334_p3;
    sc_signal< sc_lv<16> > accPopCount_V_1_fu_152;
    sc_signal< sc_lv<16> > accPopCount_V_1_0_1_fu_326_p3;
    sc_signal< sc_lv<32> > sf_fu_160;
    sc_signal< sc_lv<16> > accPopCount_V_0_0_2_fu_164;
    sc_signal< sc_lv<16> > accPopCount_V_1_0_2_fu_168;
    sc_signal< sc_lv<1> > tmp_1167_fu_322_p1;
    sc_signal< sc_lv<32> > tmp_1169_fu_392_p2;
    sc_signal< sc_lv<32> > tmp1_fu_398_p2;
    sc_signal< sc_lv<32> > tmp_1168_fu_386_p2;
    sc_signal< sc_lv<1> > tmp_51_fu_436_p2;
    sc_signal< sc_lv<32> > tmp2_fu_454_p2;
    sc_signal< sc_lv<32> > masked_V_fu_460_p2;
    sc_signal< sc_lv<1> > tmp_1170_fu_465_p1;
    sc_signal< sc_lv<1> > tmp_1171_fu_469_p3;
    sc_signal< sc_lv<1> > tmp_1172_fu_485_p3;
    sc_signal< sc_lv<2> > tmp_i_cast_fu_477_p1;
    sc_signal< sc_lv<2> > tmp_371_i_cast_fu_493_p1;
    sc_signal< sc_lv<2> > tmp3_fu_505_p2;
    sc_signal< sc_lv<2> > tmp_370_i_cast_fu_481_p1;
    sc_signal< sc_lv<1> > tmp_1174_fu_517_p3;
    sc_signal< sc_lv<1> > tmp_1175_fu_529_p3;
    sc_signal< sc_lv<1> > tmp_1176_fu_541_p3;
    sc_signal< sc_lv<2> > tmp_378_i_cast_cast_fu_537_p1;
    sc_signal< sc_lv<2> > tmp_379_i_cast_cast_fu_549_p1;
    sc_signal< sc_lv<2> > tmp6_fu_561_p2;
    sc_signal< sc_lv<2> > tmp_375_i_cast_cast_fu_525_p1;
    sc_signal< sc_lv<1> > tmp_1182_fu_605_p3;
    sc_signal< sc_lv<1> > tmp_1183_fu_617_p3;
    sc_signal< sc_lv<1> > tmp_1184_fu_629_p3;
    sc_signal< sc_lv<2> > tmp_394_i_cast_cast_fu_625_p1;
    sc_signal< sc_lv<2> > tmp_395_i_cast_cast_fu_637_p1;
    sc_signal< sc_lv<2> > tmp13_fu_649_p2;
    sc_signal< sc_lv<2> > tmp_391_i_cast_cast_fu_613_p1;
    sc_signal< sc_lv<1> > tmp_1188_fu_677_p3;
    sc_signal< sc_lv<1> > tmp_1189_fu_689_p3;
    sc_signal< sc_lv<1> > tmp_1190_fu_701_p3;
    sc_signal< sc_lv<1> > tmp_1191_fu_713_p3;
    sc_signal< sc_lv<1> > tmp_1192_fu_725_p3;
    sc_signal< sc_lv<1> > tmp_1193_fu_737_p3;
    sc_signal< sc_lv<1> > tmp_1194_fu_749_p3;
    sc_signal< sc_lv<1> > tmp_1195_fu_761_p3;
    sc_signal< sc_lv<1> > tmp_1196_fu_773_p3;
    sc_signal< sc_lv<1> > tmp_1197_fu_785_p3;
    sc_signal< sc_lv<1> > tmp_1198_fu_797_p3;
    sc_signal< sc_lv<1> > tmp_1199_fu_809_p3;
    sc_signal< sc_lv<1> > tmp_1200_fu_821_p3;
    sc_signal< sc_lv<2> > tmp_403_i_cast_cast_fu_685_p1;
    sc_signal< sc_lv<2> > tmp_406_i_cast_cast_fu_697_p1;
    sc_signal< sc_lv<2> > tmp19_fu_841_p2;
    sc_signal< sc_lv<2> > tmp_407_i_cast_cast_fu_709_p1;
    sc_signal< sc_lv<2> > tmp_410_i_cast_cast_fu_721_p1;
    sc_signal< sc_lv<2> > tmp20_fu_851_p2;
    sc_signal< sc_lv<3> > tmp20_cast_fu_857_p1;
    sc_signal< sc_lv<3> > tmp19_cast_fu_847_p1;
    sc_signal< sc_lv<2> > tmp_411_i_cast_cast_fu_733_p1;
    sc_signal< sc_lv<2> > tmp_414_i_cast_cast_fu_745_p1;
    sc_signal< sc_lv<2> > tmp23_fu_867_p2;
    sc_signal< sc_lv<2> > tmp_415_i_cast_cast_fu_757_p1;
    sc_signal< sc_lv<2> > tmp_418_i_cast_cast_fu_769_p1;
    sc_signal< sc_lv<2> > tmp24_fu_877_p2;
    sc_signal< sc_lv<3> > tmp24_cast_fu_883_p1;
    sc_signal< sc_lv<3> > tmp23_cast_fu_873_p1;
    sc_signal< sc_lv<2> > tmp_419_i_cast_cast_fu_781_p1;
    sc_signal< sc_lv<2> > tmp_422_i_cast_cast_fu_793_p1;
    sc_signal< sc_lv<2> > tmp_426_i_cast_cast_fu_817_p1;
    sc_signal< sc_lv<2> > tmp_427_i_cast_cast_fu_829_p1;
    sc_signal< sc_lv<2> > tmp28_fu_899_p2;
    sc_signal< sc_lv<2> > tmp_423_i_cast_cast_fu_805_p1;
    sc_signal< sc_lv<3> > tmp_373_i_cast_fu_911_p1;
    sc_signal< sc_lv<3> > tmp_374_i_cast_fu_914_p1;
    sc_signal< sc_lv<3> > tmp5_cast_fu_923_p1;
    sc_signal< sc_lv<3> > tmp4_fu_917_p2;
    sc_signal< sc_lv<3> > tmp_381_i_fu_926_p2;
    sc_signal< sc_lv<4> > tmp_381_i_cast_fu_932_p1;
    sc_signal< sc_lv<4> > tmp_382_i_cast_fu_936_p1;
    sc_signal< sc_lv<2> > tmp_383_i_cast_cast_fu_939_p1;
    sc_signal< sc_lv<2> > tmp_386_i_cast_cast_fu_942_p1;
    sc_signal< sc_lv<2> > tmp_387_i_cast_cast_fu_945_p1;
    sc_signal< sc_lv<2> > tmp_390_i_cast_cast_fu_948_p1;
    sc_signal< sc_lv<2> > tmp11_fu_963_p2;
    sc_signal< sc_lv<3> > tmp12_cast_fu_973_p1;
    sc_signal< sc_lv<3> > tmp11_cast_fu_969_p1;
    sc_signal< sc_lv<3> > tmp27_cast_fu_988_p1;
    sc_signal< sc_lv<3> > tmp26_cast_fu_985_p1;
    sc_signal< sc_lv<3> > tmp25_fu_991_p2;
    sc_signal< sc_lv<4> > tmp25_cast_fu_997_p1;
    sc_signal< sc_lv<4> > tmp22_cast_fu_982_p1;
    sc_signal< sc_lv<4> > tmp9_cast_fu_1007_p1;
    sc_signal< sc_lv<4> > tmp10_cast_fu_1015_p1;
    sc_signal< sc_lv<4> > tmp7_fu_1010_p2;
    sc_signal< sc_lv<2> > tmp_399_i_cast_cast_fu_1024_p1;
    sc_signal< sc_lv<2> > tmp_402_i_cast_cast_fu_1027_p1;
    sc_signal< sc_lv<5> > tmp_397_i_cast_fu_1036_p1;
    sc_signal< sc_lv<5> > tmp_398_i_cast_fu_1039_p1;
    sc_signal< sc_lv<5> > tmp17_cast_fu_1048_p1;
    sc_signal< sc_lv<5> > tmp16_fu_1042_p2;
    sc_signal< sc_lv<5> > tmp18_cast_fu_1057_p1;
    sc_signal< sc_lv<5> > tmp21_cast_fu_1065_p1;
    sc_signal< sc_lv<5> > tmp14_fu_1060_p2;
    sc_signal< sc_lv<6> > tmp_429_i_cast_fu_1074_p1;
    sc_signal< sc_lv<6> > tmp_430_i_cast_fu_1077_p1;
    sc_signal< sc_lv<7> > tmp_i_fu_1089_p3;
    sc_signal< sc_lv<7> > agg_result_V_i_fu_1096_p2;
    sc_signal< sc_lv<16> > agg_result_V_i_cast_fu_1102_p1;
    sc_signal< sc_lv<32> > tmp_47_fu_1159_p3;
    sc_signal< sc_lv<49> > tmp_86_cast3_fu_1166_p1;
    sc_signal< sc_lv<49> > tmp_46_fu_1156_p1;
    sc_signal< sc_lv<49> > tmp_48_fu_1170_p2;
    sc_signal< sc_lv<24> > accResidual_0_V_fu_1205_p3;
    sc_signal< sc_logic > grp_fu_1150_ce;
    sc_signal< sc_logic > grp_fu_1216_ce;
    sc_signal< sc_logic > grp_fu_1222_ce;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_222;
    sc_signal< bool > ap_condition_1245;
    sc_signal< bool > ap_condition_1249;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_state27;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<15> ap_const_lv15_4800;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<24> ap_const_lv24_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accPopCount_V_0_0_1_fu_334_p3();
    void thread_accPopCount_V_1_0_1_fu_326_p3();
    void thread_accResidual_0_V_fu_1205_p3();
    void thread_addconv_fu_1200_p2();
    void thread_agg_result_V_i_cast_fu_1102_p1();
    void thread_agg_result_V_i_fu_1096_p2();
    void thread_alphaMem_V_address0();
    void thread_alphaMem_V_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state27();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage1_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage1_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage1_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage1_iter6();
    void thread_ap_block_state17_pp0_stage0_iter7();
    void thread_ap_block_state18_pp0_stage1_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage1_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state22_pp0_stage1_iter9();
    void thread_ap_block_state23_pp0_stage0_iter10();
    void thread_ap_block_state24_pp0_stage1_iter10();
    void thread_ap_block_state25_pp0_stage0_iter11();
    void thread_ap_block_state26_pp0_stage1_iter11();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_1245();
    void thread_ap_condition_1249();
    void thread_ap_condition_222();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i4_phi_fu_270_p4();
    void thread_ap_phi_mux_nf_phi_fu_258_p4();
    void thread_ap_phi_reg_pp0_iter0_nf_1_reg_277();
    void thread_ap_phi_reg_pp0_iter0_p_s_reg_287();
    void thread_ap_predicate_op261_write_state25();
    void thread_ap_predicate_op263_write_state26();
    void thread_ap_predicate_op84_read_state5();
    void thread_ap_ready();
    void thread_exitcond_fu_362_p2();
    void thread_grp_fu_1150_ce();
    void thread_grp_fu_1216_ce();
    void thread_grp_fu_1222_ce();
    void thread_i_fu_368_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_in_idx_3_fu_316_p2();
    void thread_inputBuf_V_address0();
    void thread_inputBuf_V_ce0();
    void thread_inputBuf_V_we0();
    void thread_internal_ap_ready();
    void thread_masked_V_fu_460_p2();
    void thread_nf_4_fu_418_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_nf_1_fu_442_p3();
    void thread_pct_V_i_fu_1080_p2();
    void thread_real_start();
    void thread_sf_3_fu_374_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_thresMem_V_address0();
    void thread_thresMem_V_ce0();
    void thread_tmp10_cast_fu_1015_p1();
    void thread_tmp10_fu_976_p2();
    void thread_tmp11_cast_fu_969_p1();
    void thread_tmp11_fu_963_p2();
    void thread_tmp12_cast_fu_973_p1();
    void thread_tmp12_fu_655_p2();
    void thread_tmp13_fu_649_p2();
    void thread_tmp14_fu_1060_p2();
    void thread_tmp15_fu_1051_p2();
    void thread_tmp16_fu_1042_p2();
    void thread_tmp17_cast_fu_1048_p1();
    void thread_tmp17_fu_1030_p2();
    void thread_tmp18_cast_fu_1057_p1();
    void thread_tmp18_fu_861_p2();
    void thread_tmp19_cast_fu_847_p1();
    void thread_tmp19_fu_841_p2();
    void thread_tmp1_fu_398_p2();
    void thread_tmp20_cast_fu_857_p1();
    void thread_tmp20_fu_851_p2();
    void thread_tmp21_cast_fu_1065_p1();
    void thread_tmp21_fu_1001_p2();
    void thread_tmp22_cast_fu_982_p1();
    void thread_tmp22_fu_887_p2();
    void thread_tmp23_cast_fu_873_p1();
    void thread_tmp23_fu_867_p2();
    void thread_tmp24_cast_fu_883_p1();
    void thread_tmp24_fu_877_p2();
    void thread_tmp25_cast_fu_997_p1();
    void thread_tmp25_fu_991_p2();
    void thread_tmp26_cast_fu_985_p1();
    void thread_tmp26_fu_893_p2();
    void thread_tmp27_cast_fu_988_p1();
    void thread_tmp27_fu_905_p2();
    void thread_tmp28_fu_899_p2();
    void thread_tmp2_fu_454_p2();
    void thread_tmp3_fu_505_p2();
    void thread_tmp4_fu_917_p2();
    void thread_tmp5_cast_fu_923_p1();
    void thread_tmp5_fu_567_p2();
    void thread_tmp6_fu_561_p2();
    void thread_tmp7_fu_1010_p2();
    void thread_tmp8_fu_951_p2();
    void thread_tmp9_cast_fu_1007_p1();
    void thread_tmp9_fu_957_p2();
    void thread_tmp_1167_fu_322_p1();
    void thread_tmp_1168_fu_386_p2();
    void thread_tmp_1169_fu_392_p2();
    void thread_tmp_1170_fu_465_p1();
    void thread_tmp_1171_fu_469_p3();
    void thread_tmp_1172_fu_485_p3();
    void thread_tmp_1174_fu_517_p3();
    void thread_tmp_1175_fu_529_p3();
    void thread_tmp_1176_fu_541_p3();
    void thread_tmp_1182_fu_605_p3();
    void thread_tmp_1183_fu_617_p3();
    void thread_tmp_1184_fu_629_p3();
    void thread_tmp_1188_fu_677_p3();
    void thread_tmp_1189_fu_689_p3();
    void thread_tmp_1190_fu_701_p3();
    void thread_tmp_1191_fu_713_p3();
    void thread_tmp_1192_fu_725_p3();
    void thread_tmp_1193_fu_737_p3();
    void thread_tmp_1194_fu_749_p3();
    void thread_tmp_1195_fu_761_p3();
    void thread_tmp_1196_fu_773_p3();
    void thread_tmp_1197_fu_785_p3();
    void thread_tmp_1198_fu_797_p3();
    void thread_tmp_1199_fu_809_p3();
    void thread_tmp_1200_fu_821_p3();
    void thread_tmp_34_fu_450_p1();
    void thread_tmp_35_fu_424_p1();
    void thread_tmp_36_fu_403_p2();
    void thread_tmp_370_i_cast_fu_481_p1();
    void thread_tmp_371_i_cast_fu_493_p1();
    void thread_tmp_373_i_cast_fu_911_p1();
    void thread_tmp_373_i_fu_511_p2();
    void thread_tmp_374_i_cast_fu_914_p1();
    void thread_tmp_375_i_cast_cast_fu_525_p1();
    void thread_tmp_378_i_cast_cast_fu_537_p1();
    void thread_tmp_379_i_cast_cast_fu_549_p1();
    void thread_tmp_37_fu_428_p1();
    void thread_tmp_381_i_cast_fu_932_p1();
    void thread_tmp_381_i_fu_926_p2();
    void thread_tmp_382_i_cast_fu_936_p1();
    void thread_tmp_383_i_cast_cast_fu_939_p1();
    void thread_tmp_386_i_cast_cast_fu_942_p1();
    void thread_tmp_387_i_cast_cast_fu_945_p1();
    void thread_tmp_38_fu_1106_p2();
    void thread_tmp_390_i_cast_cast_fu_948_p1();
    void thread_tmp_391_i_cast_cast_fu_613_p1();
    void thread_tmp_394_i_cast_cast_fu_625_p1();
    void thread_tmp_395_i_cast_cast_fu_637_p1();
    void thread_tmp_397_i_cast_fu_1036_p1();
    void thread_tmp_397_i_fu_1018_p2();
    void thread_tmp_398_i_cast_fu_1039_p1();
    void thread_tmp_399_i_cast_cast_fu_1024_p1();
    void thread_tmp_39_fu_409_p2();
    void thread_tmp_402_i_cast_cast_fu_1027_p1();
    void thread_tmp_403_i_cast_cast_fu_685_p1();
    void thread_tmp_406_i_cast_cast_fu_697_p1();
    void thread_tmp_407_i_cast_cast_fu_709_p1();
    void thread_tmp_410_i_cast_cast_fu_721_p1();
    void thread_tmp_411_i_cast_cast_fu_733_p1();
    void thread_tmp_414_i_cast_cast_fu_745_p1();
    void thread_tmp_415_i_cast_cast_fu_757_p1();
    void thread_tmp_418_i_cast_cast_fu_769_p1();
    void thread_tmp_419_i_cast_cast_fu_781_p1();
    void thread_tmp_422_i_cast_cast_fu_793_p1();
    void thread_tmp_423_i_cast_cast_fu_805_p1();
    void thread_tmp_426_i_cast_cast_fu_817_p1();
    void thread_tmp_427_i_cast_cast_fu_829_p1();
    void thread_tmp_429_i_cast_fu_1074_p1();
    void thread_tmp_429_i_fu_1068_p2();
    void thread_tmp_42_fu_432_p1();
    void thread_tmp_430_i_cast_fu_1077_p1();
    void thread_tmp_46_fu_1156_p1();
    void thread_tmp_47_fu_1159_p3();
    void thread_tmp_48_fu_1170_p2();
    void thread_tmp_50_fu_1195_p2();
    void thread_tmp_51_fu_436_p2();
    void thread_tmp_86_cast3_fu_1166_p1();
    void thread_tmp_V_10_fu_1186_p2();
    void thread_tmp_V_11_fu_1210_p2();
    void thread_tmp_fu_310_p2();
    void thread_tmp_i_cast_fu_477_p1();
    void thread_tmp_i_fu_1089_p3();
    void thread_tmp_s_fu_380_p2();
    void thread_weightMem_V_address0();
    void thread_weightMem_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
