{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 14:53:23 2022 " "Info: Processing started: Fri May 27 14:53:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_1k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fdiv_1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDIV_1k-one " "Info: Found design unit 1: FDIV_1k-one" {  } { { "FDIV_1k.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/FDIV_1k.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FDIV_1k " "Info: Found entity 1: FDIV_1k" {  } { { "FDIV_1k.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/FDIV_1k.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv_clk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fdiv_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDIV_CLK-one " "Info: Found design unit 1: FDIV_CLK-one" {  } { { "FDIV_CLK.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/FDIV_CLK.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FDIV_CLK " "Info: Found entity 1: FDIV_CLK" {  } { { "FDIV_CLK.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/FDIV_CLK.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulsegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulsegen-one " "Info: Found design unit 1: pulsegen-one" {  } { { "pulsegen.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/pulsegen.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pulsegen " "Info: Found entity 1: pulsegen" {  } { { "pulsegen.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/pulsegen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-behav " "Info: Found design unit 1: SEG7_LUT-behav" {  } { { "SEG7_LUT.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SEG7_LUT.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SEG7_LUT.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "treg8_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file treg8_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8_V-trans " "Info: Found design unit 1: REG8_V-trans" {  } { { "TREG8_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/TREG8_V.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG8_V " "Info: Found entity 1: REG8_V" {  } { { "TREG8_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/TREG8_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STEP2 " "Info: Found entity 1: STEP2" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrla.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contrla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTRLA-trans " "Info: Found design unit 1: CONTRLA-trans" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTRLA " "Info: Found entity 1: CONTRLA" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ar7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_ar7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_AR7-trans " "Info: Found design unit 1: REG_AR7-trans" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_AR7 " "Info: Found entity 1: REG_AR7" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sft4a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sft4a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFT4A-trans " "Info: Found design unit 1: SFT4A-trans" {  } { { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SFT4A " "Info: Found entity 1: SFT4A" {  } { { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_V-rtl " "Info: Found design unit 1: ALU_V-rtl" {  } { { "ALU_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/ALU_V.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_V " "Info: Found entity 1: ALU_V" {  } { { "ALU_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/ALU_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_V-rtl " "Info: Found design unit 1: COMP_V-rtl" {  } { { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMP_V " "Info: Found entity 1: COMP_V" {  } { { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16a_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg16a_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16A_V-rtl " "Info: Found design unit 1: REG16A_V-rtl" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG16A_V " "Info: Found entity 1: REG16A_V" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rega_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGA_V-rtl " "Info: Found design unit 1: REGA_V-rtl" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGA_V " "Info: Found entity 1: REGA_V" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regt_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regt_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGT_V-rtl " "Info: Found design unit 1: REGT_V-rtl" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGT_V " "Info: Found entity 1: REGT_V" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kx9016.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kx9016.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kx9016 " "Info: Found entity 1: kx9016" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ramk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramk-SYN " "Info: Found design unit 1: ramk-SYN" {  } { { "RAMK.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/RAMK.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAMK " "Info: Found entity 1: RAMK" {  } { { "RAMK.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/RAMK.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pllt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllt-SYN " "Info: Found design unit 1: pllt-SYN" {  } { { "pllt.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/pllt.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pllt " "Info: Found entity 1: pllt" {  } { { "pllt.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/pllt.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kx9016 " "Info: Elaborating entity \"kx9016\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_IN " "Warning: Pin \"STEP_IN\" not connected" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 1096 1264 616 "STEP_IN" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP2 STEP2:inst25 " "Info: Elaborating entity \"STEP2\" for hierarchy \"STEP2:inst25\"" {  } { { "kx9016.bdf" "inst25" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -200 1920 2016 -104 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTRLA CONTRLA:inst5 " "Info: Elaborating entity \"CONTRLA\" for hierarchy \"CONTRLA:inst5\"" {  } { { "kx9016.bdf" "inst5" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 368 1792 2144 560 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_V COMP_V:inst4 " "Info: Elaborating entity \"COMP_V\" for hierarchy \"COMP_V:inst4\"" {  } { { "kx9016.bdf" "inst4" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 320 1456 1576 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst22 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst22\"" {  } { { "kx9016.bdf" "inst22" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -104 608 688 -64 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGT_V REGT_V:inst11 " "Info: Elaborating entity \"REGT_V\" for hierarchy \"REGT_V:inst11\"" {  } { { "kx9016.bdf" "inst11" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 360 992 1144 488 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFT4A SFT4A:inst12 " "Info: Elaborating entity \"SFT4A\" for hierarchy \"SFT4A:inst12\"" {  } { { "kx9016.bdf" "inst12" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 208 992 1128 304 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_V ALU_V:inst1 " "Info: Elaborating entity \"ALU_V\" for hierarchy \"ALU_V:inst1\"" {  } { { "kx9016.bdf" "inst1" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 64 984 1136 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGA_V REGA_V:inst13 " "Info: Elaborating entity \"REGA_V\" for hierarchy \"REGA_V:inst13\"" {  } { { "kx9016.bdf" "inst13" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 80 1480 1632 208 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_AR7 REG_AR7:inst8 " "Info: Elaborating entity \"REG_AR7\" for hierarchy \"REG_AR7:inst8\"" {  } { { "kx9016.bdf" "inst8" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 64 504 648 160 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMK RAMK:inst7 " "Info: Elaborating entity \"RAMK\" for hierarchy \"RAMK:inst7\"" {  } { { "kx9016.bdf" "inst7" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 80 1808 2024 216 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMK:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAMK:inst7\|altsyncram:altsyncram_component\"" {  } { { "RAMK.vhd" "altsyncram_component" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMK:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAMK:inst7\|altsyncram:altsyncram_component\"" {  } { { "RAMK.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMK:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAMK:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIF/sum_original.mif " "Info: Parameter \"init_file\" = \"../MIF/sum_original.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAMK.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2e1 " "Info: Found entity 1: altsyncram_p2e1" {  } { { "db/altsyncram_p2e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/altsyncram_p2e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2e1 RAMK:inst7\|altsyncram:altsyncram_component\|altsyncram_p2e1:auto_generated " "Info: Elaborating entity \"altsyncram_p2e1\" for hierarchy \"RAMK:inst7\|altsyncram:altsyncram_component\|altsyncram_p2e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16A_V REG16A_V:inst2 " "Info: Elaborating entity \"REG16A_V\" for hierarchy \"REG16A_V:inst2\"" {  } { { "kx9016.bdf" "inst2" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 296 1640 1736 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV_1k FDIV_1k:inst33 " "Info: Elaborating entity \"FDIV_1k\" for hierarchy \"FDIV_1k:inst33\"" {  } { { "kx9016.bdf" "inst33" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -184 1560 1656 -88 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV_CLK FDIV_CLK:inst23 " "Info: Elaborating entity \"FDIV_CLK\" for hierarchy \"FDIV_CLK:inst23\"" {  } { { "kx9016.bdf" "inst23" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -312 1920 2016 -216 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:inst28 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:inst28\"" {  } { { "kx9016.bdf" "inst28" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -192 2160 2320 -96 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qs3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3qs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qs3 " "Info: Found entity 1: altsyncram_3qs3" {  } { { "db/altsyncram_3qs3.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/altsyncram_3qs3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Info: Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/mux_coc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ci " "Info: Found entity 1: cntr_8ci" {  } { { "db/cntr_8ci.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cntr_8ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Info: Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e0j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e0j " "Info: Found entity 1: cntr_e0j" {  } { { "db/cntr_e0j.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cntr_e0j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Info: Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cntr_qbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "REG_AR7:inst8\|ramdata " "Info: RAM logic \"REG_AR7:inst8\|ramdata\" is uninferred due to inappropriate RAM size" {  } { { "REG_AR7.vhd" "ramdata" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[0\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[0\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[1\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[1\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[2\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[2\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[3\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[3\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[4\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[4\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[5\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[5\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[6\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[6\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[7\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[7\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[8\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[8\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[9\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[9\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[10\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[10\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[11\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[11\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[12\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[12\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[13\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[13\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[14\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[14\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[15\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[15\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "addrRegRd GND " "Warning (13410): Pin \"addrRegRd\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 1600 1776 680 "addrRegRd" "" } { 656 1568 1623 672 "addrRegRd" "" } { 560 1856 1872 622 "addrRegRd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX0_DP VCC " "Warning (13410): Pin \"oHEX0_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 768 1648 1824 784 "oHEX0_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX1_DP VCC " "Warning (13410): Pin \"oHEX1_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 800 1648 1824 816 "oHEX1_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX2_DP VCC " "Warning (13410): Pin \"oHEX2_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 832 1648 1824 848 "oHEX2_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX3_DP VCC " "Warning (13410): Pin \"oHEX3_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 864 1648 1824 880 "oHEX3_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX4_DP VCC " "Warning (13410): Pin \"oHEX4_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 896 1648 1824 912 "oHEX4_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX5_DP VCC " "Warning (13410): Pin \"oHEX5_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 928 1648 1824 944 "oHEX5_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_DP VCC " "Warning (13410): Pin \"oHEX6_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 960 1648 1824 976 "oHEX6_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_DP VCC " "Warning (13410): Pin \"oHEX7_DP\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 984 1648 1824 1000 "oHEX7_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[6\] VCC " "Warning (13410): Pin \"oHEX6_D\[6\]\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[5\] GND " "Warning (13410): Pin \"oHEX6_D\[5\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[4\] GND " "Warning (13410): Pin \"oHEX6_D\[4\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[3\] GND " "Warning (13410): Pin \"oHEX6_D\[3\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[2\] VCC " "Warning (13410): Pin \"oHEX6_D\[2\]\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[1\] VCC " "Warning (13410): Pin \"oHEX6_D\[1\]\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX6_D\[0\] GND " "Warning (13410): Pin \"oHEX6_D\[0\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 1128 1304 800 "oHEX6_D\[0\]" "" } { 816 1128 1304 832 "oHEX6_D\[1\]" "" } { 848 1128 1304 864 "oHEX6_D\[2\]" "" } { 880 1128 1304 896 "oHEX6_D\[3\]" "" } { 912 1128 1304 928 "oHEX6_D\[4\]" "" } { 944 1128 1304 960 "oHEX6_D\[5\]" "" } { 976 1128 1304 992 "oHEX6_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[6\] GND " "Warning (13410): Pin \"oHEX7_D\[6\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[5\] GND " "Warning (13410): Pin \"oHEX7_D\[5\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[4\] GND " "Warning (13410): Pin \"oHEX7_D\[4\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Warning (13410): Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Warning (13410): Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[1\] GND " "Warning (13410): Pin \"oHEX7_D\[1\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "oHEX7_D\[0\] GND " "Warning (13410): Pin \"oHEX7_D\[0\]\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 784 824 1000 800 "oHEX7_D\[0\]" "" } { 816 824 1000 832 "oHEX7_D\[1\]" "" } { 848 824 1000 864 "oHEX7_D\[2\]" "" } { 880 824 1000 896 "oHEX7_D\[3\]" "" } { 912 824 1000 928 "oHEX7_D\[4\]" "" } { 944 824 1000 960 "oHEX7_D\[5\]" "" } { 976 824 1000 992 "oHEX7_D\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 139 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_IN " "Warning (15610): No output dependent on input pin \"STEP_IN\"" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 1096 1264 616 "STEP_IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2601 " "Info: Implemented 2601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "226 " "Info: Implemented 226 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2266 " "Info: Implemented 2266 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Info: Implemented 85 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4495 " "Info: Peak virtual memory: 4495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 14:53:32 2022 " "Info: Processing ended: Fri May 27 14:53:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 14:53:33 2022 " "Info: Processing started: Fri May 27 14:53:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kx9016 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"kx9016\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5978 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5979 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "142 245 " "Critical Warning: No exact pin location assignment(s) for 142 pins of 245 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[15\] " "Info: Pin BUS\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[15] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[15\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[14\] " "Info: Pin BUS\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[14] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[14\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[13\] " "Info: Pin BUS\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[13] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[13\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[12\] " "Info: Pin BUS\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[12] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[12\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 421 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[11\] " "Info: Pin BUS\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[11] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[11\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 422 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[10\] " "Info: Pin BUS\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[10] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[10\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 423 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[9\] " "Info: Pin BUS\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[9] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[9\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 424 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[8\] " "Info: Pin BUS\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[8] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[8\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[7] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[7\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 426 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[6] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[6\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[5] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[5\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 428 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[4] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[4\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[3] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[3\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 430 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[2] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[2\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 431 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[1] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[1\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 432 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { BUS[0] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS\[0\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 584 760 744 "BUS\[15..0\]" "" } { 96 1690 1808 112 "BUS\[15..0\]" "" } { 720 536 590 736 "BUS\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 433 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T1 } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T1" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 864 1040 680 "T1" "" } { 192 1760 1808 204 "T1" "" } { 112 1632 1672 128 "T1" "" } { 656 808 864 672 "T1" "" } { -168 2016 2048 -156 "T1" "" } { -72 898 944 -56 "T1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP " "Info: Pin STEP not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { STEP } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 1120 1296 712 "STEP" "" } { 312 1808 1824 368 "STEP" "" } { 688 1088 1125 704 "STEP" "" } { -168 1848 1925 -152 "STEP" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T2 } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T2" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 864 1040 712 "T2" "" } { 408 648 696 420 "T2" "" } { 240 648 704 252 "T2" "" } { 160 744 784 179 "T2" "" } { 385 1280 1304 400 "T2" "" } { 264 1514 1568 280 "T2" "" } { 688 808 864 704 "T2" "" } { -152 2016 2048 -140 "T2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrWr " "Info: Pin instrWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrWr } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 568 1360 1536 584 "instrWr" "" } { 296 1514 1568 316 "InstrWr" "" } { 560 1328 1374 576 "InstrWr" "" } { 560 1984 2000 622 "InstrWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CompOut " "Info: Pin CompOut not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CompOut } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CompOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutRegWr " "Info: Pin OutRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OutRegWr } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 1360 1536 712 "OutRegWr" "" } { 416 1280 1343 437 "OutRegWr" "" } { 688 1328 1379 704 "OutRegWr" "" } { 560 1870 1888 620 "OutRegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutRegRd " "Info: Pin OutRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OutRegRd } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 1600 1776 712 "OutRegRd" "" } { 424 1144 1205 440 "OutRegRd" "" } { 688 1568 1619 704 "OutRegRd" "" } { 560 1888 1904 622 "OutRegRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[15\] " "Info: Pin ALU\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[15] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[15\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[14\] " "Info: Pin ALU\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[14] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[14\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[13\] " "Info: Pin ALU\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[13] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[13\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[12\] " "Info: Pin ALU\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[12] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[12\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[11\] " "Info: Pin ALU\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[11] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[11\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[10\] " "Info: Pin ALU\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[10] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[10\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[9\] " "Info: Pin ALU\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[9] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[9\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 456 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[8\] " "Info: Pin ALU\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[8] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[8\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 457 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Info: Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[7] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[7\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Info: Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[6] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[6\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 459 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Info: Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[5] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[5\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 460 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Info: Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[4] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[4\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 461 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Info: Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[3] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[3\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Info: Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[2] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[2\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Info: Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[1] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[1\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Info: Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ALU[0] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALU\[0\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[15\] " "Info: Pin OpRegBus\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[15] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 466 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[14\] " "Info: Pin OpRegBus\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[14] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[13\] " "Info: Pin OpRegBus\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[13] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 468 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[12\] " "Info: Pin OpRegBus\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[12] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 469 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[11\] " "Info: Pin OpRegBus\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[11] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 470 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[10\] " "Info: Pin OpRegBus\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[10] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 471 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[9\] " "Info: Pin OpRegBus\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[9] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 472 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[8\] " "Info: Pin OpRegBus\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[8] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 473 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[7\] " "Info: Pin OpRegBus\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[7] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 474 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[6\] " "Info: Pin OpRegBus\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[6] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 475 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[5\] " "Info: Pin OpRegBus\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[5] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[4\] " "Info: Pin OpRegBus\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[4] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[3\] " "Info: Pin OpRegBus\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[3] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 478 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[2\] " "Info: Pin OpRegBus\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[1\] " "Info: Pin OpRegBus\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 480 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegBus\[0\] " "Info: Pin OpRegBus\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegBus[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 728 864 1040 744 "OpRegBus\[15..0\]" "" } { 96 1136 1416 112 "OpRegBus\[15..0\]" "" } { 720 808 900 736 "OpRegBus\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegBus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 481 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpRegWr " "Info: Pin OpRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OpRegWr } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 536 584 760 552 "OpRegWr" "" } { 560 1968 1984 622 "OpRegWr" "" } { 144 1632 1680 160 "OpRegWr" "" } { 528 544 602 544 "OpRegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OpRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[3\] " "Info: Pin AluSel\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[3] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 482 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[2\] " "Info: Pin AluSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 483 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[1\] " "Info: Pin AluSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 484 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSel\[0\] " "Info: Pin AluSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AluSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 864 1040 616 "AluSel\[3..0\]" "" } { 112 1136 1202 128 "AluSel\[3..0\]" "" } { 560 1920 1936 622 "AluSel\[3..0\]" "" } { 592 808 866 608 "AluSel\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AluSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSel\[2\] " "Info: Pin ShiftSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ShiftSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 568 864 1040 584 "ShiftSel\[2..0\]" "" } { 240 1128 1202 256 "ShiftSel\[2..0\]" "" } { 560 1904 1920 624 "ShiftSel\[2..0\]" "" } { 560 808 874 576 "ShiftSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShiftSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSel\[1\] " "Info: Pin ShiftSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ShiftSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 568 864 1040 584 "ShiftSel\[2..0\]" "" } { 240 1128 1202 256 "ShiftSel\[2..0\]" "" } { 560 1904 1920 624 "ShiftSel\[2..0\]" "" } { 560 808 874 576 "ShiftSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShiftSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShiftSel\[0\] " "Info: Pin ShiftSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ShiftSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 568 864 1040 584 "ShiftSel\[2..0\]" "" } { 240 1128 1202 256 "ShiftSel\[2..0\]" "" } { 560 1904 1920 624 "ShiftSel\[2..0\]" "" } { 560 808 874 576 "ShiftSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShiftSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegRd " "Info: Pin RegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegRd } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 568 584 760 584 "RegRd" "" } { 112 378 424 128 "RegRd" "" } { 560 2016 2032 622 "RegRd" "" } { 560 544 588 576 "RegRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[15\] " "Info: Pin REGn\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[15] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[14\] " "Info: Pin REGn\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[14] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[13\] " "Info: Pin REGn\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[13] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[12\] " "Info: Pin REGn\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[12] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[11\] " "Info: Pin REGn\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[11] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[10\] " "Info: Pin REGn\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[10] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[9\] " "Info: Pin REGn\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[9] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[8\] " "Info: Pin REGn\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[8] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[7\] " "Info: Pin REGn\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[7] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[6\] " "Info: Pin REGn\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[6] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[5\] " "Info: Pin REGn\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[5] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[4\] " "Info: Pin REGn\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[4] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[3\] " "Info: Pin REGn\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[3] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[2\] " "Info: Pin REGn\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[1\] " "Info: Pin REGn\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGn\[0\] " "Info: Pin REGn\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { REGn[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 584 760 680 "REGn\[15..0\]" "" } { 136 378 464 152 "REGn\[15..0\]" "" } { 656 536 597 672 "REGn\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWr " "Info: Pin RegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegWr } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1600 1776 648 "RegWr" "" } { 127 744 787 144 "RegWr" "" } { 624 1568 1604 640 "RegWr" "" } { 560 2032 2048 622 "RegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSel\[2\] " "Info: Pin RegSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 536 864 1040 552 "RegSel\[2..0\]" "" } { 560 2000 2016 624 "RegSel\[2..0\]" "" } { 96 648 727 112 "RegSel\[2..0\]" "" } { 528 808 871 544 "RegSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSel\[1\] " "Info: Pin RegSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 536 864 1040 552 "RegSel\[2..0\]" "" } { 560 2000 2016 624 "RegSel\[2..0\]" "" } { 96 648 727 112 "RegSel\[2..0\]" "" } { 528 808 871 544 "RegSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSel\[0\] " "Info: Pin RegSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { RegSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 536 864 1040 552 "RegSel\[2..0\]" "" } { 560 2000 2016 624 "RegSel\[2..0\]" "" } { 96 648 727 112 "RegSel\[2..0\]" "" } { 528 808 871 544 "RegSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCRd " "Info: Pin PCRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PCRd } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 1600 1776 616 "PCRd" "" } { 240 378 424 256 "PcRd" "" } { 592 1568 1607 608 "PCRd" "" } { 560 1823 1840 621 "PCRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[15\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[14\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[13\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[12\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[11\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[10\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[9\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[8\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[7\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[6\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[5\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[4\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[3\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[2\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[1\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PC\[0\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 584 760 648 "PC\[15..0\]" "" } { 272 378 464 288 "PC\[15..0\]" "" } { 624 538 585 640 "PC\[15..0\]" "" } { 304 2248 2299 320 "PC\[7..4\]" "" } { 424 2248 2296 440 "PC\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWr " "Info: Pin PCWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { PCWr } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 568 1600 1776 584 "PCWr" "" } { 272 648 704 284 "PCWr" "" } { 560 1568 1607 576 "PCWr" "" } { 560 1807 1824 621 "PCWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VMA " "Info: Pin VMA not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { VMA } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1360 1536 648 "VMA" "" } { 624 1328 1360 640 "VMA" "" } { 560 2064 2080 622 "VMA" "" } { 16 1832 1896 32 "VMA" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VMA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Info: Pin WE not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { WE } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 1360 1536 616 "WE" "" } { 592 1328 1360 608 "WE" "" } { 560 2048 2064 622 "WE" "" } { 112 1760 1808 128 "WE" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[15\] " "Info: Pin AR\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[15] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[14\] " "Info: Pin AR\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[14] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[13\] " "Info: Pin AR\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[13] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[12\] " "Info: Pin AR\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[12] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 527 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[11\] " "Info: Pin AR\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[11] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[10\] " "Info: Pin AR\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[10] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[9\] " "Info: Pin AR\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[9] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[8\] " "Info: Pin AR\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[8] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[7\] " "Info: Pin AR\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[7] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 532 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[6\] " "Info: Pin AR\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[6] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 533 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[5\] " "Info: Pin AR\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[5] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 534 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[4\] " "Info: Pin AR\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[4] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[3\] " "Info: Pin AR\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[3] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 536 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[2\] " "Info: Pin AR\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 537 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[1\] " "Info: Pin AR\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 538 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[0\] " "Info: Pin AR\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { AR[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 584 760 616 "AR\[15..0\]" "" } { 376 440 497 392 "AR\[15..0\]" "" } { 128 1760 1811 144 "AR\[6..0\]" "" } { 592 538 585 608 "AR\[15..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrRegWr " "Info: Pin addrRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { addrRegWr } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 1360 1536 680 "addrRegWr" "" } { 440 648 713 452 "addrRegWr" "" } { 656 1328 1383 672 "addrRegWr" "" } { 560 1840 1856 622 "addrRegWr" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CmpSel\[2\] " "Info: Pin CmpSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CmpSel[2] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 864 1040 648 "CmpSel\[2..0\]" "" } { 384 1400 1464 404 "CmpSel\[2..0\]" "" } { 560 1936 1952 624 "CmpSel\[2..0\]" "" } { 624 808 874 640 "CmpSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CmpSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 540 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CmpSel\[1\] " "Info: Pin CmpSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CmpSel[1] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 864 1040 648 "CmpSel\[2..0\]" "" } { 384 1400 1464 404 "CmpSel\[2..0\]" "" } { 560 1936 1952 624 "CmpSel\[2..0\]" "" } { 624 808 874 640 "CmpSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CmpSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CmpSel\[0\] " "Info: Pin CmpSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { CmpSel[0] } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 864 1040 648 "CmpSel\[2..0\]" "" } { 384 1400 1464 404 "CmpSel\[2..0\]" "" } { 560 1936 1952 624 "CmpSel\[2..0\]" "" } { 624 808 874 640 "CmpSel\[2..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CmpSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 542 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrRegRd " "Info: Pin addrRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { addrRegRd } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 1600 1776 680 "addrRegRd" "" } { 656 1568 1623 672 "addrRegRd" "" } { 560 1856 1872 622 "addrRegRd" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[15\] " "Info: Pin OUT\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[15] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[15\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 552 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[14\] " "Info: Pin OUT\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[14] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[14\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 553 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[13\] " "Info: Pin OUT\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[13] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[13\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[12\] " "Info: Pin OUT\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[12] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[12\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[11\] " "Info: Pin OUT\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[11] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[11\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[10\] " "Info: Pin OUT\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[10] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[10\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[9\] " "Info: Pin OUT\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[9] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[9\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[8\] " "Info: Pin OUT\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[8] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[8\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Info: Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[7] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[7\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Info: Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[6] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[6\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Info: Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[5] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[5\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Info: Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[4] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[4\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Info: Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[3] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[3\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Info: Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[2] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[2\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Info: Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[1] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[1\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Info: Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { OUT[0] } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT\[0\]" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 1216 1392 -72 "OUT\[15..0\]" "" } { -56 2112 2170 -40 "OUT\[7..4\]" "" } { 64 2112 2176 80 "OUT\[11..8\]" "" } { 184 2112 2172 200 "OUT\[15..12\]" "" } { -176 2104 2162 -160 "OUT\[3..0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_IN " "Info: Pin STEP_IN not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { STEP_IN } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 600 1096 1264 616 "STEP_IN" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst25\|inst3 " "Info: Destination node STEP2:inst25\|inst3" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { iCLK_50 } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 2473 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP2:inst25\|inst  " "Info: Automatically promoted node STEP2:inst25\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst25\|inst1 " "Info: Destination node STEP2:inst25\|inst1" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst25\|inst4 " "Info: Destination node STEP2:inst25\|inst4" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 88 288 352 136 "inst4" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst19 " "Info: Destination node inst19" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1 " "Info: Destination node T1" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T1 } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T1" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 864 1040 680 "T1" "" } { 192 1760 1808 204 "T1" "" } { 112 1632 1672 128 "T1" "" } { 656 808 864 672 "T1" "" } { -168 2016 2048 -156 "T1" "" } { -72 898 944 -56 "T1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[65\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[65\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 3553 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[65\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[65\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 3622 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP2:inst25\|inst1  " "Info: Automatically promoted node STEP2:inst25\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst25\|inst4 " "Info: Destination node STEP2:inst25\|inst4" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 88 288 352 136 "inst4" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STEP2:inst25\|inst2 " "Info: Destination node STEP2:inst25\|inst2" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Info: Destination node inst20" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21 " "Info: Destination node inst21" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T2 " "Info: Destination node T2" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { T2 } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "T2" } } } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 864 1040 712 "T2" "" } { 408 648 696 420 "T2" "" } { 240 648 704 252 "T2" "" } { 160 744 784 179 "T2" "" } { 385 1280 1304 400 "T2" "" } { 264 1514 1568 280 "T2" "" } { 688 808 864 704 "T2" "" } { -152 2016 2048 -140 "T2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[66\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[66\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 3554 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 3623 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP2:inst25|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Info: Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Info: Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 4332 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 4389 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 3632 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5966 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 4229 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 873 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5891 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5892 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5967 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/" 0 { } { { 0 { 0 ""} 0 5724 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "142 unused 3.3V 1 141 0 " "Info: Number of I/O pins in group: 142 (unused VREF, 3.3V VCCIO, 1 input, 141 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 81 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 48 35 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 48 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 82 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  82 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 68 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 43 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Warning: Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Warning: Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Warning: Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Warning: Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Warning: Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Warning: Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Warning: Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Warning: Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Warning: Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Warning: Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Warning: Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Warning: Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Warning: Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Warning: Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Warning: Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Warning: Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[0\] " "Warning: Node \"ENET_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[10\] " "Warning: Node \"ENET_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[11\] " "Warning: Node \"ENET_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[12\] " "Warning: Node \"ENET_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[13\] " "Warning: Node \"ENET_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[14\] " "Warning: Node \"ENET_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[15\] " "Warning: Node \"ENET_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[1\] " "Warning: Node \"ENET_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[2\] " "Warning: Node \"ENET_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[3\] " "Warning: Node \"ENET_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[4\] " "Warning: Node \"ENET_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[5\] " "Warning: Node \"ENET_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[6\] " "Warning: Node \"ENET_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[7\] " "Warning: Node \"ENET_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[8\] " "Warning: Node \"ENET_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_D\[9\] " "Warning: Node \"ENET_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ15_AM1 " "Warning: Node \"FLASH_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[0\] " "Warning: Node \"FLASH_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[10\] " "Warning: Node \"FLASH_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[11\] " "Warning: Node \"FLASH_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[12\] " "Warning: Node \"FLASH_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[13\] " "Warning: Node \"FLASH_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[14\] " "Warning: Node \"FLASH_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[1\] " "Warning: Node \"FLASH_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[2\] " "Warning: Node \"FLASH_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[3\] " "Warning: Node \"FLASH_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[4\] " "Warning: Node \"FLASH_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[5\] " "Warning: Node \"FLASH_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[6\] " "Warning: Node \"FLASH_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[7\] " "Warning: Node \"FLASH_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[8\] " "Warning: Node \"FLASH_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DQ\[9\] " "Warning: Node \"FLASH_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Warning: Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Warning: Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Warning: Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Warning: Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Warning: Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Warning: Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Warning: Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Warning: Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[0\] " "Warning: Node \"LCD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[1\] " "Warning: Node \"LCD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[2\] " "Warning: Node \"LCD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[3\] " "Warning: Node \"LCD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[4\] " "Warning: Node \"LCD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[5\] " "Warning: Node \"LCD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[6\] " "Warning: Node \"LCD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D\[7\] " "Warning: Node \"LCD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[0\] " "Warning: Node \"OTG_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[10\] " "Warning: Node \"OTG_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[11\] " "Warning: Node \"OTG_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[12\] " "Warning: Node \"OTG_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[13\] " "Warning: Node \"OTG_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[14\] " "Warning: Node \"OTG_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[15\] " "Warning: Node \"OTG_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[1\] " "Warning: Node \"OTG_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[2\] " "Warning: Node \"OTG_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[3\] " "Warning: Node \"OTG_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[4\] " "Warning: Node \"OTG_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[5\] " "Warning: Node \"OTG_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[6\] " "Warning: Node \"OTG_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[7\] " "Warning: Node \"OTG_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[8\] " "Warning: Node \"OTG_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_D\[9\] " "Warning: Node \"OTG_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Warning: Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Warning: Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Warning: Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Warning: Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[0\] " "Warning: Node \"SRAM_DPA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[1\] " "Warning: Node \"SRAM_DPA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[2\] " "Warning: Node \"SRAM_DPA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DPA\[3\] " "Warning: Node \"SRAM_DPA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[16\] " "Warning: Node \"SRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[17\] " "Warning: Node \"SRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[18\] " "Warning: Node \"SRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[19\] " "Warning: Node \"SRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[20\] " "Warning: Node \"SRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[21\] " "Warning: Node \"SRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[22\] " "Warning: Node \"SRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[23\] " "Warning: Node \"SRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[24\] " "Warning: Node \"SRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[25\] " "Warning: Node \"SRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[26\] " "Warning: Node \"SRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[27\] " "Warning: Node \"SRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[28\] " "Warning: Node \"SRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[29\] " "Warning: Node \"SRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[30\] " "Warning: Node \"SRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[31\] " "Warning: Node \"SRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iAUD_ADCDAT " "Warning: Node \"iAUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iAUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_28 " "Warning: Node \"iCLK_28\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_28" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_2 " "Warning: Node \"iCLK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_3 " "Warning: Node \"iCLK_50_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iCLK_50_4 " "Warning: Node \"iCLK_50_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK_50_4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iENET_INT " "Warning: Node \"iENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iEXT_CLOCK " "Warning: Node \"iEXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iEXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iFLASH_RY_N " "Warning: Node \"iFLASH_RY_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iFLASH_RY_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iIRDA_RXD " "Warning: Node \"iIRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iIRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iKEY\[0\] " "Warning: Node \"iKEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iKEY\[2\] " "Warning: Node \"iKEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iKEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iKEY\[3\] " "Warning: Node \"iKEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iKEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ0 " "Warning: Node \"iOTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_DREQ1 " "Warning: Node \"iOTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT0 " "Warning: Node \"iOTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iOTG_INT1 " "Warning: Node \"iOTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iOTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[16\] " "Warning: Node \"iSW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[17\] " "Warning: Node \"iSW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_CLK27 " "Warning: Node \"iTD1_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_CLK27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[0\] " "Warning: Node \"iTD1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[1\] " "Warning: Node \"iTD1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[2\] " "Warning: Node \"iTD1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[3\] " "Warning: Node \"iTD1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[4\] " "Warning: Node \"iTD1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[5\] " "Warning: Node \"iTD1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[6\] " "Warning: Node \"iTD1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_D\[7\] " "Warning: Node \"iTD1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_HS " "Warning: Node \"iTD1_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD1_VS " "Warning: Node \"iTD1_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD1_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_CLK27 " "Warning: Node \"iTD2_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_CLK27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[0\] " "Warning: Node \"iTD2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[1\] " "Warning: Node \"iTD2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[2\] " "Warning: Node \"iTD2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[3\] " "Warning: Node \"iTD2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[4\] " "Warning: Node \"iTD2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[5\] " "Warning: Node \"iTD2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[6\] " "Warning: Node \"iTD2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_D\[7\] " "Warning: Node \"iTD2_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_HS " "Warning: Node \"iTD2_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD2_VS " "Warning: Node \"iTD2_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iTD2_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RTS " "Warning: Node \"iUART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUART_RXD " "Warning: Node \"iUART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iUART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_DACDAT " "Warning: Node \"oAUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oAUD_XCK " "Warning: Node \"oAUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oAUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[0\] " "Warning: Node \"oDRAM0_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[10\] " "Warning: Node \"oDRAM0_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[11\] " "Warning: Node \"oDRAM0_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[12\] " "Warning: Node \"oDRAM0_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[1\] " "Warning: Node \"oDRAM0_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[2\] " "Warning: Node \"oDRAM0_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[3\] " "Warning: Node \"oDRAM0_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[4\] " "Warning: Node \"oDRAM0_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[5\] " "Warning: Node \"oDRAM0_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[6\] " "Warning: Node \"oDRAM0_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[7\] " "Warning: Node \"oDRAM0_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[8\] " "Warning: Node \"oDRAM0_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_A\[9\] " "Warning: Node \"oDRAM0_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[0\] " "Warning: Node \"oDRAM0_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_BA\[1\] " "Warning: Node \"oDRAM0_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CAS_N " "Warning: Node \"oDRAM0_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CKE " "Warning: Node \"oDRAM0_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CLK " "Warning: Node \"oDRAM0_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_CS_N " "Warning: Node \"oDRAM0_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_LDQM0 " "Warning: Node \"oDRAM0_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_LDQM0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_RAS_N " "Warning: Node \"oDRAM0_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_UDQM1 " "Warning: Node \"oDRAM0_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_UDQM1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM0_WE_N " "Warning: Node \"oDRAM0_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM0_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[0\] " "Warning: Node \"oDRAM1_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[10\] " "Warning: Node \"oDRAM1_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[11\] " "Warning: Node \"oDRAM1_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[12\] " "Warning: Node \"oDRAM1_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[1\] " "Warning: Node \"oDRAM1_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[2\] " "Warning: Node \"oDRAM1_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[3\] " "Warning: Node \"oDRAM1_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[4\] " "Warning: Node \"oDRAM1_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[5\] " "Warning: Node \"oDRAM1_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[6\] " "Warning: Node \"oDRAM1_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[7\] " "Warning: Node \"oDRAM1_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[8\] " "Warning: Node \"oDRAM1_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_A\[9\] " "Warning: Node \"oDRAM1_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[0\] " "Warning: Node \"oDRAM1_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_BA\[1\] " "Warning: Node \"oDRAM1_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_BA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CAS_N " "Warning: Node \"oDRAM1_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CKE " "Warning: Node \"oDRAM1_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CLK " "Warning: Node \"oDRAM1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_CS_N " "Warning: Node \"oDRAM1_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_LDQM0 " "Warning: Node \"oDRAM1_LDQM0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_LDQM0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_RAS_N " "Warning: Node \"oDRAM1_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_UDQM1 " "Warning: Node \"oDRAM1_UDQM1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_UDQM1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM1_WE_N " "Warning: Node \"oDRAM1_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM1_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CLK " "Warning: Node \"oENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CMD " "Warning: Node \"oENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_CS_N " "Warning: Node \"oENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOR_N " "Warning: Node \"oENET_IOR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_IOW_N " "Warning: Node \"oENET_IOW_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_IOW_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oENET_RESET_N " "Warning: Node \"oENET_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[0\] " "Warning: Node \"oFLASH_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[10\] " "Warning: Node \"oFLASH_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[11\] " "Warning: Node \"oFLASH_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[12\] " "Warning: Node \"oFLASH_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[13\] " "Warning: Node \"oFLASH_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[14\] " "Warning: Node \"oFLASH_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[15\] " "Warning: Node \"oFLASH_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[16\] " "Warning: Node \"oFLASH_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[17\] " "Warning: Node \"oFLASH_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[18\] " "Warning: Node \"oFLASH_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[19\] " "Warning: Node \"oFLASH_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[1\] " "Warning: Node \"oFLASH_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[20\] " "Warning: Node \"oFLASH_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[21\] " "Warning: Node \"oFLASH_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[2\] " "Warning: Node \"oFLASH_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[3\] " "Warning: Node \"oFLASH_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[4\] " "Warning: Node \"oFLASH_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[5\] " "Warning: Node \"oFLASH_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[6\] " "Warning: Node \"oFLASH_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[7\] " "Warning: Node \"oFLASH_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[8\] " "Warning: Node \"oFLASH_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_A\[9\] " "Warning: Node \"oFLASH_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_BYTE_N " "Warning: Node \"oFLASH_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_CE_N " "Warning: Node \"oFLASH_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_OE_N " "Warning: Node \"oFLASH_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_RST_N " "Warning: Node \"oFLASH_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WE_N " "Warning: Node \"oFLASH_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oFLASH_WP_N " "Warning: Node \"oFLASH_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oI2C_SCLK " "Warning: Node \"oI2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oIRDA_TXD " "Warning: Node \"oIRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_BLON " "Warning: Node \"oLCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_EN " "Warning: Node \"oLCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_ON " "Warning: Node \"oLCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RS " "Warning: Node \"oLCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLCD_RW " "Warning: Node \"oLCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[2\] " "Warning: Node \"oLEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[3\] " "Warning: Node \"oLEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[4\] " "Warning: Node \"oLEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[5\] " "Warning: Node \"oLEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[6\] " "Warning: Node \"oLEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[7\] " "Warning: Node \"oLEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDG\[8\] " "Warning: Node \"oLEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDR\[16\] " "Warning: Node \"oLEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oLEDR\[17\] " "Warning: Node \"oLEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oLEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[0\] " "Warning: Node \"oOTG_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_A\[1\] " "Warning: Node \"oOTG_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_CS_N " "Warning: Node \"oOTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK0_N " "Warning: Node \"oOTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_DACK1_N " "Warning: Node \"oOTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_OE_N " "Warning: Node \"oOTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_RESET_N " "Warning: Node \"oOTG_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oOTG_WE_N " "Warning: Node \"oOTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oOTG_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSD_CLK " "Warning: Node \"oSD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSC_N " "Warning: Node \"oSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSC_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADSP_N " "Warning: Node \"oSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_ADV_N " "Warning: Node \"oSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[0\] " "Warning: Node \"oSRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[10\] " "Warning: Node \"oSRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[11\] " "Warning: Node \"oSRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[12\] " "Warning: Node \"oSRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[13\] " "Warning: Node \"oSRAM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[14\] " "Warning: Node \"oSRAM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[15\] " "Warning: Node \"oSRAM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[16\] " "Warning: Node \"oSRAM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[17\] " "Warning: Node \"oSRAM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[18\] " "Warning: Node \"oSRAM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[1\] " "Warning: Node \"oSRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[2\] " "Warning: Node \"oSRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[3\] " "Warning: Node \"oSRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[4\] " "Warning: Node \"oSRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[5\] " "Warning: Node \"oSRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[6\] " "Warning: Node \"oSRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[7\] " "Warning: Node \"oSRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[8\] " "Warning: Node \"oSRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_A\[9\] " "Warning: Node \"oSRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[0\] " "Warning: Node \"oSRAM_BE_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[1\] " "Warning: Node \"oSRAM_BE_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[2\] " "Warning: Node \"oSRAM_BE_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_BE_N\[3\] " "Warning: Node \"oSRAM_BE_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE1_N " "Warning: Node \"oSRAM_CE1_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE2 " "Warning: Node \"oSRAM_CE2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CE3_N " "Warning: Node \"oSRAM_CE3_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CE3_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_CLK " "Warning: Node \"oSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_GW_N " "Warning: Node \"oSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_OE_N " "Warning: Node \"oSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSRAM_WE_N " "Warning: Node \"oSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD1_RESET_N " "Warning: Node \"oTD1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD2_RESET_N " "Warning: Node \"oTD2_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_CTS " "Warning: Node \"oUART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUART_TXD " "Warning: Node \"oUART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oUART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_BLANK_N " "Warning: Node \"oVGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[0\] " "Warning: Node \"oVGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[1\] " "Warning: Node \"oVGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[2\] " "Warning: Node \"oVGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[3\] " "Warning: Node \"oVGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[4\] " "Warning: Node \"oVGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[5\] " "Warning: Node \"oVGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[6\] " "Warning: Node \"oVGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[7\] " "Warning: Node \"oVGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[8\] " "Warning: Node \"oVGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_B\[9\] " "Warning: Node \"oVGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_CLOCK " "Warning: Node \"oVGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[0\] " "Warning: Node \"oVGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[1\] " "Warning: Node \"oVGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[2\] " "Warning: Node \"oVGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[3\] " "Warning: Node \"oVGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[4\] " "Warning: Node \"oVGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[5\] " "Warning: Node \"oVGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[6\] " "Warning: Node \"oVGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[7\] " "Warning: Node \"oVGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[8\] " "Warning: Node \"oVGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_G\[9\] " "Warning: Node \"oVGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_HS " "Warning: Node \"oVGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[0\] " "Warning: Node \"oVGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[1\] " "Warning: Node \"oVGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[2\] " "Warning: Node \"oVGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[3\] " "Warning: Node \"oVGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[4\] " "Warning: Node \"oVGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[5\] " "Warning: Node \"oVGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[6\] " "Warning: Node \"oVGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[7\] " "Warning: Node \"oVGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[8\] " "Warning: Node \"oVGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_R\[9\] " "Warning: Node \"oVGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_SYNC_N " "Warning: Node \"oVGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_VS " "Warning: Node \"oVGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.877 ns register register " "Info: Estimated most critical path is register to register delay of 9.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[4\] 1 REG LAB_X70_Y37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X70_Y37; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[4] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.053 ns) + CELL(0.438 ns) 0.491 ns CONTRLA:inst5\|Selector71~0 2 COMB LAB_X70_Y37 1 " "Info: 2: + IC(0.053 ns) + CELL(0.438 ns) = 0.491 ns; Loc. = LAB_X70_Y37; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector71~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.491 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector71~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.056 ns CONTRLA:inst5\|Selector71~2 3 COMB LAB_X70_Y37 57 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.056 ns; Loc. = LAB_X70_Y37; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector71~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { CONTRLA:inst5|Selector71~0 CONTRLA:inst5|Selector71~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.275 ns) 2.088 ns REG_AR7:inst8\|ramdata~216 4 COMB LAB_X68_Y37 1 " "Info: 4: + IC(0.757 ns) + CELL(0.275 ns) = 2.088 ns; Loc. = LAB_X68_Y37; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~216'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.032 ns" { CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~216 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.649 ns REG_AR7:inst8\|ramdata~217 5 COMB LAB_X68_Y37 1 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.649 ns; Loc. = LAB_X68_Y37; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~217'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { REG_AR7:inst8|ramdata~216 REG_AR7:inst8|ramdata~217 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.437 ns) 3.957 ns REG_AR7:inst8\|ramdata~220 6 COMB LAB_X70_Y38 3 " "Info: 6: + IC(0.871 ns) + CELL(0.437 ns) = 3.957 ns; Loc. = LAB_X70_Y38; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~220'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { REG_AR7:inst8|ramdata~217 REG_AR7:inst8|ramdata~220 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.420 ns) 5.018 ns REGT_V:inst11\|c_out\[1\]~49 7 COMB LAB_X70_Y36 23 " "Info: 7: + IC(0.641 ns) + CELL(0.420 ns) = 5.018 ns; Loc. = LAB_X70_Y36; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[1\]~49'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { REG_AR7:inst8|ramdata~220 REGT_V:inst11|c_out[1]~49 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.393 ns) 6.293 ns ALU_V:inst1\|Add0~42 8 COMB LAB_X68_Y36 2 " "Info: 8: + IC(0.882 ns) + CELL(0.393 ns) = 6.293 ns; Loc. = LAB_X68_Y36; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~42'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.275 ns" { REGT_V:inst11|c_out[1]~49 ALU_V:inst1|Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.364 ns ALU_V:inst1\|Add0~44 9 COMB LAB_X68_Y36 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.364 ns; Loc. = LAB_X68_Y36; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.435 ns ALU_V:inst1\|Add0~46 10 COMB LAB_X68_Y36 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.435 ns; Loc. = LAB_X68_Y36; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.506 ns ALU_V:inst1\|Add0~48 11 COMB LAB_X68_Y36 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.506 ns; Loc. = LAB_X68_Y36; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.577 ns ALU_V:inst1\|Add0~50 12 COMB LAB_X68_Y36 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.577 ns; Loc. = LAB_X68_Y36; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.648 ns ALU_V:inst1\|Add0~52 13 COMB LAB_X68_Y36 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.648 ns; Loc. = LAB_X68_Y36; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 6.809 ns ALU_V:inst1\|Add0~54 14 COMB LAB_X68_Y35 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 6.809 ns; Loc. = LAB_X68_Y35; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.161 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.880 ns ALU_V:inst1\|Add0~56 15 COMB LAB_X68_Y35 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.880 ns; Loc. = LAB_X68_Y35; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.951 ns ALU_V:inst1\|Add0~58 16 COMB LAB_X68_Y35 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.951 ns; Loc. = LAB_X68_Y35; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.022 ns ALU_V:inst1\|Add0~60 17 COMB LAB_X68_Y35 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.022 ns; Loc. = LAB_X68_Y35; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.093 ns ALU_V:inst1\|Add0~62 18 COMB LAB_X68_Y35 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.093 ns; Loc. = LAB_X68_Y35; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.503 ns ALU_V:inst1\|Add0~63 19 COMB LAB_X68_Y35 2 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.503 ns; Loc. = LAB_X68_Y35; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~63'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.438 ns) 8.831 ns ALU_V:inst1\|Add0~80 20 COMB LAB_X65_Y39 1 " "Info: 20: + IC(0.890 ns) + CELL(0.438 ns) = 8.831 ns; Loc. = LAB_X65_Y39; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~80'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.328 ns" { ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.396 ns ALU_V:inst1\|Add0~81 21 COMB LAB_X65_Y39 5 " "Info: 21: + IC(0.145 ns) + CELL(0.420 ns) = 9.396 ns; Loc. = LAB_X65_Y39; Fanout = 5; COMB Node = 'ALU_V:inst1\|Add0~81'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.084 ns) 9.877 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[3\] 22 REG LAB_X65_Y39 3 " "Info: 22: + IC(0.397 ns) + CELL(0.084 ns) = 9.877 ns; Loc. = LAB_X65_Y39; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.734 ns ( 47.93 % ) " "Info: Total cell delay = 4.734 ns ( 47.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.143 ns ( 52.07 % ) " "Info: Total interconnect delay = 5.143 ns ( 52.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.877 ns" { REG16A_V:inst2|c_out[4] CONTRLA:inst5|Selector71~0 CONTRLA:inst5|Selector71~2 REG_AR7:inst8|ramdata~216 REG_AR7:inst8|ramdata~217 REG_AR7:inst8|ramdata~220 REGT_V:inst11|c_out[1]~49 ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "1.00 " "Info: Router will attempt to preserve 1.00 percent of routes from an earlier compile, a user specified Routing Constraints File, or internal routing requirements" {  } {  } 0 0 "Router will attempt to preserve %1!s! percent of routes from an earlier compile, a user specified Routing Constraints File, or internal routing requirements" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X60_Y26 X71_Y38 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "225 " "Warning: Found 225 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[15\] 0 " "Info: Pin \"BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[14\] 0 " "Info: Pin \"BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[13\] 0 " "Info: Pin \"BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[12\] 0 " "Info: Pin \"BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[11\] 0 " "Info: Pin \"BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[10\] 0 " "Info: Pin \"BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[9\] 0 " "Info: Pin \"BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[8\] 0 " "Info: Pin \"BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T1 0 " "Info: Pin \"T1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STEP 0 " "Info: Pin \"STEP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T2 0 " "Info: Pin \"T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrWr 0 " "Info: Pin \"instrWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CompOut 0 " "Info: Pin \"CompOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutRegWr 0 " "Info: Pin \"OutRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutRegRd 0 " "Info: Pin \"OutRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[15\] 0 " "Info: Pin \"ALU\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[14\] 0 " "Info: Pin \"ALU\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[13\] 0 " "Info: Pin \"ALU\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[12\] 0 " "Info: Pin \"ALU\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[11\] 0 " "Info: Pin \"ALU\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[10\] 0 " "Info: Pin \"ALU\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[9\] 0 " "Info: Pin \"ALU\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[8\] 0 " "Info: Pin \"ALU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[7\] 0 " "Info: Pin \"ALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[6\] 0 " "Info: Pin \"ALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[5\] 0 " "Info: Pin \"ALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[4\] 0 " "Info: Pin \"ALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[3\] 0 " "Info: Pin \"ALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[2\] 0 " "Info: Pin \"ALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[1\] 0 " "Info: Pin \"ALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[0\] 0 " "Info: Pin \"ALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[15\] 0 " "Info: Pin \"OpRegBus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[14\] 0 " "Info: Pin \"OpRegBus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[13\] 0 " "Info: Pin \"OpRegBus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[12\] 0 " "Info: Pin \"OpRegBus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[11\] 0 " "Info: Pin \"OpRegBus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[10\] 0 " "Info: Pin \"OpRegBus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[9\] 0 " "Info: Pin \"OpRegBus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[8\] 0 " "Info: Pin \"OpRegBus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[7\] 0 " "Info: Pin \"OpRegBus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[6\] 0 " "Info: Pin \"OpRegBus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[5\] 0 " "Info: Pin \"OpRegBus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[4\] 0 " "Info: Pin \"OpRegBus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[3\] 0 " "Info: Pin \"OpRegBus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[2\] 0 " "Info: Pin \"OpRegBus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[1\] 0 " "Info: Pin \"OpRegBus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegBus\[0\] 0 " "Info: Pin \"OpRegBus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpRegWr 0 " "Info: Pin \"OpRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[3\] 0 " "Info: Pin \"AluSel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[2\] 0 " "Info: Pin \"AluSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[1\] 0 " "Info: Pin \"AluSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSel\[0\] 0 " "Info: Pin \"AluSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSel\[2\] 0 " "Info: Pin \"ShiftSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSel\[1\] 0 " "Info: Pin \"ShiftSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShiftSel\[0\] 0 " "Info: Pin \"ShiftSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegRd 0 " "Info: Pin \"RegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[15\] 0 " "Info: Pin \"REGn\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[14\] 0 " "Info: Pin \"REGn\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[13\] 0 " "Info: Pin \"REGn\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[12\] 0 " "Info: Pin \"REGn\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[11\] 0 " "Info: Pin \"REGn\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[10\] 0 " "Info: Pin \"REGn\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[9\] 0 " "Info: Pin \"REGn\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[8\] 0 " "Info: Pin \"REGn\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[7\] 0 " "Info: Pin \"REGn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[6\] 0 " "Info: Pin \"REGn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[5\] 0 " "Info: Pin \"REGn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[4\] 0 " "Info: Pin \"REGn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[3\] 0 " "Info: Pin \"REGn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[2\] 0 " "Info: Pin \"REGn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[1\] 0 " "Info: Pin \"REGn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGn\[0\] 0 " "Info: Pin \"REGn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWr 0 " "Info: Pin \"RegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegSel\[2\] 0 " "Info: Pin \"RegSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegSel\[1\] 0 " "Info: Pin \"RegSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegSel\[0\] 0 " "Info: Pin \"RegSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCRd 0 " "Info: Pin \"PCRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Info: Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Info: Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Info: Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Info: Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Info: Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Info: Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Info: Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Info: Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCWr 0 " "Info: Pin \"PCWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VMA 0 " "Info: Pin \"VMA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Info: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[15\] 0 " "Info: Pin \"AR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[14\] 0 " "Info: Pin \"AR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[13\] 0 " "Info: Pin \"AR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[12\] 0 " "Info: Pin \"AR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[11\] 0 " "Info: Pin \"AR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[10\] 0 " "Info: Pin \"AR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[9\] 0 " "Info: Pin \"AR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[8\] 0 " "Info: Pin \"AR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[7\] 0 " "Info: Pin \"AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[6\] 0 " "Info: Pin \"AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[5\] 0 " "Info: Pin \"AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[4\] 0 " "Info: Pin \"AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[3\] 0 " "Info: Pin \"AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[2\] 0 " "Info: Pin \"AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[1\] 0 " "Info: Pin \"AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[0\] 0 " "Info: Pin \"AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrRegWr 0 " "Info: Pin \"addrRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CmpSel\[2\] 0 " "Info: Pin \"CmpSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CmpSel\[1\] 0 " "Info: Pin \"CmpSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CmpSel\[0\] 0 " "Info: Pin \"CmpSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrRegRd 0 " "Info: Pin \"addrRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Info: Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Info: Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Info: Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Info: Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Info: Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Info: Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Info: Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Info: Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Info: Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Info: Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Info: Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Info: Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Info: Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Info: Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Info: Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[15\] 0 " "Info: Pin \"OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[14\] 0 " "Info: Pin \"OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[13\] 0 " "Info: Pin \"OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[12\] 0 " "Info: Pin \"OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[11\] 0 " "Info: Pin \"OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[10\] 0 " "Info: Pin \"OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[9\] 0 " "Info: Pin \"OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[8\] 0 " "Info: Pin \"OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[7\] 0 " "Info: Pin \"OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[6\] 0 " "Info: Pin \"OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[5\] 0 " "Info: Pin \"OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[4\] 0 " "Info: Pin \"OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Info: Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Info: Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Info: Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Info: Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Info: Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Info: Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Info: Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Info: Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Info: Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Info: Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Info: Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Info: Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Info: Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Info: Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Info: Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Info: Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Info: Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Info: Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Info: Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Info: Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Info: Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Info: Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Info: Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Info: Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Info: Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Info: Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Info: Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Info: Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Info: Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Info: Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Info: Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Info: Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Info: Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Info: Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Info: Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Info: Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Info: Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Info: Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Info: Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Info: Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Info: Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Info: Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Info: Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Info: Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Info: Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Info: Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Info: Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Info: Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Info: Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Info: Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Info: Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Info: Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Info: Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Info: Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Info: Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.fit.smsg " "Info: Generated suppressed messages file D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 432 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 432 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Info: Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 14:53:49 2022 " "Info: Processing ended: Fri May 27 14:53:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 14:53:50 2022 " "Info: Processing started: Fri May 27 14:53:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Info: Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 14:53:53 2022 " "Info: Processing ended: Fri May 27 14:53:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 14:53:53 2022 " "Info: Processing started: Fri May 27 14:53:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kx9016 -c kx9016 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "63 " "Warning: Found 63 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 944 1008 -24 "inst19" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr82~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr82~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr82~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~5 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~5\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst21 " "Info: Detected gated clock \"inst21\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.rotl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.rotl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.rotl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftl2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftl2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftl2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.move2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.move2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.move2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.shftr2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.shftr2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.shftr2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.add4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.add4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.add4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.or4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.or4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.or4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.and4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.and4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.and4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.xor4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.xor4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.xor4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.not2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.not2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.not2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.dec2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.dec2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.dec2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPC " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPC\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPC" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpeq1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpeq1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpeq1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "REGT_V:inst11\|v1\[9\]~0 " "Info: Detected gated clock \"REGT_V:inst11\|v1\[9\]~0\" as buffer" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REGT_V:inst11\|v1\[9\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.inc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.inc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.inc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmp1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmp1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmplte1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmplte1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmplte1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.jmpgt1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.jmpgt1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.jmpgt1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~0 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~0\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~2 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.sub4 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.sub4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.sub4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|Selector72~2 " "Info: Detected gated clock \"CONTRLA:inst5\|Selector72~2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|Selector72~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.reset3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.reset3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.reset3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadPc2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadPc2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadPc2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.incPc3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.incPc3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.incPc3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.loadI6 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.loadI6\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.loadI6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.load3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.load3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.load3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~4 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~4\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.in3 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.in3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.in3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr6~1 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr6~1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CONTRLA:inst5\|WideOr75~3 " "Info: Detected gated clock \"CONTRLA:inst5\|WideOr75~3\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|WideOr75~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst1 " "Info: Detected ripple clock \"STEP2:inst25\|inst1\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst2 " "Info: Detected ripple clock \"STEP2:inst25\|inst2\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 560 624 248 "inst2" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out2 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out2\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONTRLA:inst5\|current_state.out1 " "Info: Detected ripple clock \"CONTRLA:inst5\|current_state.out1\" as buffer" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONTRLA:inst5\|current_state.out1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STEP2:inst25\|inst3 " "Info: Detected gated clock \"STEP2:inst25\|inst3\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "STEP2:inst25\|inst " "Info: Detected ripple clock \"STEP2:inst25\|inst\" as buffer" {  } { { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STEP2:inst25\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register REG16A_V:inst2\|c_out\[3\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] 3.549 ns " "Info: Slack time is 3.549 ns for clock \"iCLK_50\" between source register \"REG16A_V:inst2\|c_out\[3\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "60.79 MHz 16.451 ns " "Info: Fmax is 60.79 MHz (period= 16.451 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.263 ns + Largest register register " "Info: + Largest register to register requirement is 13.263 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.523 ns + Largest " "Info: + Largest clock skew is -6.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.804 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 841 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 841; COMB Node = 'iCLK_50~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.537 ns) 2.804 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] 3 REG LCFF_X65_Y39_N29 1 " "Info: 3: + IC(1.196 ns) + CELL(0.537 ns) = 2.804 ns; Loc. = LCFF_X65_Y39_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.733 ns" { iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.35 % ) " "Info: Total cell delay = 1.496 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.308 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 9.327 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 9.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.787 ns) 5.328 ns STEP2:inst25\|inst1 3 REG LCFF_X75_Y37_N21 9 " "Info: 3: + IC(0.970 ns) + CELL(0.787 ns) = 5.328 ns; Loc. = LCFF_X75_Y37_N21; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.651 ns inst21 4 COMB LCCOMB_X75_Y37_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 5.651 ns; Loc. = LCCOMB_X75_Y37_N20; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 7.604 ns inst21~clkctrl 5 COMB CLKCTRL_G6 11 " "Info: 5: + IC(1.953 ns) + CELL(0.000 ns) = 7.604 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.953 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 9.327 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X70_Y37_N13 1 " "Info: 6: + IC(1.186 ns) + CELL(0.537 ns) = 9.327 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.723 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 29.54 % ) " "Info: Total cell delay = 2.755 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 70.46 % ) " "Info: Total interconnect delay = 6.572 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.714 ns - Longest register register " "Info: - Longest register to register delay is 9.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X70_Y37_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X70_Y37_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X70_Y37_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X70_Y37_N22 57 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.420 ns) 2.007 ns REG_AR7:inst8\|ramdata~213 4 COMB LCCOMB_X70_Y38_N2 1 " "Info: 4: + IC(0.872 ns) + CELL(0.420 ns) = 2.007 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~213'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 2.911 ns REG_AR7:inst8\|ramdata~214 5 COMB LCCOMB_X69_Y38_N6 1 " "Info: 5: + IC(0.466 ns) + CELL(0.438 ns) = 2.911 ns; Loc. = LCCOMB_X69_Y38_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~214'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 3.788 ns REG_AR7:inst8\|ramdata~215 6 COMB LCCOMB_X68_Y37_N10 3 " "Info: 6: + IC(0.727 ns) + CELL(0.150 ns) = 3.788 ns; Loc. = LCCOMB_X68_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~215'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 5.012 ns REGT_V:inst11\|c_out\[2\]~46 7 COMB LCCOMB_X68_Y40_N2 24 " "Info: 7: + IC(0.786 ns) + CELL(0.438 ns) = 5.012 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.393 ns) 6.210 ns ALU_V:inst1\|Add0~44 8 COMB LCCOMB_X68_Y36_N22 2 " "Info: 8: + IC(0.805 ns) + CELL(0.393 ns) = 6.210 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.198 ns" { REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.281 ns ALU_V:inst1\|Add0~46 9 COMB LCCOMB_X68_Y36_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.281 ns; Loc. = LCCOMB_X68_Y36_N24; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.352 ns ALU_V:inst1\|Add0~48 10 COMB LCCOMB_X68_Y36_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.352 ns; Loc. = LCCOMB_X68_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.423 ns ALU_V:inst1\|Add0~50 11 COMB LCCOMB_X68_Y36_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.423 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.569 ns ALU_V:inst1\|Add0~52 12 COMB LCCOMB_X68_Y36_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 6.569 ns; Loc. = LCCOMB_X68_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.640 ns ALU_V:inst1\|Add0~54 13 COMB LCCOMB_X68_Y35_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.640 ns; Loc. = LCCOMB_X68_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.711 ns ALU_V:inst1\|Add0~56 14 COMB LCCOMB_X68_Y35_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.711 ns; Loc. = LCCOMB_X68_Y35_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.782 ns ALU_V:inst1\|Add0~58 15 COMB LCCOMB_X68_Y35_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.782 ns; Loc. = LCCOMB_X68_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.853 ns ALU_V:inst1\|Add0~60 16 COMB LCCOMB_X68_Y35_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.853 ns; Loc. = LCCOMB_X68_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.924 ns ALU_V:inst1\|Add0~62 17 COMB LCCOMB_X68_Y35_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.924 ns; Loc. = LCCOMB_X68_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.334 ns ALU_V:inst1\|Add0~63 18 COMB LCCOMB_X68_Y35_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 7.334 ns; Loc. = LCCOMB_X68_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~63'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 8.505 ns ALU_V:inst1\|Add0~80 19 COMB LCCOMB_X65_Y39_N20 1 " "Info: 19: + IC(1.021 ns) + CELL(0.150 ns) = 8.505 ns; Loc. = LCCOMB_X65_Y39_N20; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~80'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.171 ns" { ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.438 ns) 9.228 ns ALU_V:inst1\|Add0~81 20 COMB LCCOMB_X65_Y39_N12 5 " "Info: 20: + IC(0.285 ns) + CELL(0.438 ns) = 9.228 ns; Loc. = LCCOMB_X65_Y39_N12; Fanout = 5; COMB Node = 'ALU_V:inst1\|Add0~81'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.723 ns" { ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 9.630 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]~feeder 21 COMB LCCOMB_X65_Y39_N28 1 " "Info: 21: + IC(0.253 ns) + CELL(0.149 ns) = 9.630 ns; Loc. = LCCOMB_X65_Y39_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]~feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.402 ns" { ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.714 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\] 22 REG LCFF_X65_Y39_N29 1 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 9.714 ns; Loc. = LCFF_X65_Y39_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.256 ns ( 43.81 % ) " "Info: Total cell delay = 4.256 ns ( 43.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.458 ns ( 56.19 % ) " "Info: Total interconnect delay = 5.458 ns ( 56.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.714 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.714 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~63 {} ALU_V:inst1|Add0~80 {} ALU_V:inst1|Add0~81 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.021ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.714 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~63 ALU_V:inst1|Add0~80 ALU_V:inst1|Add0~81 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.714 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~63 {} ALU_V:inst1|Add0~80 {} ALU_V:inst1|Add0~81 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3] {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.021ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_1\[0\] register CONTRLA:inst5\|current_state.sub2 register REGT_V:inst11\|v1\[13\] 3.838 us " "Info: Slack time is 3.838 us for clock \"GPIO_1\[0\]\" between source register \"CONTRLA:inst5\|current_state.sub2\" and destination register \"REGT_V:inst11\|v1\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "46.39 MHz 21.558 ns " "Info: Fmax is 46.39 MHz (period= 21.558 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3854.400 ns + Largest register register " "Info: + Largest register to register requirement is 3854.400 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3849.018 ns + " "Info: + Setup relationship between source and destination is 3849.018 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -3849.018 ns " "Info: - Launch edge is -3849.018 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.596 ns + Largest " "Info: + Largest clock skew is 5.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 8.497 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 8.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.787 ns) 3.430 ns CONTRLA:inst5\|current_state.move1 2 REG LCFF_X75_Y39_N27 3 " "Info: 2: + IC(1.791 ns) + CELL(0.787 ns) = 3.430 ns; Loc. = LCFF_X75_Y39_N27; Fanout = 3; REG Node = 'CONTRLA:inst5\|current_state.move1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.578 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.149 ns) 3.885 ns CONTRLA:inst5\|WideOr6~5 3 COMB LCCOMB_X75_Y39_N14 2 " "Info: 3: + IC(0.306 ns) + CELL(0.149 ns) = 3.885 ns; Loc. = LCCOMB_X75_Y39_N14; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr6~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.455 ns" { CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.275 ns) 4.576 ns inst20 4 COMB LCCOMB_X74_Y39_N30 1 " "Info: 4: + IC(0.416 ns) + CELL(0.275 ns) = 4.576 ns; Loc. = LCCOMB_X74_Y39_N30; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.691 ns" { CONTRLA:inst5|WideOr6~5 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 6.775 ns inst20~clkctrl 5 COMB CLKCTRL_G8 16 " "Info: 5: + IC(2.199 ns) + CELL(0.000 ns) = 6.775 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.199 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 8.497 ns REGT_V:inst11\|v1\[13\] 6 REG LCFF_X66_Y39_N13 1 " "Info: 6: + IC(1.185 ns) + CELL(0.537 ns) = 8.497 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.722 ns" { inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.600 ns ( 30.60 % ) " "Info: Total cell delay = 2.600 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.897 ns ( 69.40 % ) " "Info: Total interconnect delay = 5.897 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 2.901 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.537 ns) 2.901 ns CONTRLA:inst5\|current_state.sub2 2 REG LCFF_X76_Y40_N25 2 " "Info: 2: + IC(1.512 ns) + CELL(0.537 ns) = 2.901 ns; Loc. = LCFF_X76_Y40_N25; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.sub2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.049 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 47.88 % ) " "Info: Total cell delay = 1.389 ns ( 47.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.512 ns ( 52.12 % ) " "Info: Total interconnect delay = 1.512 ns ( 52.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.161 ns - Longest register register " "Info: - Longest register to register delay is 16.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CONTRLA:inst5\|current_state.sub2 1 REG LCFF_X76_Y40_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y40_N25; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.sub2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.275 ns) 1.736 ns CONTRLA:inst5\|WideOr92~1 2 COMB LCCOMB_X90_Y44_N14 3 " "Info: 2: + IC(1.461 ns) + CELL(0.275 ns) = 1.736 ns; Loc. = LCCOMB_X90_Y44_N14; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr92~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.736 ns" { CONTRLA:inst5|current_state.sub2 CONTRLA:inst5|WideOr92~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.275 ns) 4.278 ns CONTRLA:inst5\|WideOr86 3 COMB LCCOMB_X72_Y37_N16 4 " "Info: 3: + IC(2.267 ns) + CELL(0.275 ns) = 4.278 ns; Loc. = LCCOMB_X72_Y37_N16; Fanout = 4; COMB Node = 'CONTRLA:inst5\|WideOr86'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.542 ns" { CONTRLA:inst5|WideOr92~1 CONTRLA:inst5|WideOr86 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.438 ns) 5.418 ns CONTRLA:inst5\|Selector72~4 4 COMB LCCOMB_X70_Y37_N22 57 " "Info: 4: + IC(0.702 ns) + CELL(0.438 ns) = 5.418 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.140 ns" { CONTRLA:inst5|WideOr86 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.420 ns) 6.710 ns REG_AR7:inst8\|ramdata~213 5 COMB LCCOMB_X70_Y38_N2 1 " "Info: 5: + IC(0.872 ns) + CELL(0.420 ns) = 6.710 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~213'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 7.614 ns REG_AR7:inst8\|ramdata~214 6 COMB LCCOMB_X69_Y38_N6 1 " "Info: 6: + IC(0.466 ns) + CELL(0.438 ns) = 7.614 ns; Loc. = LCCOMB_X69_Y38_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~214'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 8.491 ns REG_AR7:inst8\|ramdata~215 7 COMB LCCOMB_X68_Y37_N10 3 " "Info: 7: + IC(0.727 ns) + CELL(0.150 ns) = 8.491 ns; Loc. = LCCOMB_X68_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~215'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 9.715 ns REGT_V:inst11\|c_out\[2\]~46 8 COMB LCCOMB_X68_Y40_N2 24 " "Info: 8: + IC(0.786 ns) + CELL(0.438 ns) = 9.715 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.393 ns) 10.913 ns ALU_V:inst1\|Add0~44 9 COMB LCCOMB_X68_Y36_N22 2 " "Info: 9: + IC(0.805 ns) + CELL(0.393 ns) = 10.913 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.198 ns" { REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.984 ns ALU_V:inst1\|Add0~46 10 COMB LCCOMB_X68_Y36_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 10.984 ns; Loc. = LCCOMB_X68_Y36_N24; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.055 ns ALU_V:inst1\|Add0~48 11 COMB LCCOMB_X68_Y36_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.055 ns; Loc. = LCCOMB_X68_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.126 ns ALU_V:inst1\|Add0~50 12 COMB LCCOMB_X68_Y36_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.126 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 11.272 ns ALU_V:inst1\|Add0~52 13 COMB LCCOMB_X68_Y36_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 11.272 ns; Loc. = LCCOMB_X68_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.343 ns ALU_V:inst1\|Add0~54 14 COMB LCCOMB_X68_Y35_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 11.343 ns; Loc. = LCCOMB_X68_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.414 ns ALU_V:inst1\|Add0~56 15 COMB LCCOMB_X68_Y35_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.414 ns; Loc. = LCCOMB_X68_Y35_N2; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.485 ns ALU_V:inst1\|Add0~58 16 COMB LCCOMB_X68_Y35_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.485 ns; Loc. = LCCOMB_X68_Y35_N4; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~58'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.556 ns ALU_V:inst1\|Add0~60 17 COMB LCCOMB_X68_Y35_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 11.556 ns; Loc. = LCCOMB_X68_Y35_N6; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~60'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.627 ns ALU_V:inst1\|Add0~62 18 COMB LCCOMB_X68_Y35_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 11.627 ns; Loc. = LCCOMB_X68_Y35_N8; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~62'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.698 ns ALU_V:inst1\|Add0~64 19 COMB LCCOMB_X68_Y35_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 11.698 ns; Loc. = LCCOMB_X68_Y35_N10; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~64'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.769 ns ALU_V:inst1\|Add0~66 20 COMB LCCOMB_X68_Y35_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 11.769 ns; Loc. = LCCOMB_X68_Y35_N12; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~66'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.179 ns ALU_V:inst1\|Add0~67 21 COMB LCCOMB_X68_Y35_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 12.179 ns; Loc. = LCCOMB_X68_Y35_N14; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~67'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~66 ALU_V:inst1|Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.275 ns) 13.121 ns ALU_V:inst1\|Add0~120 22 COMB LCCOMB_X71_Y35_N20 1 " "Info: 22: + IC(0.667 ns) + CELL(0.275 ns) = 13.121 ns; Loc. = LCCOMB_X71_Y35_N20; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~120'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.942 ns" { ALU_V:inst1|Add0~67 ALU_V:inst1|Add0~120 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 13.654 ns SFT4A:inst12\|Mux0~5 23 COMB LCCOMB_X71_Y35_N18 2 " "Info: 23: + IC(0.258 ns) + CELL(0.275 ns) = 13.654 ns; Loc. = LCCOMB_X71_Y35_N18; Fanout = 2; COMB Node = 'SFT4A:inst12\|Mux0~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { ALU_V:inst1|Add0~120 SFT4A:inst12|Mux0~5 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.275 ns) 14.625 ns SFT4A:inst12\|Mux2~0 24 COMB LCCOMB_X67_Y35_N24 1 " "Info: 24: + IC(0.696 ns) + CELL(0.275 ns) = 14.625 ns; Loc. = LCCOMB_X67_Y35_N24; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { SFT4A:inst12|Mux0~5 SFT4A:inst12|Mux2~0 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.438 ns) 16.077 ns SFT4A:inst12\|Mux2~1 25 COMB LCCOMB_X66_Y39_N12 1 " "Info: 25: + IC(1.014 ns) + CELL(0.438 ns) = 16.077 ns; Loc. = LCCOMB_X66_Y39_N12; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.452 ns" { SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.161 ns REGT_V:inst11\|v1\[13\] 26 REG LCFF_X66_Y39_N13 1 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 16.161 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.440 ns ( 33.66 % ) " "Info: Total cell delay = 5.440 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.721 ns ( 66.34 % ) " "Info: Total interconnect delay = 10.721 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.161 ns" { CONTRLA:inst5|current_state.sub2 CONTRLA:inst5|WideOr92~1 CONTRLA:inst5|WideOr86 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~66 ALU_V:inst1|Add0~67 ALU_V:inst1|Add0~120 SFT4A:inst12|Mux0~5 SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.161 ns" { CONTRLA:inst5|current_state.sub2 {} CONTRLA:inst5|WideOr92~1 {} CONTRLA:inst5|WideOr86 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~66 {} ALU_V:inst1|Add0~67 {} ALU_V:inst1|Add0~120 {} SFT4A:inst12|Mux0~5 {} SFT4A:inst12|Mux2~0 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 1.461ns 2.267ns 0.702ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 0.258ns 0.696ns 1.014ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.438ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.497 ns" { GPIO_1[0] CONTRLA:inst5|current_state.move1 CONTRLA:inst5|WideOr6~5 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.497 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.move1 {} CONTRLA:inst5|WideOr6~5 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 1.791ns 0.306ns 0.416ns 2.199ns 1.185ns } { 0.000ns 0.852ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { GPIO_1[0] CONTRLA:inst5|current_state.sub2 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.sub2 {} } { 0.000ns 0.000ns 1.512ns } { 0.000ns 0.852ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.161 ns" { CONTRLA:inst5|current_state.sub2 CONTRLA:inst5|WideOr92~1 CONTRLA:inst5|WideOr86 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~56 ALU_V:inst1|Add0~58 ALU_V:inst1|Add0~60 ALU_V:inst1|Add0~62 ALU_V:inst1|Add0~64 ALU_V:inst1|Add0~66 ALU_V:inst1|Add0~67 ALU_V:inst1|Add0~120 SFT4A:inst12|Mux0~5 SFT4A:inst12|Mux2~0 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.161 ns" { CONTRLA:inst5|current_state.sub2 {} CONTRLA:inst5|WideOr92~1 {} CONTRLA:inst5|WideOr86 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~56 {} ALU_V:inst1|Add0~58 {} ALU_V:inst1|Add0~60 {} ALU_V:inst1|Add0~62 {} ALU_V:inst1|Add0~64 {} ALU_V:inst1|Add0~66 {} ALU_V:inst1|Add0~67 {} ALU_V:inst1|Add0~120 {} SFT4A:inst12|Mux0~5 {} SFT4A:inst12|Mux2~0 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 1.461ns 2.267ns 0.702ns 0.872ns 0.466ns 0.727ns 0.786ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.667ns 0.258ns 0.696ns 1.014ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.438ns 0.420ns 0.438ns 0.150ns 0.438ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|virtual_ir_scan_reg register sld_hub:auto_hub\|tdo 246.144 us " "Info: Slack time is 246.144 us for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|virtual_ir_scan_reg\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "75.24 MHz 13.29 ns " "Info: Fmax is 75.24 MHz (period= 13.29 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "246150.773 ns + Largest register register " "Info: + Largest register to register requirement is 246150.773 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "246150.982 ns + " "Info: + Setup relationship between source and destination is 246150.982 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 246150.982 ns " "Info: + Latch edge is 246150.982 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns -3849.018 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with inverted offset of -3849.018 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns + Largest " "Info: + Largest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.659 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 4.659 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X58_Y29_N19 2 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 4.659 ns; Loc. = LCFF_X58_Y29_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.786 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.122 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.122 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.654 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.537 ns) 4.654 ns sld_hub:auto_hub\|virtual_ir_scan_reg 3 REG LCFF_X57_Y30_N9 25 " "Info: 3: + IC(1.244 ns) + CELL(0.537 ns) = 4.654 ns; Loc. = LCFF_X57_Y30_N9; Fanout = 25; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.781 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.54 % ) " "Info: Total cell delay = 0.537 ns ( 11.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.117 ns ( 88.46 % ) " "Info: Total interconnect delay = 4.117 ns ( 88.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.436 ns - Longest register register " "Info: - Longest register to register delay is 6.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|virtual_ir_scan_reg 1 REG LCFF_X57_Y30_N9 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y30_N9; Fanout = 25; REG Node = 'sld_hub:auto_hub\|virtual_ir_scan_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.371 ns) 1.775 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 2 COMB LCCOMB_X60_Y31_N26 5 " "Info: 2: + IC(1.404 ns) + CELL(0.371 ns) = 1.775 ns; Loc. = LCCOMB_X60_Y31_N26; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.775 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.413 ns) 2.935 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X61_Y32_N14 18 " "Info: 3: + IC(0.747 ns) + CELL(0.413 ns) = 2.935 ns; Loc. = LCCOMB_X61_Y32_N14; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.160 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.389 ns) 3.770 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X60_Y32_N16 1 " "Info: 4: + IC(0.446 ns) + CELL(0.389 ns) = 3.770 ns; Loc. = LCCOMB_X60_Y32_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.835 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.438 ns) 4.658 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X59_Y32_N8 1 " "Info: 5: + IC(0.450 ns) + CELL(0.438 ns) = 4.658 ns; Loc. = LCCOMB_X59_Y32_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.888 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.275 ns) 5.670 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X58_Y29_N10 1 " "Info: 6: + IC(0.737 ns) + CELL(0.275 ns) = 5.670 ns; Loc. = LCCOMB_X58_Y29_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.413 ns) 6.352 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X58_Y29_N18 1 " "Info: 7: + IC(0.269 ns) + CELL(0.413 ns) = 6.352 ns; Loc. = LCCOMB_X58_Y29_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.682 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.436 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X58_Y29_N19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.436 ns; Loc. = LCFF_X58_Y29_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 37.03 % ) " "Info: Total cell delay = 2.383 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.053 ns ( 62.97 % ) " "Info: Total interconnect delay = 4.053 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.404ns 0.747ns 0.446ns 0.450ns 0.737ns 0.269ns 0.000ns } { 0.000ns 0.371ns 0.413ns 0.389ns 0.438ns 0.275ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.659 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.659 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|virtual_ir_scan_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.654 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|virtual_ir_scan_reg {} } { 0.000ns 2.873ns 1.244ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "6.436 ns" { sld_hub:auto_hub|virtual_ir_scan_reg {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.404ns 0.747ns 0.446ns 0.450ns 0.737ns 0.269ns 0.000ns } { 0.000ns 0.371ns 0.413ns 0.389ns 0.438ns 0.275ns 0.413ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register REGA_V:inst13\|c_out\[12\] register REGT_V:inst11\|v1\[13\] -305 ps " "Info: Minimum slack time is -305 ps for clock \"iCLK_50\" between source register \"REGA_V:inst13\|c_out\[12\]\" and destination register \"REGT_V:inst11\|v1\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.830 ns + Shortest register register " "Info: + Shortest register to register delay is 1.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REGA_V:inst13\|c_out\[12\] 1 REG LCFF_X65_Y39_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X65_Y39_N25; Fanout = 8; REG Node = 'REGA_V:inst13\|c_out\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.408 ns) 0.760 ns ALU_V:inst1\|Add0~79 2 COMB LCCOMB_X65_Y39_N26 2 " "Info: 2: + IC(0.352 ns) + CELL(0.408 ns) = 0.760 ns; Loc. = LCCOMB_X65_Y39_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~79'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.760 ns" { REGA_V:inst13|c_out[12] ALU_V:inst1|Add0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 1.159 ns SFT4A:inst12\|Mux0~8 3 COMB LCCOMB_X65_Y39_N24 2 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 1.159 ns; Loc. = LCCOMB_X65_Y39_N24; Fanout = 2; COMB Node = 'SFT4A:inst12\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { ALU_V:inst1|Add0~79 SFT4A:inst12|Mux0~8 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 1.746 ns SFT4A:inst12\|Mux2~1 4 COMB LCCOMB_X66_Y39_N12 1 " "Info: 4: + IC(0.437 ns) + CELL(0.150 ns) = 1.746 ns; Loc. = LCCOMB_X66_Y39_N12; Fanout = 1; COMB Node = 'SFT4A:inst12\|Mux2~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.587 ns" { SFT4A:inst12|Mux0~8 SFT4A:inst12|Mux2~1 } "NODE_NAME" } } { "SFT4A.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/SFT4A.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.830 ns REGT_V:inst11\|v1\[13\] 5 REG LCFF_X66_Y39_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.830 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.792 ns ( 43.28 % ) " "Info: Total cell delay = 0.792 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 56.72 % ) " "Info: Total interconnect delay = 1.038 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.830 ns" { REGA_V:inst13|c_out[12] ALU_V:inst1|Add0~79 SFT4A:inst12|Mux0~8 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.830 ns" { REGA_V:inst13|c_out[12] {} ALU_V:inst1|Add0~79 {} SFT4A:inst12|Mux0~8 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.352ns 0.249ns 0.437ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.135 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.135 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.119 ns + Smallest " "Info: + Smallest clock skew is 2.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 10.515 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 10.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.787 ns) 5.328 ns STEP2:inst25\|inst1 3 REG LCFF_X75_Y37_N21 9 " "Info: 3: + IC(0.970 ns) + CELL(0.787 ns) = 5.328 ns; Loc. = LCFF_X75_Y37_N21; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.438 ns) 6.594 ns inst20 4 COMB LCCOMB_X74_Y39_N30 1 " "Info: 4: + IC(0.828 ns) + CELL(0.438 ns) = 6.594 ns; Loc. = LCCOMB_X74_Y39_N30; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.266 ns" { STEP2:inst25|inst1 inst20 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.000 ns) 8.793 ns inst20~clkctrl 5 COMB CLKCTRL_G8 16 " "Info: 5: + IC(2.199 ns) + CELL(0.000 ns) = 8.793 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.199 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 384 1216 1280 432 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 10.515 ns REGT_V:inst11\|v1\[13\] 6 REG LCFF_X66_Y39_N13 1 " "Info: 6: + IC(1.185 ns) + CELL(0.537 ns) = 10.515 ns; Loc. = LCFF_X66_Y39_N13; Fanout = 1; REG Node = 'REGT_V:inst11\|v1\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.722 ns" { inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 27.29 % ) " "Info: Total cell delay = 2.870 ns ( 27.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.645 ns ( 72.71 % ) " "Info: Total interconnect delay = 7.645 ns ( 72.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 8.396 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 8.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.787 ns) 4.594 ns STEP2:inst25\|inst 3 REG LCFF_X72_Y40_N19 7 " "Info: 3: + IC(0.236 ns) + CELL(0.787 ns) = 4.594 ns; Loc. = LCFF_X72_Y40_N19; Fanout = 7; REG Node = 'STEP2:inst25\|inst'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.023 ns" { STEP2:inst25|inst3 STEP2:inst25|inst } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(0.000 ns) 6.645 ns STEP2:inst25\|inst~clkctrl 4 COMB CLKCTRL_G7 56 " "Info: 4: + IC(2.051 ns) + CELL(0.000 ns) = 6.645 ns; Loc. = CLKCTRL_G7; Fanout = 56; COMB Node = 'STEP2:inst25\|inst~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.051 ns" { STEP2:inst25|inst STEP2:inst25|inst~clkctrl } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 328 392 248 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.537 ns) 8.396 ns REGA_V:inst13\|c_out\[12\] 5 REG LCFF_X65_Y39_N25 8 " "Info: 5: + IC(1.214 ns) + CELL(0.537 ns) = 8.396 ns; Loc. = LCFF_X65_Y39_N25; Fanout = 8; REG Node = 'REGA_V:inst13\|c_out\[12\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.751 ns" { STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 28.97 % ) " "Info: Total cell delay = 2.432 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.964 ns ( 71.03 % ) " "Info: Total interconnect delay = 5.964 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REGA_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGA_V.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.830 ns" { REGA_V:inst13|c_out[12] ALU_V:inst1|Add0~79 SFT4A:inst12|Mux0~8 SFT4A:inst12|Mux2~1 REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "1.830 ns" { REGA_V:inst13|c_out[12] {} ALU_V:inst1|Add0~79 {} SFT4A:inst12|Mux0~8 {} SFT4A:inst12|Mux2~1 {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.352ns 0.249ns 0.437ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.515 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst20 inst20~clkctrl REGT_V:inst11|v1[13] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.515 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst20 {} inst20~clkctrl {} REGT_V:inst11|v1[13] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.828ns 2.199ns 1.185ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "8.396 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst STEP2:inst25|inst~clkctrl REGA_V:inst13|c_out[12] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "8.396 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst {} STEP2:inst25|inst~clkctrl {} REGA_V:inst13|c_out[12] {} } { 0.000ns 0.000ns 2.463ns 0.236ns 2.051ns 1.214ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "iCLK_50 3 " "Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_1\[0\] register REG_AR7:inst8\|ramdata~110 register REG_AR7:inst8\|ramdata~110 -157 ps " "Info: Minimum slack time is -157 ps for clock \"GPIO_1\[0\]\" between source register \"REG_AR7:inst8\|ramdata~110\" and destination register \"REG_AR7:inst8\|ramdata~110\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.047 ns + Shortest register register " "Info: + Shortest register to register delay is 2.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG_AR7:inst8\|ramdata~110 1 REG LCFF_X69_Y38_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns REG_AR7:inst8\|ramdata~172 2 COMB LCCOMB_X69_Y38_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X69_Y38_N28; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~172'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG_AR7:inst8|ramdata~110 REG_AR7:inst8|ramdata~172 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 1.002 ns REG_AR7:inst8\|ramdata~175 3 COMB LCCOMB_X69_Y38_N26 3 " "Info: 3: + IC(0.260 ns) + CELL(0.419 ns) = 1.002 ns; Loc. = LCCOMB_X69_Y38_N26; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~175'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.679 ns" { REG_AR7:inst8|ramdata~172 REG_AR7:inst8|ramdata~175 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.418 ns REGT_V:inst11\|c_out\[10\]~22 4 COMB LCCOMB_X69_Y38_N20 19 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 1.418 ns; Loc. = LCCOMB_X69_Y38_N20; Fanout = 19; COMB Node = 'REGT_V:inst11\|c_out\[10\]~22'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.416 ns" { REG_AR7:inst8|ramdata~175 REGT_V:inst11|c_out[10]~22 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.366 ns) 2.047 ns REG_AR7:inst8\|ramdata~110 5 REG LCFF_X69_Y38_N29 1 " "Info: 5: + IC(0.263 ns) + CELL(0.366 ns) = 2.047 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.629 ns" { REGT_V:inst11|c_out[10]~22 REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 61.46 % ) " "Info: Total cell delay = 1.258 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.789 ns ( 38.54 % ) " "Info: Total interconnect delay = 0.789 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { REG_AR7:inst8|ramdata~110 REG_AR7:inst8|ramdata~172 REG_AR7:inst8|ramdata~175 REGT_V:inst11|c_out[10]~22 REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.047 ns" { REG_AR7:inst8|ramdata~110 {} REG_AR7:inst8|ramdata~172 {} REG_AR7:inst8|ramdata~175 {} REGT_V:inst11|c_out[10]~22 {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 0.260ns 0.266ns 0.263ns } { 0.000ns 0.323ns 0.419ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.204 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.204 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_1\[0\] 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_1\[0\]\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.188 ns + Smallest " "Info: + Smallest clock skew is 2.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 9.871 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 9.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 3.138 ns CONTRLA:inst5\|current_state.xor4 2 REG LCFF_X74_Y41_N13 1 " "Info: 2: + IC(1.499 ns) + CELL(0.787 ns) = 3.138 ns; Loc. = LCFF_X74_Y41_N13; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.xor4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.286 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.398 ns) 3.858 ns CONTRLA:inst5\|Selector72~2 3 COMB LCCOMB_X74_Y41_N30 3 " "Info: 3: + IC(0.322 ns) + CELL(0.398 ns) = 3.858 ns; Loc. = LCCOMB_X74_Y41_N30; Fanout = 3; COMB Node = 'CONTRLA:inst5\|Selector72~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.406 ns) 5.039 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X75_Y37_N12 3 " "Info: 4: + IC(0.775 ns) + CELL(0.406 ns) = 5.039 ns; Loc. = LCCOMB_X75_Y37_N12; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.181 ns" { CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.443 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X75_Y37_N28 2 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 5.443 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 6.098 ns inst18 6 COMB LCCOMB_X75_Y37_N2 1 " "Info: 6: + IC(0.262 ns) + CELL(0.393 ns) = 6.098 ns; Loc. = LCCOMB_X75_Y37_N2; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.655 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.000 ns) 8.132 ns inst18~clkctrl 7 COMB CLKCTRL_G4 128 " "Info: 7: + IC(2.034 ns) + CELL(0.000 ns) = 8.132 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 9.871 ns REG_AR7:inst8\|ramdata~110 8 REG LCFF_X69_Y38_N29 1 " "Info: 8: + IC(1.202 ns) + CELL(0.537 ns) = 9.871 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 35.69 % ) " "Info: Total cell delay = 3.523 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.348 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.348 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 7.683 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to source register is 7.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.787 ns) 3.448 ns CONTRLA:inst5\|current_state.in2 2 REG LCFF_X75_Y37_N11 15 " "Info: 2: + IC(1.809 ns) + CELL(0.787 ns) = 3.448 ns; Loc. = LCFF_X75_Y37_N11; Fanout = 15; REG Node = 'CONTRLA:inst5\|current_state.in2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.596 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 3.910 ns inst18 3 COMB LCCOMB_X75_Y37_N2 1 " "Info: 3: + IC(0.312 ns) + CELL(0.150 ns) = 3.910 ns; Loc. = LCCOMB_X75_Y37_N2; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { CONTRLA:inst5|current_state.in2 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.000 ns) 5.944 ns inst18~clkctrl 4 COMB CLKCTRL_G4 128 " "Info: 4: + IC(2.034 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 7.683 ns REG_AR7:inst8\|ramdata~110 5 REG LCFF_X69_Y38_N29 1 " "Info: 5: + IC(1.202 ns) + CELL(0.537 ns) = 7.683 ns; Loc. = LCFF_X69_Y38_N29; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~110'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 30.27 % ) " "Info: Total cell delay = 2.326 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.357 ns ( 69.73 % ) " "Info: Total interconnect delay = 5.357 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { REG_AR7:inst8|ramdata~110 REG_AR7:inst8|ramdata~172 REG_AR7:inst8|ramdata~175 REGT_V:inst11|c_out[10]~22 REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.047 ns" { REG_AR7:inst8|ramdata~110 {} REG_AR7:inst8|ramdata~172 {} REG_AR7:inst8|ramdata~175 {} REGT_V:inst11|c_out[10]~22 {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 0.260ns 0.266ns 0.263ns } { 0.000ns 0.323ns 0.419ns 0.150ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.683 ns" { GPIO_1[0] CONTRLA:inst5|current_state.in2 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~110 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.683 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.in2 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~110 {} } { 0.000ns 0.000ns 1.809ns 0.312ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "GPIO_1\[0\] 1 " "Warning: Can't achieve minimum setup and hold requirement GPIO_1\[0\] along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo_bypass_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo_bypass_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X57_Y29_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:auto_hub\|tdo_bypass_reg~0 2 COMB LCCOMB_X57_Y29_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y29_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo_bypass_reg~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y29_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 250000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 250000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.658 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 4.658 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y29_N23 3 " "Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 4.658 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.785 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.121 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 466 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G3; Fanout = 466; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 4.658 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X57_Y29_N23 3 " "Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 4.658 ns; Loc. = LCFF_X57_Y29_N23; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.785 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.53 % ) " "Info: Total cell delay = 0.537 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 88.47 % ) " "Info: Total interconnect delay = 4.121 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "4.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.873ns 1.248ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CONTRLA:inst5\|current_state.incPC iSW\[2\] GPIO_1\[0\] 12.488 ns register " "Info: tsu for register \"CONTRLA:inst5\|current_state.incPC\" (data pin = \"iSW\[2\]\", clock pin = \"GPIO_1\[0\]\") is 12.488 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.643 ns + Longest pin register " "Info: + Longest pin to register delay is 14.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[2\] 1 PIN PIN_AB25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 2; PIN Node = 'iSW\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[2] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(0.149 ns) 3.875 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[2\]~8 2 COMB LCCOMB_X74_Y37_N6 1 " "Info: 2: + IC(2.894 ns) + CELL(0.149 ns) = 3.875 ns; Loc. = LCCOMB_X74_Y37_N6; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[2\]~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.043 ns" { iSW[2] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.275 ns) 5.417 ns REGT_V:inst11\|c_out\[2\]~45 3 COMB LCCOMB_X67_Y39_N0 2 " "Info: 3: + IC(1.267 ns) + CELL(0.275 ns) = 5.417 ns; Loc. = LCCOMB_X67_Y39_N0; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[2\]~45'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 REGT_V:inst11|c_out[2]~45 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.275 ns) 6.366 ns REGT_V:inst11\|c_out\[2\]~46 4 COMB LCCOMB_X68_Y40_N2 24 " "Info: 4: + IC(0.674 ns) + CELL(0.275 ns) = 6.366 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { REGT_V:inst11|c_out[2]~45 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.420 ns) 7.086 ns COMP_V:inst4\|Equal0~1 5 COMB LCCOMB_X68_Y40_N18 1 " "Info: 5: + IC(0.300 ns) + CELL(0.420 ns) = 7.086 ns; Loc. = LCCOMB_X68_Y40_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.275 ns) 8.732 ns COMP_V:inst4\|Equal0~4 6 COMB LCCOMB_X71_Y36_N26 1 " "Info: 6: + IC(1.371 ns) + CELL(0.275 ns) = 8.732 ns; Loc. = LCCOMB_X71_Y36_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.646 ns" { COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 9.731 ns COMP_V:inst4\|Equal0~10 7 COMB LCCOMB_X72_Y35_N0 2 " "Info: 7: + IC(0.724 ns) + CELL(0.275 ns) = 9.731 ns; Loc. = LCCOMB_X72_Y35_N0; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.999 ns" { COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.275 ns) 11.005 ns COMP_V:inst4\|Mux0~8 8 COMB LCCOMB_X75_Y40_N2 1 " "Info: 8: + IC(0.999 ns) + CELL(0.275 ns) = 11.005 ns; Loc. = LCCOMB_X75_Y40_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 11.671 ns COMP_V:inst4\|Mux0~9 9 COMB LCCOMB_X75_Y40_N24 2 " "Info: 9: + IC(0.247 ns) + CELL(0.419 ns) = 11.671 ns; Loc. = LCCOMB_X75_Y40_N24; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.666 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 12.375 ns CONTRLA:inst5\|Selector8~4 10 COMB LCCOMB_X75_Y40_N18 1 " "Info: 10: + IC(0.266 ns) + CELL(0.438 ns) = 12.375 ns; Loc. = LCCOMB_X75_Y40_N18; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector8~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.704 ns" { COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.366 ns) 14.643 ns CONTRLA:inst5\|current_state.incPC 11 REG LCFF_X94_Y44_N11 2 " "Info: 11: + IC(1.902 ns) + CELL(0.366 ns) = 14.643 ns; Loc. = LCFF_X94_Y44_N11; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.268 ns" { CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.999 ns ( 27.31 % ) " "Info: Total cell delay = 3.999 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.644 ns ( 72.69 % ) " "Info: Total interconnect delay = 10.644 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.643 ns" { iSW[2] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 REGT_V:inst11|c_out[2]~45 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.643 ns" { iSW[2] {} iSW[2]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 {} REGT_V:inst11|c_out[2]~45 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 2.894ns 1.267ns 0.674ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 0.266ns 1.902ns } { 0.000ns 0.832ns 0.149ns 0.275ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 2.119 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 2.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.537 ns) 2.119 ns CONTRLA:inst5\|current_state.incPC 2 REG LCFF_X94_Y44_N11 2 " "Info: 2: + IC(0.730 ns) + CELL(0.537 ns) = 2.119 ns; Loc. = LCFF_X94_Y44_N11; Fanout = 2; REG Node = 'CONTRLA:inst5\|current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.267 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 65.55 % ) " "Info: Total cell delay = 1.389 ns ( 65.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 34.45 % ) " "Info: Total interconnect delay = 0.730 ns ( 34.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.119 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.119 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.643 ns" { iSW[2] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 REGT_V:inst11|c_out[2]~45 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CONTRLA:inst5|Selector8~4 CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.643 ns" { iSW[2] {} iSW[2]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[2]~8 {} REGT_V:inst11|c_out[2]~45 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CONTRLA:inst5|Selector8~4 {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 2.894ns 1.267ns 0.674ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 0.266ns 1.902ns } { 0.000ns 0.832ns 0.149ns 0.275ns 0.275ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 0.438ns 0.366ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.119 ns" { GPIO_1[0] CONTRLA:inst5|current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.119 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.incPC {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 CompOut REG16A_V:inst2\|c_out\[3\] 24.125 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"CompOut\" through register \"REG16A_V:inst2\|c_out\[3\]\" is 24.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 9.327 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 9.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 632 1080 1248 648 "iCLK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.149 ns) 3.571 ns STEP2:inst25\|inst3 2 COMB LCCOMB_X72_Y40_N16 3 " "Info: 2: + IC(2.463 ns) + CELL(0.149 ns) = 3.571 ns; Loc. = LCCOMB_X72_Y40_N16; Fanout = 3; COMB Node = 'STEP2:inst25\|inst3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.612 ns" { iCLK_50 STEP2:inst25|inst3 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 136 200 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.787 ns) 5.328 ns STEP2:inst25\|inst1 3 REG LCFF_X75_Y37_N21 9 " "Info: 3: + IC(0.970 ns) + CELL(0.787 ns) = 5.328 ns; Loc. = LCFF_X75_Y37_N21; Fanout = 9; REG Node = 'STEP2:inst25\|inst1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.757 ns" { STEP2:inst25|inst3 STEP2:inst25|inst1 } "NODE_NAME" } } { "STEP2.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/STEP2.bdf" { { 168 440 504 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.651 ns inst21 4 COMB LCCOMB_X75_Y37_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.323 ns) = 5.651 ns; Loc. = LCCOMB_X75_Y37_N20; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { STEP2:inst25|inst1 inst21 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.000 ns) 7.604 ns inst21~clkctrl 5 COMB CLKCTRL_G6 11 " "Info: 5: + IC(1.953 ns) + CELL(0.000 ns) = 7.604 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'inst21~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.953 ns" { inst21 inst21~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 264 1568 1632 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 9.327 ns REG16A_V:inst2\|c_out\[3\] 6 REG LCFF_X70_Y37_N13 1 " "Info: 6: + IC(1.186 ns) + CELL(0.537 ns) = 9.327 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.723 ns" { inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 29.54 % ) " "Info: Total cell delay = 2.755 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 70.46 % ) " "Info: Total interconnect delay = 6.572 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.548 ns + Longest register pin " "Info: + Longest register to pin delay is 14.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG16A_V:inst2\|c_out\[3\] 1 REG LCFF_X70_Y37_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y37_N13; Fanout = 1; REG Node = 'REG16A_V:inst2\|c_out\[3\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "REG16A_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG16A_V.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CONTRLA:inst5\|Selector72~3 2 COMB LCCOMB_X70_Y37_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X70_Y37_N12; Fanout = 1; COMB Node = 'CONTRLA:inst5\|Selector72~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 0.715 ns CONTRLA:inst5\|Selector72~4 3 COMB LCCOMB_X70_Y37_N22 57 " "Info: 3: + IC(0.243 ns) + CELL(0.149 ns) = 0.715 ns; Loc. = LCCOMB_X70_Y37_N22; Fanout = 57; COMB Node = 'CONTRLA:inst5\|Selector72~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.392 ns" { CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.420 ns) 2.007 ns REG_AR7:inst8\|ramdata~213 4 COMB LCCOMB_X70_Y38_N2 1 " "Info: 4: + IC(0.872 ns) + CELL(0.420 ns) = 2.007 ns; Loc. = LCCOMB_X70_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~213'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 2.911 ns REG_AR7:inst8\|ramdata~214 5 COMB LCCOMB_X69_Y38_N6 1 " "Info: 5: + IC(0.466 ns) + CELL(0.438 ns) = 2.911 ns; Loc. = LCCOMB_X69_Y38_N6; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~214'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 3.788 ns REG_AR7:inst8\|ramdata~215 6 COMB LCCOMB_X68_Y37_N10 3 " "Info: 6: + IC(0.727 ns) + CELL(0.150 ns) = 3.788 ns; Loc. = LCCOMB_X68_Y37_N10; Fanout = 3; COMB Node = 'REG_AR7:inst8\|ramdata~215'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.877 ns" { REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 5.012 ns REGT_V:inst11\|c_out\[2\]~46 7 COMB LCCOMB_X68_Y40_N2 24 " "Info: 7: + IC(0.786 ns) + CELL(0.438 ns) = 5.012 ns; Loc. = LCCOMB_X68_Y40_N2; Fanout = 24; COMB Node = 'REGT_V:inst11\|c_out\[2\]~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.224 ns" { REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.420 ns) 5.732 ns COMP_V:inst4\|Equal0~1 8 COMB LCCOMB_X68_Y40_N18 1 " "Info: 8: + IC(0.300 ns) + CELL(0.420 ns) = 5.732 ns; Loc. = LCCOMB_X68_Y40_N18; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.275 ns) 7.378 ns COMP_V:inst4\|Equal0~4 9 COMB LCCOMB_X71_Y36_N26 1 " "Info: 9: + IC(1.371 ns) + CELL(0.275 ns) = 7.378 ns; Loc. = LCCOMB_X71_Y36_N26; Fanout = 1; COMB Node = 'COMP_V:inst4\|Equal0~4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.646 ns" { COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.275 ns) 8.377 ns COMP_V:inst4\|Equal0~10 10 COMB LCCOMB_X72_Y35_N0 2 " "Info: 10: + IC(0.724 ns) + CELL(0.275 ns) = 8.377 ns; Loc. = LCCOMB_X72_Y35_N0; Fanout = 2; COMB Node = 'COMP_V:inst4\|Equal0~10'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.999 ns" { COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.275 ns) 9.651 ns COMP_V:inst4\|Mux0~8 11 COMB LCCOMB_X75_Y40_N2 1 " "Info: 11: + IC(0.999 ns) + CELL(0.275 ns) = 9.651 ns; Loc. = LCCOMB_X75_Y40_N2; Fanout = 1; COMB Node = 'COMP_V:inst4\|Mux0~8'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.419 ns) 10.317 ns COMP_V:inst4\|Mux0~9 12 COMB LCCOMB_X75_Y40_N24 2 " "Info: 12: + IC(0.247 ns) + CELL(0.419 ns) = 10.317 ns; Loc. = LCCOMB_X75_Y40_N24; Fanout = 2; COMB Node = 'COMP_V:inst4\|Mux0~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.666 ns" { COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 } "NODE_NAME" } } { "COMP_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/COMP_V.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(2.652 ns) 14.548 ns CompOut 13 PIN PIN_H29 0 " "Info: 13: + IC(1.579 ns) + CELL(2.652 ns) = 14.548 ns; Loc. = PIN_H29; Fanout = 0; PIN Node = 'CompOut'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "4.231 ns" { COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 664 1120 1296 680 "CompOut" "" } { 336 1576 1623 352 "CompOut" "" } { 302 1872 1891 368 "CompOut" "" } { 656 1088 1135 672 "CompOut" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.234 ns ( 42.85 % ) " "Info: Total cell delay = 6.234 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.314 ns ( 57.15 % ) " "Info: Total interconnect delay = 8.314 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.548 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.548 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 1.579ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.327 ns" { iCLK_50 STEP2:inst25|inst3 STEP2:inst25|inst1 inst21 inst21~clkctrl REG16A_V:inst2|c_out[3] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.327 ns" { iCLK_50 {} iCLK_50~combout {} STEP2:inst25|inst3 {} STEP2:inst25|inst1 {} inst21 {} inst21~clkctrl {} REG16A_V:inst2|c_out[3] {} } { 0.000ns 0.000ns 2.463ns 0.970ns 0.000ns 1.953ns 1.186ns } { 0.000ns 0.959ns 0.149ns 0.787ns 0.323ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "14.548 ns" { REG16A_V:inst2|c_out[3] CONTRLA:inst5|Selector72~3 CONTRLA:inst5|Selector72~4 REG_AR7:inst8|ramdata~213 REG_AR7:inst8|ramdata~214 REG_AR7:inst8|ramdata~215 REGT_V:inst11|c_out[2]~46 COMP_V:inst4|Equal0~1 COMP_V:inst4|Equal0~4 COMP_V:inst4|Equal0~10 COMP_V:inst4|Mux0~8 COMP_V:inst4|Mux0~9 CompOut } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "14.548 ns" { REG16A_V:inst2|c_out[3] {} CONTRLA:inst5|Selector72~3 {} CONTRLA:inst5|Selector72~4 {} REG_AR7:inst8|ramdata~213 {} REG_AR7:inst8|ramdata~214 {} REG_AR7:inst8|ramdata~215 {} REGT_V:inst11|c_out[2]~46 {} COMP_V:inst4|Equal0~1 {} COMP_V:inst4|Equal0~4 {} COMP_V:inst4|Equal0~10 {} COMP_V:inst4|Mux0~8 {} COMP_V:inst4|Mux0~9 {} CompOut {} } { 0.000ns 0.000ns 0.243ns 0.872ns 0.466ns 0.727ns 0.786ns 0.300ns 1.371ns 0.724ns 0.999ns 0.247ns 1.579ns } { 0.000ns 0.323ns 0.149ns 0.420ns 0.438ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.275ns 0.419ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[1\] ALU\[8\] 16.328 ns Longest " "Info: Longest tpd from source pin \"iSW\[1\]\" to destination pin \"ALU\[8\]\" is 16.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[1\] 1 PIN PIN_AB26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 2; PIN Node = 'iSW\[1\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.832 ns) + CELL(0.149 ns) 3.813 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9 2 COMB LCCOMB_X74_Y37_N16 1 " "Info: 2: + IC(2.832 ns) + CELL(0.149 ns) = 3.813 ns; Loc. = LCCOMB_X74_Y37_N16; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[1\]~9'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.981 ns" { iSW[1] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.410 ns) 5.765 ns REGT_V:inst11\|c_out\[1\]~48 3 COMB LCCOMB_X67_Y39_N20 2 " "Info: 3: + IC(1.542 ns) + CELL(0.410 ns) = 5.765 ns; Loc. = LCCOMB_X67_Y39_N20; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[1\]~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.952 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 REGT_V:inst11|c_out[1]~48 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.150 ns) 6.890 ns REGT_V:inst11\|c_out\[1\]~49 4 COMB LCCOMB_X70_Y36_N2 23 " "Info: 4: + IC(0.975 ns) + CELL(0.150 ns) = 6.890 ns; Loc. = LCCOMB_X70_Y36_N2; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[1\]~49'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { REGT_V:inst11|c_out[1]~48 REGT_V:inst11|c_out[1]~49 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.414 ns) 8.267 ns ALU_V:inst1\|Add0~42 5 COMB LCCOMB_X68_Y36_N20 2 " "Info: 5: + IC(0.963 ns) + CELL(0.414 ns) = 8.267 ns; Loc. = LCCOMB_X68_Y36_N20; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~42'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.377 ns" { REGT_V:inst11|c_out[1]~49 ALU_V:inst1|Add0~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.338 ns ALU_V:inst1\|Add0~44 6 COMB LCCOMB_X68_Y36_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.338 ns; Loc. = LCCOMB_X68_Y36_N22; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~44'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.409 ns ALU_V:inst1\|Add0~46 7 COMB LCCOMB_X68_Y36_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.409 ns; Loc. = LCCOMB_X68_Y36_N24; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~46'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.480 ns ALU_V:inst1\|Add0~48 8 COMB LCCOMB_X68_Y36_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.480 ns; Loc. = LCCOMB_X68_Y36_N26; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~48'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.551 ns ALU_V:inst1\|Add0~50 9 COMB LCCOMB_X68_Y36_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.551 ns; Loc. = LCCOMB_X68_Y36_N28; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~50'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.697 ns ALU_V:inst1\|Add0~52 10 COMB LCCOMB_X68_Y36_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 8.697 ns; Loc. = LCCOMB_X68_Y36_N30; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~52'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.768 ns ALU_V:inst1\|Add0~54 11 COMB LCCOMB_X68_Y35_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.768 ns; Loc. = LCCOMB_X68_Y35_N0; Fanout = 2; COMB Node = 'ALU_V:inst1\|Add0~54'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.178 ns ALU_V:inst1\|Add0~55 12 COMB LCCOMB_X68_Y35_N2 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 9.178 ns; Loc. = LCCOMB_X68_Y35_N2; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~55'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.275 ns) 10.183 ns ALU_V:inst1\|Add0~96 13 COMB LCCOMB_X67_Y36_N18 1 " "Info: 13: + IC(0.730 ns) + CELL(0.275 ns) = 10.183 ns; Loc. = LCCOMB_X67_Y36_N18; Fanout = 1; COMB Node = 'ALU_V:inst1\|Add0~96'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.005 ns" { ALU_V:inst1|Add0~55 ALU_V:inst1|Add0~96 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.149 ns) 10.769 ns ALU_V:inst1\|Add0~97 14 COMB LCCOMB_X66_Y36_N0 6 " "Info: 14: + IC(0.437 ns) + CELL(0.149 ns) = 10.769 ns; Loc. = LCCOMB_X66_Y36_N0; Fanout = 6; COMB Node = 'ALU_V:inst1\|Add0~97'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_V:inst1|Add0~96 ALU_V:inst1|Add0~97 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/programfile/quartusii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.751 ns) + CELL(2.808 ns) 16.328 ns ALU\[8\] 15 PIN PIN_B26 0 " "Info: 15: + IC(2.751 ns) + CELL(2.808 ns) = 16.328 ns; Loc. = PIN_B26; Fanout = 0; PIN Node = 'ALU\[8\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.559 ns" { ALU_V:inst1|Add0~97 ALU[8] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 696 584 760 712 "ALU\[15..0\]" "" } { 32 968 1031 48 "ALU\[15..0\]" "" } { 688 536 589 704 "ALU\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.098 ns ( 37.35 % ) " "Info: Total cell delay = 6.098 ns ( 37.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.230 ns ( 62.65 % ) " "Info: Total interconnect delay = 10.230 ns ( 62.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "16.328 ns" { iSW[1] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 REGT_V:inst11|c_out[1]~48 REGT_V:inst11|c_out[1]~49 ALU_V:inst1|Add0~42 ALU_V:inst1|Add0~44 ALU_V:inst1|Add0~46 ALU_V:inst1|Add0~48 ALU_V:inst1|Add0~50 ALU_V:inst1|Add0~52 ALU_V:inst1|Add0~54 ALU_V:inst1|Add0~55 ALU_V:inst1|Add0~96 ALU_V:inst1|Add0~97 ALU[8] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "16.328 ns" { iSW[1] {} iSW[1]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[1]~9 {} REGT_V:inst11|c_out[1]~48 {} REGT_V:inst11|c_out[1]~49 {} ALU_V:inst1|Add0~42 {} ALU_V:inst1|Add0~44 {} ALU_V:inst1|Add0~46 {} ALU_V:inst1|Add0~48 {} ALU_V:inst1|Add0~50 {} ALU_V:inst1|Add0~52 {} ALU_V:inst1|Add0~54 {} ALU_V:inst1|Add0~55 {} ALU_V:inst1|Add0~96 {} ALU_V:inst1|Add0~97 {} ALU[8] {} } { 0.000ns 0.000ns 2.832ns 1.542ns 0.975ns 0.963ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.730ns 0.437ns 2.751ns } { 0.000ns 0.832ns 0.149ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.410ns 0.275ns 0.149ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG_AR7:inst8\|ramdata~56 iSW\[4\] GPIO_1\[0\] 4.400 ns register " "Info: th for register \"REG_AR7:inst8\|ramdata~56\" (data pin = \"iSW\[4\]\", clock pin = \"GPIO_1\[0\]\") is 4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 9.871 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_1\[0\]\" to destination register is 9.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_1\[0\] 1 CLK PIN_G27 96 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G27; Fanout = 96; CLK Node = 'GPIO_1\[0\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -72 1592 1760 -56 "GPIO_1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.787 ns) 3.138 ns CONTRLA:inst5\|current_state.xor4 2 REG LCFF_X74_Y41_N13 1 " "Info: 2: + IC(1.499 ns) + CELL(0.787 ns) = 3.138 ns; Loc. = LCFF_X74_Y41_N13; Fanout = 1; REG Node = 'CONTRLA:inst5\|current_state.xor4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.286 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.398 ns) 3.858 ns CONTRLA:inst5\|Selector72~2 3 COMB LCCOMB_X74_Y41_N30 3 " "Info: 3: + IC(0.322 ns) + CELL(0.398 ns) = 3.858 ns; Loc. = LCCOMB_X74_Y41_N30; Fanout = 3; COMB Node = 'CONTRLA:inst5\|Selector72~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.406 ns) 5.039 ns CONTRLA:inst5\|WideOr75~3 4 COMB LCCOMB_X75_Y37_N12 3 " "Info: 4: + IC(0.775 ns) + CELL(0.406 ns) = 5.039 ns; Loc. = LCCOMB_X75_Y37_N12; Fanout = 3; COMB Node = 'CONTRLA:inst5\|WideOr75~3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.181 ns" { CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.443 ns CONTRLA:inst5\|WideOr82~0 5 COMB LCCOMB_X75_Y37_N28 2 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 5.443 ns; Loc. = LCCOMB_X75_Y37_N28; Fanout = 2; COMB Node = 'CONTRLA:inst5\|WideOr82~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/CONTRLA.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 6.098 ns inst18 6 COMB LCCOMB_X75_Y37_N2 1 " "Info: 6: + IC(0.262 ns) + CELL(0.393 ns) = 6.098 ns; Loc. = LCCOMB_X75_Y37_N2; Fanout = 1; COMB Node = 'inst18'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.655 ns" { CONTRLA:inst5|WideOr82~0 inst18 } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.000 ns) 8.132 ns inst18~clkctrl 7 COMB CLKCTRL_G4 128 " "Info: 7: + IC(2.034 ns) + CELL(0.000 ns) = 8.132 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'inst18~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { 128 680 744 176 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 9.871 ns REG_AR7:inst8\|ramdata~56 8 REG LCFF_X69_Y38_N3 1 " "Info: 8: + IC(1.202 ns) + CELL(0.537 ns) = 9.871 ns; Loc. = LCFF_X69_Y38_N3; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.739 ns" { inst18~clkctrl REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 35.69 % ) " "Info: Total cell delay = 3.523 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.348 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.348 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.737 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[4\] 1 PIN PIN_AC26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AC26; Fanout = 2; PIN Node = 'iSW\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSW[4] } "NODE_NAME" } } { "kx9016.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/kx9016.bdf" { { -88 376 544 -72 "iSW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.149 ns) 3.722 ns lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[4\]~6 2 COMB LCCOMB_X69_Y38_N4 1 " "Info: 2: + IC(2.741 ns) + CELL(0.149 ns) = 3.722 ns; Loc. = LCCOMB_X69_Y38_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\|dout\[4\]~6'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.890 ns" { iSW[4] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 4.626 ns REGT_V:inst11\|c_out\[4\]~39 3 COMB LCCOMB_X68_Y38_N18 2 " "Info: 3: + IC(0.466 ns) + CELL(0.438 ns) = 4.626 ns; Loc. = LCCOMB_X68_Y38_N18; Fanout = 2; COMB Node = 'REGT_V:inst11\|c_out\[4\]~39'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.904 ns" { lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 REGT_V:inst11|c_out[4]~39 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 5.031 ns REGT_V:inst11\|c_out\[4\]~40 4 COMB LCCOMB_X68_Y38_N28 23 " "Info: 4: + IC(0.255 ns) + CELL(0.150 ns) = 5.031 ns; Loc. = LCCOMB_X68_Y38_N28; Fanout = 23; COMB Node = 'REGT_V:inst11\|c_out\[4\]~40'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { REGT_V:inst11|c_out[4]~39 REGT_V:inst11|c_out[4]~40 } "NODE_NAME" } } { "REGT_V.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.149 ns) 5.653 ns REG_AR7:inst8\|ramdata~56feeder 5 COMB LCCOMB_X69_Y38_N2 1 " "Info: 5: + IC(0.473 ns) + CELL(0.149 ns) = 5.653 ns; Loc. = LCCOMB_X69_Y38_N2; Fanout = 1; COMB Node = 'REG_AR7:inst8\|ramdata~56feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.622 ns" { REGT_V:inst11|c_out[4]~40 REG_AR7:inst8|ramdata~56feeder } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.737 ns REG_AR7:inst8\|ramdata~56 6 REG LCFF_X69_Y38_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.737 ns; Loc. = LCFF_X69_Y38_N3; Fanout = 1; REG Node = 'REG_AR7:inst8\|ramdata~56'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { REG_AR7:inst8|ramdata~56feeder REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "REG_AR7.vhd" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/kx9016_final/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 31.41 % ) " "Info: Total cell delay = 1.802 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.935 ns ( 68.59 % ) " "Info: Total interconnect delay = 3.935 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { iSW[4] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 REGT_V:inst11|c_out[4]~39 REGT_V:inst11|c_out[4]~40 REG_AR7:inst8|ramdata~56feeder REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.737 ns" { iSW[4] {} iSW[4]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 {} REGT_V:inst11|c_out[4]~39 {} REGT_V:inst11|c_out[4]~40 {} REG_AR7:inst8|ramdata~56feeder {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 2.741ns 0.466ns 0.255ns 0.473ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.871 ns" { GPIO_1[0] CONTRLA:inst5|current_state.xor4 CONTRLA:inst5|Selector72~2 CONTRLA:inst5|WideOr75~3 CONTRLA:inst5|WideOr82~0 inst18 inst18~clkctrl REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.871 ns" { GPIO_1[0] {} GPIO_1[0]~combout {} CONTRLA:inst5|current_state.xor4 {} CONTRLA:inst5|Selector72~2 {} CONTRLA:inst5|WideOr75~3 {} CONTRLA:inst5|WideOr82~0 {} inst18 {} inst18~clkctrl {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 1.499ns 0.322ns 0.775ns 0.254ns 0.262ns 2.034ns 1.202ns } { 0.000ns 0.852ns 0.787ns 0.398ns 0.406ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { iSW[4] lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 REGT_V:inst11|c_out[4]~39 REGT_V:inst11|c_out[4]~40 REG_AR7:inst8|ramdata~56feeder REG_AR7:inst8|ramdata~56 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.737 ns" { iSW[4] {} iSW[4]~combout {} lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[4]~6 {} REGT_V:inst11|c_out[4]~39 {} REGT_V:inst11|c_out[4]~40 {} REG_AR7:inst8|ramdata~56feeder {} REG_AR7:inst8|ramdata~56 {} } { 0.000ns 0.000ns 2.741ns 0.466ns 0.255ns 0.473ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.438ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4397 " "Info: Peak virtual memory: 4397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 14:53:55 2022 " "Info: Processing ended: Fri May 27 14:53:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 481 s " "Info: Quartus II Full Compilation was successful. 0 errors, 481 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
