-- generated by newgenasym Wed May 14 15:58:05 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity agnd is
    port (    
	AGND:      INOUT  STD_LOGIC);
end agnd;
