// Seed: 468725847
module module_0 ();
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    output logic id_3,
    output wor id_4,
    input supply1 id_5,
    output logic id_6,
    output tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    output wand id_11
);
  initial begin : LABEL_0
    if (-1) begin : LABEL_1
      id_3 = id_1;
      $unsigned(18);
      ;
    end else begin : LABEL_2
      wait (-1);
      id_6 <= -1 & 1;
    end
  end
  module_0 modCall_1 ();
endmodule
