--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga_display.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.133ns.
--------------------------------------------------------------------------------

Paths for end point icount_27 (SLICE_X14Y28.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.248 - 0.259)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.CQ      Tcko                  0.408   count<3>
                                                       count_2
    SLICE_X14Y22.C2      net (fanout=2)        0.611   count<2>
    SLICE_X14Y22.COUT    Topcyc                0.277   Mcount_icount_cy<3>
                                                       count<2>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y23.COUT    Tbyp                  0.076   Mcount_icount_cy<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<7>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcount_icount_cy<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<11>
    SLICE_X14Y25.COUT    Tbyp                  0.076   Mcount_icount_cy<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y27.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y28.CLK     Tcinck                0.314   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (1.379ns logic, 0.708ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.248 - 0.259)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.BQ      Tcko                  0.408   count<3>
                                                       count_1
    SLICE_X14Y22.B4      net (fanout=3)        0.470   count<1>
    SLICE_X14Y22.COUT    Topcyb                0.380   Mcount_icount_cy<3>
                                                       count<1>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y23.COUT    Tbyp                  0.076   Mcount_icount_cy<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<7>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcount_icount_cy<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<11>
    SLICE_X14Y25.COUT    Tbyp                  0.076   Mcount_icount_cy<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y27.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y28.CLK     Tcinck                0.314   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.482ns logic, 0.567ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_6 (FF)
  Destination:          icount_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.035ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.248 - 0.257)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_6 to icount_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.408   count<7>
                                                       count_6
    SLICE_X14Y23.C2      net (fanout=2)        0.638   count<6>
    SLICE_X14Y23.COUT    Topcyc                0.277   Mcount_icount_cy<7>
                                                       count<6>_rt.1
                                                       Mcount_icount_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<7>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcount_icount_cy<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<11>
    SLICE_X14Y25.COUT    Tbyp                  0.076   Mcount_icount_cy<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y27.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y28.CLK     Tcinck                0.314   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_27
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (1.303ns logic, 0.732ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Paths for end point dout_7 (SLICE_X13Y21.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icount_27 (FF)
  Destination:          dout_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.248 - 0.262)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icount_27 to dout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.DQ      Tcko                  0.447   icount<27>
                                                       icount_27
    SLICE_X13Y21.D2      net (fanout=14)       1.311   icount<27>
    SLICE_X13Y21.CLK     Tas                   0.322   dout<7>
                                                       Mmux_ben_dout[7]_dec_dout[7]_mux_8_OUT81
                                                       dout_7
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.769ns logic, 1.311ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point icount_25 (SLICE_X14Y28.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          icount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.077ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.248 - 0.259)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to icount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.CQ      Tcko                  0.408   count<3>
                                                       count_2
    SLICE_X14Y22.C2      net (fanout=2)        0.611   count<2>
    SLICE_X14Y22.COUT    Topcyc                0.277   Mcount_icount_cy<3>
                                                       count<2>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y23.COUT    Tbyp                  0.076   Mcount_icount_cy<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<7>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcount_icount_cy<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<11>
    SLICE_X14Y25.COUT    Tbyp                  0.076   Mcount_icount_cy<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y27.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y28.CLK     Tcinck                0.304   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_25
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (1.369ns logic, 0.708ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          icount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.248 - 0.259)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to icount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.BQ      Tcko                  0.408   count<3>
                                                       count_1
    SLICE_X14Y22.B4      net (fanout=3)        0.470   count<1>
    SLICE_X14Y22.COUT    Topcyb                0.380   Mcount_icount_cy<3>
                                                       count<1>_rt.1
                                                       Mcount_icount_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcount_icount_cy<3>
    SLICE_X14Y23.COUT    Tbyp                  0.076   Mcount_icount_cy<7>
                                                       Mcount_icount_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<7>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcount_icount_cy<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<11>
    SLICE_X14Y25.COUT    Tbyp                  0.076   Mcount_icount_cy<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y27.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y28.CLK     Tcinck                0.304   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_25
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.472ns logic, 0.567ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_6 (FF)
  Destination:          icount_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.025ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.248 - 0.257)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_6 to icount_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.408   count<7>
                                                       count_6
    SLICE_X14Y23.C2      net (fanout=2)        0.638   count<6>
    SLICE_X14Y23.COUT    Topcyc                0.277   Mcount_icount_cy<7>
                                                       count<6>_rt.1
                                                       Mcount_icount_cy<7>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Mcount_icount_cy<7>
    SLICE_X14Y24.COUT    Tbyp                  0.076   Mcount_icount_cy<11>
                                                       Mcount_icount_cy<11>
    SLICE_X14Y25.CIN     net (fanout=1)        0.003   Mcount_icount_cy<11>
    SLICE_X14Y25.COUT    Tbyp                  0.076   Mcount_icount_cy<15>
                                                       Mcount_icount_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.003   Mcount_icount_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.076   icount<19>
                                                       Mcount_icount_cy<19>
    SLICE_X14Y27.CIN     net (fanout=1)        0.003   Mcount_icount_cy<19>
    SLICE_X14Y27.COUT    Tbyp                  0.076   icount<23>
                                                       Mcount_icount_cy<23>
    SLICE_X14Y28.CIN     net (fanout=1)        0.003   Mcount_icount_cy<23>
    SLICE_X14Y28.CLK     Tcinck                0.304   icount<27>
                                                       Mcount_icount_xor<27>
                                                       icount_25
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (1.293ns logic, 0.732ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_15 (SLICE_X12Y25.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_15 (FF)
  Destination:          count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_15 to count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.DQ      Tcko                  0.200   count<15>
                                                       count_15
    SLICE_X12Y25.D6      net (fanout=3)        0.031   count<15>
    SLICE_X12Y25.CLK     Tah         (-Th)    -0.237   count<15>
                                                       count<15>_rt
                                                       Mcount_count_xor<15>
                                                       count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.437ns logic, 0.031ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point count_5 (SLICE_X12Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.BQ      Tcko                  0.200   count<7>
                                                       count_5
    SLICE_X12Y23.B5      net (fanout=2)        0.076   count<5>
    SLICE_X12Y23.CLK     Tah         (-Th)    -0.234   count<7>
                                                       count<5>_rt
                                                       Mcount_count_cy<7>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point count_9 (SLICE_X12Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_9 (FF)
  Destination:          count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_9 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.BQ      Tcko                  0.200   count<11>
                                                       count_9
    SLICE_X12Y24.B5      net (fanout=2)        0.076   count<9>
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.234   count<11>
                                                       count<9>_rt
                                                       Mcount_count_cy<11>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.133|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 432 paths, 0 nets, and 81 connections

Design statistics:
   Minimum period:   2.133ns{1}   (Maximum frequency: 468.823MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 22:28:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



