{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 14:20:06 2021 " "Info: Processing started: Tue Mar 02 14:20:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataBus -c dataBus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataBus -c dataBus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register r3\[5\] r3\[5\] 500.0 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 500.0 MHz between source register \"r3\[5\]\" and destination register \"r3\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.581 ns + Longest register register " "Info: + Longest register to register delay is 1.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r3\[5\] 1 REG LCFF_X29_Y24_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N7; Fanout = 2; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.154 ns) 0.382 ns bus_Reg\[5\]~44 2 COMB LCCOMB_X29_Y24_N26 1 " "Info: 2: + IC(0.228 ns) + CELL(0.154 ns) = 0.382 ns; Loc. = LCCOMB_X29_Y24_N26; Fanout = 1; COMB Node = 'bus_Reg\[5\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { r3[5] bus_Reg[5]~44 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.053 ns) 0.733 ns bus_Reg\[5\]~45 3 COMB LCCOMB_X30_Y24_N20 4 " "Info: 3: + IC(0.298 ns) + CELL(0.053 ns) = 0.733 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 4; COMB Node = 'bus_Reg\[5\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.351 ns" { bus_Reg[5]~44 bus_Reg[5]~45 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 1.581 ns r3\[5\] 4 REG LCFF_X29_Y24_N7 2 " "Info: 4: + IC(0.539 ns) + CELL(0.309 ns) = 1.581 ns; Loc. = LCFF_X29_Y24_N7; Fanout = 2; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.516 ns ( 32.64 % ) " "Info: Total cell delay = 0.516 ns ( 32.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 67.36 % ) " "Info: Total interconnect delay = 1.065 ns ( 67.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { r3[5] bus_Reg[5]~44 bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.581 ns" { r3[5] {} bus_Reg[5]~44 {} bus_Reg[5]~45 {} r3[5] {} } { 0.000ns 0.228ns 0.298ns 0.539ns } { 0.000ns 0.154ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns r3\[5\] 3 REG LCFF_X29_Y24_N7 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X29_Y24_N7; Fanout = 2; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Clk~clkctrl r3[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.485 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns r3\[5\] 3 REG LCFF_X29_Y24_N7 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X29_Y24_N7; Fanout = 2; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Clk~clkctrl r3[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { r3[5] bus_Reg[5]~44 bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.581 ns" { r3[5] {} bus_Reg[5]~44 {} bus_Reg[5]~45 {} r3[5] {} } { 0.000ns 0.228ns 0.298ns 0.539ns } { 0.000ns 0.154ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { r3[5] {} } {  } {  } "" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r3\[5\] r2_bus Clk 5.285 ns register " "Info: tsu for register \"r3\[5\]\" (data pin = \"r2_bus\", clock pin = \"Clk\") is 5.285 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.680 ns + Longest pin register " "Info: + Longest pin to register delay is 7.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns r2_bus 1 PIN PIN_AB8 13 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 13; PIN Node = 'r2_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2_bus } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.272 ns) 5.743 ns bus_Reg\[0\]~35 2 COMB LCCOMB_X30_Y24_N30 6 " "Info: 2: + IC(4.614 ns) + CELL(0.272 ns) = 5.743 ns; Loc. = LCCOMB_X30_Y24_N30; Fanout = 6; COMB Node = 'bus_Reg\[0\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { r2_bus bus_Reg[0]~35 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.366 ns) 6.832 ns bus_Reg\[5\]~45 3 COMB LCCOMB_X30_Y24_N20 4 " "Info: 3: + IC(0.723 ns) + CELL(0.366 ns) = 6.832 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 4; COMB Node = 'bus_Reg\[5\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { bus_Reg[0]~35 bus_Reg[5]~45 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 7.680 ns r3\[5\] 4 REG LCFF_X29_Y24_N7 2 " "Info: 4: + IC(0.539 ns) + CELL(0.309 ns) = 7.680 ns; Loc. = LCFF_X29_Y24_N7; Fanout = 2; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.804 ns ( 23.49 % ) " "Info: Total cell delay = 1.804 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.876 ns ( 76.51 % ) " "Info: Total interconnect delay = 5.876 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { r2_bus bus_Reg[0]~35 bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { r2_bus {} r2_bus~combout {} bus_Reg[0]~35 {} bus_Reg[5]~45 {} r3[5] {} } { 0.000ns 0.000ns 4.614ns 0.723ns 0.539ns } { 0.000ns 0.857ns 0.272ns 0.366ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns r3\[5\] 3 REG LCFF_X29_Y24_N7 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X29_Y24_N7; Fanout = 2; REG Node = 'r3\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Clk~clkctrl r3[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { r2_bus bus_Reg[0]~35 bus_Reg[5]~45 r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { r2_bus {} r2_bus~combout {} bus_Reg[0]~35 {} bus_Reg[5]~45 {} r3[5] {} } { 0.000ns 0.000ns 4.614ns 0.723ns 0.539ns } { 0.000ns 0.857ns 0.272ns 0.366ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r3[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk outr1\[7\] r1\[7\] 7.223 ns register " "Info: tco from clock \"Clk\" to destination pin \"outr1\[7\]\" through register \"r1\[7\]\" is 7.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.485 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns r1\[7\] 3 REG LCFF_X29_Y24_N5 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X29_Y24_N5; Fanout = 2; REG Node = 'r1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Clk~clkctrl r1[7] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[7] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.644 ns + Longest register pin " "Info: + Longest register to pin delay is 4.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[7\] 1 REG LCFF_X29_Y24_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N5; Fanout = 2; REG Node = 'r1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.662 ns) + CELL(1.982 ns) 4.644 ns outr1\[7\] 2 PIN PIN_AA8 0 " "Info: 2: + IC(2.662 ns) + CELL(1.982 ns) = 4.644 ns; Loc. = PIN_AA8; Fanout = 0; PIN Node = 'outr1\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.644 ns" { r1[7] outr1[7] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 42.68 % ) " "Info: Total cell delay = 1.982 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.662 ns ( 57.32 % ) " "Info: Total interconnect delay = 2.662 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.644 ns" { r1[7] outr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.644 ns" { r1[7] {} outr1[7] {} } { 0.000ns 2.662ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { Clk Clk~clkctrl r1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[7] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.644 ns" { r1[7] outr1[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.644 ns" { r1[7] {} outr1[7] {} } { 0.000ns 2.662ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "r2_bus l\[5\] 10.112 ns Longest " "Info: Longest tpd from source pin \"r2_bus\" to destination pin \"l\[5\]\" is 10.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns r2_bus 1 PIN PIN_AB8 13 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 13; PIN Node = 'r2_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2_bus } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.272 ns) 5.743 ns bus_Reg\[0\]~35 2 COMB LCCOMB_X30_Y24_N30 6 " "Info: 2: + IC(4.614 ns) + CELL(0.272 ns) = 5.743 ns; Loc. = LCCOMB_X30_Y24_N30; Fanout = 6; COMB Node = 'bus_Reg\[0\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { r2_bus bus_Reg[0]~35 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.366 ns) 6.832 ns bus_Reg\[5\]~45 3 COMB LCCOMB_X30_Y24_N20 4 " "Info: 3: + IC(0.723 ns) + CELL(0.366 ns) = 6.832 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 4; COMB Node = 'bus_Reg\[5\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { bus_Reg[0]~35 bus_Reg[5]~45 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(2.144 ns) 10.112 ns l\[5\] 4 PIN PIN_G3 0 " "Info: 4: + IC(1.136 ns) + CELL(2.144 ns) = 10.112 ns; Loc. = PIN_G3; Fanout = 0; PIN Node = 'l\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { bus_Reg[5]~45 l[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 35.99 % ) " "Info: Total cell delay = 3.639 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.473 ns ( 64.01 % ) " "Info: Total interconnect delay = 6.473 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.112 ns" { r2_bus bus_Reg[0]~35 bus_Reg[5]~45 l[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.112 ns" { r2_bus {} r2_bus~combout {} bus_Reg[0]~35 {} bus_Reg[5]~45 {} l[5] {} } { 0.000ns 0.000ns 4.614ns 0.723ns 1.136ns } { 0.000ns 0.857ns 0.272ns 0.366ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r1\[5\] k\[5\] Clk -2.400 ns register " "Info: th for register \"r1\[5\]\" (data pin = \"k\[5\]\", clock pin = \"Clk\") is -2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.488 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns r1\[5\] 3 REG LCFF_X30_Y24_N21 2 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X30_Y24_N21; Fanout = 2; REG Node = 'r1\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { Clk~clkctrl r1[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { Clk Clk~clkctrl r1[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[5] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.037 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns k\[5\] 1 PIN PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A6; Fanout = 1; PIN Node = 'k\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.797 ns) + CELL(0.228 ns) 4.882 ns bus_Reg\[5\]~45 2 COMB LCCOMB_X30_Y24_N20 4 " "Info: 2: + IC(3.797 ns) + CELL(0.228 ns) = 4.882 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 4; COMB Node = 'bus_Reg\[5\]~45'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { k[5] bus_Reg[5]~45 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.037 ns r1\[5\] 3 REG LCFF_X30_Y24_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.037 ns; Loc. = LCFF_X30_Y24_N21; Fanout = 2; REG Node = 'r1\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { bus_Reg[5]~45 r1[5] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.240 ns ( 24.62 % ) " "Info: Total cell delay = 1.240 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.797 ns ( 75.38 % ) " "Info: Total interconnect delay = 3.797 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { k[5] bus_Reg[5]~45 r1[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { k[5] {} k[5]~combout {} bus_Reg[5]~45 {} r1[5] {} } { 0.000ns 0.000ns 3.797ns 0.000ns } { 0.000ns 0.857ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { Clk Clk~clkctrl r1[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[5] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { k[5] bus_Reg[5]~45 r1[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.037 ns" { k[5] {} k[5]~combout {} bus_Reg[5]~45 {} r1[5] {} } { 0.000ns 0.000ns 3.797ns 0.000ns } { 0.000ns 0.857ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 14:20:06 2021 " "Info: Processing ended: Tue Mar 02 14:20:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
