// Seed: 3368976982
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    input wire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri0 id_10
);
  assign id_5 = 1;
  assign id_5 = id_4 == 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd28,
    parameter id_8 = 32'd50
) (
    input tri id_0,
    input wand id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input tri _id_7,
    input uwire _id_8,
    input tri1 id_9,
    input wor id_10
);
  logic [id_7  #  (  .  id_8  (  1  )  ) : 1] id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_1,
      id_3,
      id_9,
      id_3,
      id_5,
      id_1,
      id_10,
      id_3,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
