// Seed: 1260424866
module module_0 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output tri   id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  wor   id_6
);
  reg id_8;
  always #0 #1 id_8 <= &id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input tri1 id_7
    , id_13,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    input tri0 id_11
);
  wand id_14, id_15, id_16, id_17;
  supply0 id_18, id_19, id_20;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_6,
      id_14,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_18 = 1;
endmodule
