<stg><name>image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %trunc_ln1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %threshold

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:3 %sext_ln26_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln26

]]></Node>
<StgValue><ssdm name="sext_ln26_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:4 %sext_ln26_cast = sext i63 %sext_ln26_read

]]></Node>
<StgValue><ssdm name="sext_ln26_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_3, i32 0, i32 0, void @empty_4, i32 64, i32 0, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i21 0, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
for.body7:0 %i_2 = load i21 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.body7:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.body7:2 %gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln26_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body7:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7:4 %icmp_ln26 = icmp_ult  i21 %i_2, i21 2073600

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 207360, i64 207360, i64 207360

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7:6 %br_ln26 = br i1 %icmp_ln26, void %VITIS_LOOP_33_3.exitStub, void %for.body7.split

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body7.split:10 %gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="16">
<![CDATA[
for.body7.split:11 %input_pixel_reg = trunc i16 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="input_pixel_reg"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.split:12 %input_pixel_reg_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %gmem0_addr_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="input_pixel_reg_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:85 %add_ln26_4 = add i21 %i_2, i21 10

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.split:86 %store_ln26 = store i21 %add_ln26_4, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
VITIS_LOOP_33_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:0 %i_cast = zext i21 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body7.split:13 %gmem0_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="16">
<![CDATA[
for.body7.split:14 %input_pixel_reg_2 = trunc i16 %gmem0_addr_read_1

]]></Node>
<StgValue><ssdm name="input_pixel_reg_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.split:15 %input_pixel_reg_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %gmem0_addr_read_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="input_pixel_reg_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:25 %zext_ln29 = zext i8 %input_pixel_reg

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:26 %icmp_ln29 = icmp_ugt  i32 %zext_ln29, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:27 %output_pixel_req = select i1 %icmp_ln29, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:28 %outBRAM_addr = getelementptr i8 %outBRAM, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="outBRAM_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:29 %store_ln30 = store i8 %output_pixel_req, i21 %outBRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:30 %or_ln26 = or i21 %i_2, i21 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:31 %zext_ln15 = zext i21 %or_ln26

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:32 %zext_ln29_1 = zext i8 %input_pixel_reg_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:33 %icmp_ln29_1 = icmp_ugt  i32 %zext_ln29_1, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:34 %output_pixel_req_1 = select i1 %icmp_ln29_1, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:35 %outBRAM_addr_1 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="outBRAM_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:36 %store_ln30 = store i8 %output_pixel_req_1, i21 %outBRAM_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:2 %add_ln28 = add i21 %i_2, i21 2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:3 %zext_ln28 = zext i21 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body7.split:16 %gmem0_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="16">
<![CDATA[
for.body7.split:17 %input_pixel_reg_4 = trunc i16 %gmem0_addr_read_2

]]></Node>
<StgValue><ssdm name="input_pixel_reg_4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.split:18 %input_pixel_reg_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %gmem0_addr_read_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="input_pixel_reg_5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:37 %zext_ln29_2 = zext i8 %input_pixel_reg_2

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:38 %icmp_ln29_2 = icmp_ugt  i32 %zext_ln29_2, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:39 %output_pixel_req_2 = select i1 %icmp_ln29_2, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:40 %outBRAM_addr_2 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="outBRAM_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:41 %store_ln30 = store i8 %output_pixel_req_2, i21 %outBRAM_addr_2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:42 %add_ln26 = add i21 %i_2, i21 3

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:43 %zext_ln15_1 = zext i21 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:44 %zext_ln29_3 = zext i8 %input_pixel_reg_3

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:45 %icmp_ln29_3 = icmp_ugt  i32 %zext_ln29_3, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:46 %output_pixel_req_3 = select i1 %icmp_ln29_3, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:47 %outBRAM_addr_3 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="outBRAM_addr_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:48 %store_ln30 = store i8 %output_pixel_req_3, i21 %outBRAM_addr_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:4 %add_ln28_1 = add i21 %i_2, i21 4

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:5 %zext_ln28_1 = zext i21 %add_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body7.split:19 %gmem0_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16">
<![CDATA[
for.body7.split:20 %input_pixel_reg_6 = trunc i16 %gmem0_addr_read_3

]]></Node>
<StgValue><ssdm name="input_pixel_reg_6"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.split:21 %input_pixel_reg_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %gmem0_addr_read_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="input_pixel_reg_7"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:49 %zext_ln29_4 = zext i8 %input_pixel_reg_4

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:50 %icmp_ln29_4 = icmp_ugt  i32 %zext_ln29_4, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:51 %output_pixel_req_4 = select i1 %icmp_ln29_4, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:52 %outBRAM_addr_4 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="outBRAM_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:53 %store_ln30 = store i8 %output_pixel_req_4, i21 %outBRAM_addr_4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:54 %add_ln26_1 = add i21 %i_2, i21 5

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:55 %zext_ln15_2 = zext i21 %add_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:56 %zext_ln29_5 = zext i8 %input_pixel_reg_5

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:57 %icmp_ln29_5 = icmp_ugt  i32 %zext_ln29_5, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:58 %output_pixel_req_5 = select i1 %icmp_ln29_5, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_5"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:59 %outBRAM_addr_5 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="outBRAM_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:60 %store_ln30 = store i8 %output_pixel_req_5, i21 %outBRAM_addr_5

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:6 %add_ln28_2 = add i21 %i_2, i21 6

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:7 %zext_ln28_2 = zext i21 %add_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.body7.split:22 %gmem0_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="16">
<![CDATA[
for.body7.split:23 %input_pixel_reg_8 = trunc i16 %gmem0_addr_read_4

]]></Node>
<StgValue><ssdm name="input_pixel_reg_8"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.split:24 %input_pixel_reg_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %gmem0_addr_read_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="input_pixel_reg_9"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:61 %zext_ln29_6 = zext i8 %input_pixel_reg_6

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:62 %icmp_ln29_6 = icmp_ugt  i32 %zext_ln29_6, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:63 %output_pixel_req_6 = select i1 %icmp_ln29_6, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_6"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:64 %outBRAM_addr_6 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="outBRAM_addr_6"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:65 %store_ln30 = store i8 %output_pixel_req_6, i21 %outBRAM_addr_6

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:66 %add_ln26_2 = add i21 %i_2, i21 7

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:67 %zext_ln15_3 = zext i21 %add_ln26_2

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:68 %zext_ln29_7 = zext i8 %input_pixel_reg_7

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:69 %icmp_ln29_7 = icmp_ugt  i32 %zext_ln29_7, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:70 %output_pixel_req_7 = select i1 %icmp_ln29_7, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_7"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:71 %outBRAM_addr_7 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="outBRAM_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:72 %store_ln30 = store i8 %output_pixel_req_7, i21 %outBRAM_addr_7

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.split:1 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:8 %add_ln28_3 = add i21 %i_2, i21 8

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:9 %zext_ln28_3 = zext i21 %add_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:73 %zext_ln29_8 = zext i8 %input_pixel_reg_8

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:74 %icmp_ln29_8 = icmp_ugt  i32 %zext_ln29_8, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:75 %output_pixel_req_8 = select i1 %icmp_ln29_8, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_8"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:76 %outBRAM_addr_8 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="outBRAM_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:77 %store_ln30 = store i8 %output_pixel_req_8, i21 %outBRAM_addr_8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body7.split:78 %add_ln26_3 = add i21 %i_2, i21 9

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="21">
<![CDATA[
for.body7.split:79 %zext_ln15_4 = zext i21 %add_ln26_3

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
for.body7.split:80 %zext_ln29_9 = zext i8 %input_pixel_reg_9

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:81 %icmp_ln29_9 = icmp_ugt  i32 %zext_ln29_9, i32 %threshold_read

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body7.split:82 %output_pixel_req_9 = select i1 %icmp_ln29_9, i8 %trunc_ln1_read, i8 0

]]></Node>
<StgValue><ssdm name="output_pixel_req_9"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:83 %outBRAM_addr_9 = getelementptr i8 %outBRAM, i64 0, i64 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="outBRAM_addr_9"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
for.body7.split:84 %store_ln30 = store i8 %output_pixel_req_9, i21 %outBRAM_addr_9

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.body7.split:87 %br_ln26 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="132" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="133" name="sext_ln26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln26"/></StgValue>
</port>
<port id="134" name="threshold" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="threshold"/></StgValue>
</port>
<port id="135" name="trunc_ln1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln1"/></StgValue>
</port>
<port id="136" name="outBRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="outBRAM"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="138" from="StgValue_137" to="i" fromId="137" toId="10">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i8" to="trunc_ln1_read" fromId="139" toId="11">
</dataflow>
<dataflow id="141" from="trunc_ln1" to="trunc_ln1_read" fromId="135" toId="11">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i32" to="threshold_read" fromId="142" toId="12">
</dataflow>
<dataflow id="144" from="threshold" to="threshold_read" fromId="134" toId="12">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i63" to="sext_ln26_read" fromId="145" toId="13">
</dataflow>
<dataflow id="147" from="sext_ln26" to="sext_ln26_read" fromId="133" toId="13">
</dataflow>
<dataflow id="148" from="sext_ln26_read" to="sext_ln26_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="149" toId="15">
</dataflow>
<dataflow id="151" from="gmem0" to="specinterface_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="153" from="empty_3" to="specinterface_ln0" fromId="152" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="158" from="empty_4" to="specinterface_ln0" fromId="157" toId="15">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specinterface_ln0" fromId="159" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="163" from="empty_5" to="specinterface_ln0" fromId="162" toId="15">
</dataflow>
<dataflow id="165" from="empty_6" to="specinterface_ln0" fromId="164" toId="15">
</dataflow>
<dataflow id="166" from="empty_4" to="specinterface_ln0" fromId="157" toId="15">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="169" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="170" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="171" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="15">
</dataflow>
<dataflow id="172" from="empty_4" to="specinterface_ln0" fromId="157" toId="15">
</dataflow>
<dataflow id="173" from="empty_4" to="specinterface_ln0" fromId="157" toId="15">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="15">
</dataflow>
<dataflow id="176" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="15">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln0" fromId="177" toId="16">
</dataflow>
<dataflow id="179" from="i" to="store_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="180" from="i" to="i_2" fromId="10" toId="18">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="181" toId="19">
</dataflow>
<dataflow id="183" from="gmem0" to="specbitsmap_ln0" fromId="132" toId="19">
</dataflow>
<dataflow id="184" from="gmem0" to="gmem0_addr" fromId="132" toId="20">
</dataflow>
<dataflow id="185" from="sext_ln26_cast" to="gmem0_addr" fromId="14" toId="20">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="186" toId="21">
</dataflow>
<dataflow id="188" from="StgValue_174" to="specpipeline_ln0" fromId="174" toId="21">
</dataflow>
<dataflow id="189" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="21">
</dataflow>
<dataflow id="190" from="StgValue_137" to="specpipeline_ln0" fromId="137" toId="21">
</dataflow>
<dataflow id="191" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="21">
</dataflow>
<dataflow id="193" from="p_str" to="specpipeline_ln0" fromId="192" toId="21">
</dataflow>
<dataflow id="194" from="i_2" to="icmp_ln26" fromId="18" toId="22">
</dataflow>
<dataflow id="196" from="StgValue_195" to="icmp_ln26" fromId="195" toId="22">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="197" toId="23">
</dataflow>
<dataflow id="200" from="StgValue_199" to="empty" fromId="199" toId="23">
</dataflow>
<dataflow id="201" from="StgValue_199" to="empty" fromId="199" toId="23">
</dataflow>
<dataflow id="202" from="StgValue_199" to="empty" fromId="199" toId="23">
</dataflow>
<dataflow id="203" from="icmp_ln26" to="br_ln26" fromId="22" toId="24">
</dataflow>
<dataflow id="205" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read" fromId="204" toId="25">
</dataflow>
<dataflow id="206" from="gmem0_addr" to="gmem0_addr_read" fromId="20" toId="25">
</dataflow>
<dataflow id="207" from="gmem0_addr_read" to="input_pixel_reg" fromId="25" toId="26">
</dataflow>
<dataflow id="209" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="input_pixel_reg_1" fromId="208" toId="27">
</dataflow>
<dataflow id="210" from="gmem0_addr_read" to="input_pixel_reg_1" fromId="25" toId="27">
</dataflow>
<dataflow id="212" from="StgValue_211" to="input_pixel_reg_1" fromId="211" toId="27">
</dataflow>
<dataflow id="214" from="StgValue_213" to="input_pixel_reg_1" fromId="213" toId="27">
</dataflow>
<dataflow id="215" from="i_2" to="add_ln26_4" fromId="18" toId="28">
</dataflow>
<dataflow id="217" from="StgValue_216" to="add_ln26_4" fromId="216" toId="28">
</dataflow>
<dataflow id="218" from="add_ln26_4" to="store_ln26" fromId="28" toId="29">
</dataflow>
<dataflow id="219" from="i" to="store_ln26" fromId="10" toId="29">
</dataflow>
<dataflow id="220" from="i_2" to="i_cast" fromId="18" toId="30">
</dataflow>
<dataflow id="221" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read_1" fromId="204" toId="31">
</dataflow>
<dataflow id="222" from="gmem0_addr" to="gmem0_addr_read_1" fromId="20" toId="31">
</dataflow>
<dataflow id="223" from="gmem0_addr_read_1" to="input_pixel_reg_2" fromId="31" toId="32">
</dataflow>
<dataflow id="224" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="input_pixel_reg_3" fromId="208" toId="33">
</dataflow>
<dataflow id="225" from="gmem0_addr_read_1" to="input_pixel_reg_3" fromId="31" toId="33">
</dataflow>
<dataflow id="226" from="StgValue_211" to="input_pixel_reg_3" fromId="211" toId="33">
</dataflow>
<dataflow id="227" from="StgValue_213" to="input_pixel_reg_3" fromId="213" toId="33">
</dataflow>
<dataflow id="228" from="input_pixel_reg" to="zext_ln29" fromId="26" toId="34">
</dataflow>
<dataflow id="229" from="zext_ln29" to="icmp_ln29" fromId="34" toId="35">
</dataflow>
<dataflow id="230" from="threshold_read" to="icmp_ln29" fromId="12" toId="35">
</dataflow>
<dataflow id="231" from="icmp_ln29" to="output_pixel_req" fromId="35" toId="36">
</dataflow>
<dataflow id="232" from="trunc_ln1_read" to="output_pixel_req" fromId="11" toId="36">
</dataflow>
<dataflow id="234" from="StgValue_233" to="output_pixel_req" fromId="233" toId="36">
</dataflow>
<dataflow id="235" from="outBRAM" to="outBRAM_addr" fromId="136" toId="37">
</dataflow>
<dataflow id="237" from="StgValue_236" to="outBRAM_addr" fromId="236" toId="37">
</dataflow>
<dataflow id="238" from="i_cast" to="outBRAM_addr" fromId="30" toId="37">
</dataflow>
<dataflow id="239" from="output_pixel_req" to="store_ln30" fromId="36" toId="38">
</dataflow>
<dataflow id="240" from="outBRAM_addr" to="store_ln30" fromId="37" toId="38">
</dataflow>
<dataflow id="241" from="i_2" to="or_ln26" fromId="18" toId="39">
</dataflow>
<dataflow id="243" from="StgValue_242" to="or_ln26" fromId="242" toId="39">
</dataflow>
<dataflow id="244" from="or_ln26" to="zext_ln15" fromId="39" toId="40">
</dataflow>
<dataflow id="245" from="input_pixel_reg_1" to="zext_ln29_1" fromId="27" toId="41">
</dataflow>
<dataflow id="246" from="zext_ln29_1" to="icmp_ln29_1" fromId="41" toId="42">
</dataflow>
<dataflow id="247" from="threshold_read" to="icmp_ln29_1" fromId="12" toId="42">
</dataflow>
<dataflow id="248" from="icmp_ln29_1" to="output_pixel_req_1" fromId="42" toId="43">
</dataflow>
<dataflow id="249" from="trunc_ln1_read" to="output_pixel_req_1" fromId="11" toId="43">
</dataflow>
<dataflow id="250" from="StgValue_233" to="output_pixel_req_1" fromId="233" toId="43">
</dataflow>
<dataflow id="251" from="outBRAM" to="outBRAM_addr_1" fromId="136" toId="44">
</dataflow>
<dataflow id="252" from="StgValue_236" to="outBRAM_addr_1" fromId="236" toId="44">
</dataflow>
<dataflow id="253" from="zext_ln15" to="outBRAM_addr_1" fromId="40" toId="44">
</dataflow>
<dataflow id="254" from="output_pixel_req_1" to="store_ln30" fromId="43" toId="45">
</dataflow>
<dataflow id="255" from="outBRAM_addr_1" to="store_ln30" fromId="44" toId="45">
</dataflow>
<dataflow id="256" from="i_2" to="add_ln28" fromId="18" toId="46">
</dataflow>
<dataflow id="258" from="StgValue_257" to="add_ln28" fromId="257" toId="46">
</dataflow>
<dataflow id="259" from="add_ln28" to="zext_ln28" fromId="46" toId="47">
</dataflow>
<dataflow id="260" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read_2" fromId="204" toId="48">
</dataflow>
<dataflow id="261" from="gmem0_addr" to="gmem0_addr_read_2" fromId="20" toId="48">
</dataflow>
<dataflow id="262" from="gmem0_addr_read_2" to="input_pixel_reg_4" fromId="48" toId="49">
</dataflow>
<dataflow id="263" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="input_pixel_reg_5" fromId="208" toId="50">
</dataflow>
<dataflow id="264" from="gmem0_addr_read_2" to="input_pixel_reg_5" fromId="48" toId="50">
</dataflow>
<dataflow id="265" from="StgValue_211" to="input_pixel_reg_5" fromId="211" toId="50">
</dataflow>
<dataflow id="266" from="StgValue_213" to="input_pixel_reg_5" fromId="213" toId="50">
</dataflow>
<dataflow id="267" from="input_pixel_reg_2" to="zext_ln29_2" fromId="32" toId="51">
</dataflow>
<dataflow id="268" from="zext_ln29_2" to="icmp_ln29_2" fromId="51" toId="52">
</dataflow>
<dataflow id="269" from="threshold_read" to="icmp_ln29_2" fromId="12" toId="52">
</dataflow>
<dataflow id="270" from="icmp_ln29_2" to="output_pixel_req_2" fromId="52" toId="53">
</dataflow>
<dataflow id="271" from="trunc_ln1_read" to="output_pixel_req_2" fromId="11" toId="53">
</dataflow>
<dataflow id="272" from="StgValue_233" to="output_pixel_req_2" fromId="233" toId="53">
</dataflow>
<dataflow id="273" from="outBRAM" to="outBRAM_addr_2" fromId="136" toId="54">
</dataflow>
<dataflow id="274" from="StgValue_236" to="outBRAM_addr_2" fromId="236" toId="54">
</dataflow>
<dataflow id="275" from="zext_ln28" to="outBRAM_addr_2" fromId="47" toId="54">
</dataflow>
<dataflow id="276" from="output_pixel_req_2" to="store_ln30" fromId="53" toId="55">
</dataflow>
<dataflow id="277" from="outBRAM_addr_2" to="store_ln30" fromId="54" toId="55">
</dataflow>
<dataflow id="278" from="i_2" to="add_ln26" fromId="18" toId="56">
</dataflow>
<dataflow id="280" from="StgValue_279" to="add_ln26" fromId="279" toId="56">
</dataflow>
<dataflow id="281" from="add_ln26" to="zext_ln15_1" fromId="56" toId="57">
</dataflow>
<dataflow id="282" from="input_pixel_reg_3" to="zext_ln29_3" fromId="33" toId="58">
</dataflow>
<dataflow id="283" from="zext_ln29_3" to="icmp_ln29_3" fromId="58" toId="59">
</dataflow>
<dataflow id="284" from="threshold_read" to="icmp_ln29_3" fromId="12" toId="59">
</dataflow>
<dataflow id="285" from="icmp_ln29_3" to="output_pixel_req_3" fromId="59" toId="60">
</dataflow>
<dataflow id="286" from="trunc_ln1_read" to="output_pixel_req_3" fromId="11" toId="60">
</dataflow>
<dataflow id="287" from="StgValue_233" to="output_pixel_req_3" fromId="233" toId="60">
</dataflow>
<dataflow id="288" from="outBRAM" to="outBRAM_addr_3" fromId="136" toId="61">
</dataflow>
<dataflow id="289" from="StgValue_236" to="outBRAM_addr_3" fromId="236" toId="61">
</dataflow>
<dataflow id="290" from="zext_ln15_1" to="outBRAM_addr_3" fromId="57" toId="61">
</dataflow>
<dataflow id="291" from="output_pixel_req_3" to="store_ln30" fromId="60" toId="62">
</dataflow>
<dataflow id="292" from="outBRAM_addr_3" to="store_ln30" fromId="61" toId="62">
</dataflow>
<dataflow id="293" from="i_2" to="add_ln28_1" fromId="18" toId="63">
</dataflow>
<dataflow id="295" from="StgValue_294" to="add_ln28_1" fromId="294" toId="63">
</dataflow>
<dataflow id="296" from="add_ln28_1" to="zext_ln28_1" fromId="63" toId="64">
</dataflow>
<dataflow id="297" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read_3" fromId="204" toId="65">
</dataflow>
<dataflow id="298" from="gmem0_addr" to="gmem0_addr_read_3" fromId="20" toId="65">
</dataflow>
<dataflow id="299" from="gmem0_addr_read_3" to="input_pixel_reg_6" fromId="65" toId="66">
</dataflow>
<dataflow id="300" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="input_pixel_reg_7" fromId="208" toId="67">
</dataflow>
<dataflow id="301" from="gmem0_addr_read_3" to="input_pixel_reg_7" fromId="65" toId="67">
</dataflow>
<dataflow id="302" from="StgValue_211" to="input_pixel_reg_7" fromId="211" toId="67">
</dataflow>
<dataflow id="303" from="StgValue_213" to="input_pixel_reg_7" fromId="213" toId="67">
</dataflow>
<dataflow id="304" from="input_pixel_reg_4" to="zext_ln29_4" fromId="49" toId="68">
</dataflow>
<dataflow id="305" from="zext_ln29_4" to="icmp_ln29_4" fromId="68" toId="69">
</dataflow>
<dataflow id="306" from="threshold_read" to="icmp_ln29_4" fromId="12" toId="69">
</dataflow>
<dataflow id="307" from="icmp_ln29_4" to="output_pixel_req_4" fromId="69" toId="70">
</dataflow>
<dataflow id="308" from="trunc_ln1_read" to="output_pixel_req_4" fromId="11" toId="70">
</dataflow>
<dataflow id="309" from="StgValue_233" to="output_pixel_req_4" fromId="233" toId="70">
</dataflow>
<dataflow id="310" from="outBRAM" to="outBRAM_addr_4" fromId="136" toId="71">
</dataflow>
<dataflow id="311" from="StgValue_236" to="outBRAM_addr_4" fromId="236" toId="71">
</dataflow>
<dataflow id="312" from="zext_ln28_1" to="outBRAM_addr_4" fromId="64" toId="71">
</dataflow>
<dataflow id="313" from="output_pixel_req_4" to="store_ln30" fromId="70" toId="72">
</dataflow>
<dataflow id="314" from="outBRAM_addr_4" to="store_ln30" fromId="71" toId="72">
</dataflow>
<dataflow id="315" from="i_2" to="add_ln26_1" fromId="18" toId="73">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln26_1" fromId="316" toId="73">
</dataflow>
<dataflow id="318" from="add_ln26_1" to="zext_ln15_2" fromId="73" toId="74">
</dataflow>
<dataflow id="319" from="input_pixel_reg_5" to="zext_ln29_5" fromId="50" toId="75">
</dataflow>
<dataflow id="320" from="zext_ln29_5" to="icmp_ln29_5" fromId="75" toId="76">
</dataflow>
<dataflow id="321" from="threshold_read" to="icmp_ln29_5" fromId="12" toId="76">
</dataflow>
<dataflow id="322" from="icmp_ln29_5" to="output_pixel_req_5" fromId="76" toId="77">
</dataflow>
<dataflow id="323" from="trunc_ln1_read" to="output_pixel_req_5" fromId="11" toId="77">
</dataflow>
<dataflow id="324" from="StgValue_233" to="output_pixel_req_5" fromId="233" toId="77">
</dataflow>
<dataflow id="325" from="outBRAM" to="outBRAM_addr_5" fromId="136" toId="78">
</dataflow>
<dataflow id="326" from="StgValue_236" to="outBRAM_addr_5" fromId="236" toId="78">
</dataflow>
<dataflow id="327" from="zext_ln15_2" to="outBRAM_addr_5" fromId="74" toId="78">
</dataflow>
<dataflow id="328" from="output_pixel_req_5" to="store_ln30" fromId="77" toId="79">
</dataflow>
<dataflow id="329" from="outBRAM_addr_5" to="store_ln30" fromId="78" toId="79">
</dataflow>
<dataflow id="330" from="i_2" to="add_ln28_2" fromId="18" toId="80">
</dataflow>
<dataflow id="332" from="StgValue_331" to="add_ln28_2" fromId="331" toId="80">
</dataflow>
<dataflow id="333" from="add_ln28_2" to="zext_ln28_2" fromId="80" toId="81">
</dataflow>
<dataflow id="334" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read_4" fromId="204" toId="82">
</dataflow>
<dataflow id="335" from="gmem0_addr" to="gmem0_addr_read_4" fromId="20" toId="82">
</dataflow>
<dataflow id="336" from="gmem0_addr_read_4" to="input_pixel_reg_8" fromId="82" toId="83">
</dataflow>
<dataflow id="337" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="input_pixel_reg_9" fromId="208" toId="84">
</dataflow>
<dataflow id="338" from="gmem0_addr_read_4" to="input_pixel_reg_9" fromId="82" toId="84">
</dataflow>
<dataflow id="339" from="StgValue_211" to="input_pixel_reg_9" fromId="211" toId="84">
</dataflow>
<dataflow id="340" from="StgValue_213" to="input_pixel_reg_9" fromId="213" toId="84">
</dataflow>
<dataflow id="341" from="input_pixel_reg_6" to="zext_ln29_6" fromId="66" toId="85">
</dataflow>
<dataflow id="342" from="zext_ln29_6" to="icmp_ln29_6" fromId="85" toId="86">
</dataflow>
<dataflow id="343" from="threshold_read" to="icmp_ln29_6" fromId="12" toId="86">
</dataflow>
<dataflow id="344" from="icmp_ln29_6" to="output_pixel_req_6" fromId="86" toId="87">
</dataflow>
<dataflow id="345" from="trunc_ln1_read" to="output_pixel_req_6" fromId="11" toId="87">
</dataflow>
<dataflow id="346" from="StgValue_233" to="output_pixel_req_6" fromId="233" toId="87">
</dataflow>
<dataflow id="347" from="outBRAM" to="outBRAM_addr_6" fromId="136" toId="88">
</dataflow>
<dataflow id="348" from="StgValue_236" to="outBRAM_addr_6" fromId="236" toId="88">
</dataflow>
<dataflow id="349" from="zext_ln28_2" to="outBRAM_addr_6" fromId="81" toId="88">
</dataflow>
<dataflow id="350" from="output_pixel_req_6" to="store_ln30" fromId="87" toId="89">
</dataflow>
<dataflow id="351" from="outBRAM_addr_6" to="store_ln30" fromId="88" toId="89">
</dataflow>
<dataflow id="352" from="i_2" to="add_ln26_2" fromId="18" toId="90">
</dataflow>
<dataflow id="354" from="StgValue_353" to="add_ln26_2" fromId="353" toId="90">
</dataflow>
<dataflow id="355" from="add_ln26_2" to="zext_ln15_3" fromId="90" toId="91">
</dataflow>
<dataflow id="356" from="input_pixel_reg_7" to="zext_ln29_7" fromId="67" toId="92">
</dataflow>
<dataflow id="357" from="zext_ln29_7" to="icmp_ln29_7" fromId="92" toId="93">
</dataflow>
<dataflow id="358" from="threshold_read" to="icmp_ln29_7" fromId="12" toId="93">
</dataflow>
<dataflow id="359" from="icmp_ln29_7" to="output_pixel_req_7" fromId="93" toId="94">
</dataflow>
<dataflow id="360" from="trunc_ln1_read" to="output_pixel_req_7" fromId="11" toId="94">
</dataflow>
<dataflow id="361" from="StgValue_233" to="output_pixel_req_7" fromId="233" toId="94">
</dataflow>
<dataflow id="362" from="outBRAM" to="outBRAM_addr_7" fromId="136" toId="95">
</dataflow>
<dataflow id="363" from="StgValue_236" to="outBRAM_addr_7" fromId="236" toId="95">
</dataflow>
<dataflow id="364" from="zext_ln15_3" to="outBRAM_addr_7" fromId="91" toId="95">
</dataflow>
<dataflow id="365" from="output_pixel_req_7" to="store_ln30" fromId="94" toId="96">
</dataflow>
<dataflow id="366" from="outBRAM_addr_7" to="store_ln30" fromId="95" toId="96">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="367" toId="97">
</dataflow>
<dataflow id="370" from="empty_15" to="specloopname_ln26" fromId="369" toId="97">
</dataflow>
<dataflow id="371" from="i_2" to="add_ln28_3" fromId="18" toId="98">
</dataflow>
<dataflow id="373" from="StgValue_372" to="add_ln28_3" fromId="372" toId="98">
</dataflow>
<dataflow id="374" from="add_ln28_3" to="zext_ln28_3" fromId="98" toId="99">
</dataflow>
<dataflow id="375" from="input_pixel_reg_8" to="zext_ln29_8" fromId="83" toId="100">
</dataflow>
<dataflow id="376" from="zext_ln29_8" to="icmp_ln29_8" fromId="100" toId="101">
</dataflow>
<dataflow id="377" from="threshold_read" to="icmp_ln29_8" fromId="12" toId="101">
</dataflow>
<dataflow id="378" from="icmp_ln29_8" to="output_pixel_req_8" fromId="101" toId="102">
</dataflow>
<dataflow id="379" from="trunc_ln1_read" to="output_pixel_req_8" fromId="11" toId="102">
</dataflow>
<dataflow id="380" from="StgValue_233" to="output_pixel_req_8" fromId="233" toId="102">
</dataflow>
<dataflow id="381" from="outBRAM" to="outBRAM_addr_8" fromId="136" toId="103">
</dataflow>
<dataflow id="382" from="StgValue_236" to="outBRAM_addr_8" fromId="236" toId="103">
</dataflow>
<dataflow id="383" from="zext_ln28_3" to="outBRAM_addr_8" fromId="99" toId="103">
</dataflow>
<dataflow id="384" from="output_pixel_req_8" to="store_ln30" fromId="102" toId="104">
</dataflow>
<dataflow id="385" from="outBRAM_addr_8" to="store_ln30" fromId="103" toId="104">
</dataflow>
<dataflow id="386" from="i_2" to="add_ln26_3" fromId="18" toId="105">
</dataflow>
<dataflow id="388" from="StgValue_387" to="add_ln26_3" fromId="387" toId="105">
</dataflow>
<dataflow id="389" from="add_ln26_3" to="zext_ln15_4" fromId="105" toId="106">
</dataflow>
<dataflow id="390" from="input_pixel_reg_9" to="zext_ln29_9" fromId="84" toId="107">
</dataflow>
<dataflow id="391" from="zext_ln29_9" to="icmp_ln29_9" fromId="107" toId="108">
</dataflow>
<dataflow id="392" from="threshold_read" to="icmp_ln29_9" fromId="12" toId="108">
</dataflow>
<dataflow id="393" from="icmp_ln29_9" to="output_pixel_req_9" fromId="108" toId="109">
</dataflow>
<dataflow id="394" from="trunc_ln1_read" to="output_pixel_req_9" fromId="11" toId="109">
</dataflow>
<dataflow id="395" from="StgValue_233" to="output_pixel_req_9" fromId="233" toId="109">
</dataflow>
<dataflow id="396" from="outBRAM" to="outBRAM_addr_9" fromId="136" toId="110">
</dataflow>
<dataflow id="397" from="StgValue_236" to="outBRAM_addr_9" fromId="236" toId="110">
</dataflow>
<dataflow id="398" from="zext_ln15_4" to="outBRAM_addr_9" fromId="106" toId="110">
</dataflow>
<dataflow id="399" from="output_pixel_req_9" to="store_ln30" fromId="109" toId="111">
</dataflow>
<dataflow id="400" from="outBRAM_addr_9" to="store_ln30" fromId="110" toId="111">
</dataflow>
<dataflow id="401" from="icmp_ln26" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="402" from="icmp_ln26" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="403" from="icmp_ln26" to="StgValue_5" fromId="22" toId="5">
</dataflow>
<dataflow id="404" from="icmp_ln26" to="StgValue_6" fromId="22" toId="6">
</dataflow>
</dataflows>


</stg>
