[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/dandriscvsoc_2.13-1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sim/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RD_WEN$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RD_WEN$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_JMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_JMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PREDICT_PC$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PREDICT_PC$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/InterruptService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/InterruptService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$ALU_RESULT$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$ALU_RESULT$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PREDICT_PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PREDICT_PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_STORE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_STORE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$LSU_HOLD$$anonfun$$lessinit$greater$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$LSU_HOLD$$anonfun$$lessinit$greater$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$LSU_HOLD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$LSU_HOLD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JALR$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JALR$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$IMM_ALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$IMM_ALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimple$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimple$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimpleWithMemoryInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimpleWithMemoryInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimpleWithMemoryInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimpleWithMemoryInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimple$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimple$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimple$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimple$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/GenDandSocSimpleConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/GenDandSocSimpleConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimple$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimple$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/GenDandSocSimpleConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/GenDandSocSimpleConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gensoc/DandSocSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gensoc/DandSocSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$TIMER_CEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$TIMER_CEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_IMM$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_IMM$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RD$$anonfun$$lessinit$greater$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RD$$anonfun$$lessinit$greater$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/ysyx_210238$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/ysyx_210238$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimpleForYsyx3rd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimpleForYsyx3rd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimpleForYsyx3rdConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimpleForYsyx3rdConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallestConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallestConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/SuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/SuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/SuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/SuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimpleForYsyx3rdConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimpleForYsyx3rdConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimpleForYsyx3rd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimpleForYsyx3rd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/ysyx_210238$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/ysyx_210238$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimpleForYsyx3rd$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimpleForYsyx3rd$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallestConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallestConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/ysyx_210238.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/ysyx_210238.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/gencpu/GenSuperScalar$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSuperScalar$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_WB$$anonfun$$lessinit$greater$58.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_WB$$anonfun$$lessinit$greater$58.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_STORE$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_STORE$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$ALU_WORD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$ALU_WORD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_LOAD$$anonfun$$lessinit$greater$57.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_LOAD$$anonfun$$lessinit$greater$57.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/RegFileModule.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/RegFileModule.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ExcepPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ExcepPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/Clint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/Clint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PredictorConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PredictorConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCachePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCachePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICachePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/CsrCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/CsrCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/FetchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/FetchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DecodePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DecodePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICachePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/RegFileWritePorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/RegFileWritePorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/Clint$CsrEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/Clint$CsrEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ExcepPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ExcepPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/RegFileReadPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/RegFileReadPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DecodePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DecodePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ExcepPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ExcepPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/CsrClintPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/CsrClintPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/CsrCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/CsrCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/PredictorConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PredictorConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/RegFileModule$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/RegFileModule$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/Timer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/Timer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/FetchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/FetchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ExcepPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ExcepPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/Clint$IntTypeEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/Clint$IntTypeEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ALUPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ALUPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/FetchPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/FetchPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/RegFileReadPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/RegFileReadPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ALUPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ALUPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/LSUPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/LSUPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/CsrRegfile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/CsrRegfile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DecodePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DecodePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/RegFileWritePorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/RegFileWritePorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/CsrClintPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/CsrClintPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ExcepPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ExcepPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCachePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCachePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/LSUPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/LSUPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/Clint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/Clint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/BPUPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/BPUPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/FetchPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/FetchPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/LSUPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/LSUPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/CsrRegfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/CsrRegfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ICachePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/DCachePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/DCachePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/LSUPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/LSUPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/plugin_simple/ControlPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ControlPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BPU_BRANCH_TAKEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BPU_BRANCH_TAKEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$MemCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$MemCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_CTRL$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_CTRL$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_ADDR$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_ADDR$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_FROM_WB$$anonfun$$lessinit$greater$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_FROM_WB$$anonfun$$lessinit$greater$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$ALU_RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$ALU_RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$REDIRECT_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$REDIRECT_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BPU_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BPU_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PREDICT_TAKEN$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PREDICT_TAKEN$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_TAKEN$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_TAKEN$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INT_PC$$anonfun$$lessinit$greater$62.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INT_PC$$anonfun$$lessinit$greater$62.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$SRC1$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$SRC1$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/IntPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/IntPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INT_HOLD$$anonfun$$lessinit$greater$61.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INT_HOLD$$anonfun$$lessinit$greater$61.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_FROM_LOAD$$anonfun$$lessinit$greater$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_FROM_LOAD$$anonfun$$lessinit$greater$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$REDIRECT_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$REDIRECT_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$TIMER_CEN$$anonfun$$lessinit$greater$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$TIMER_CEN$$anonfun$$lessinit$greater$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_RET$$anonfun$$lessinit$greater$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_RET$$anonfun$$lessinit$greater$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JALR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JALR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$MEM_CTRL$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$MEM_CTRL$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$LSU_WDATA$$anonfun$$lessinit$greater$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$LSU_WDATA$$anonfun$$lessinit$greater$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_WEN$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_WEN$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/EnQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/EnQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Divider$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Divider$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/BjuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/BjuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/BJU_kernel$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/BJU_kernel$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ExceptionEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ExceptionEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ARFWritePorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ARFWritePorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/static_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/static_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Decode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Decode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DeQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DeQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IQ_MicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IQ_MicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDandMaxFreq$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDandMaxFreq$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Fetch$$anon$1$FetchEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Fetch$$anon$1$FetchEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DecodeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DecodeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenMult$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenMult$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Clint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Clint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ReorderBuffer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ReorderBuffer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/PredictorConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/PredictorConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenBJU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenBJU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ExeDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ExeDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ARFReadPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ARFReadPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenBJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenBJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ExeDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ExeDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CsrCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CsrCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DandMaxFreq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DandMaxFreq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenMult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenMult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Control$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Control$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/LSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/LSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Wakeup$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Wakeup$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DeQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DeQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/AluCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/AluCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FIFO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FIFO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IQ_MicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IQ_MicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/MyUtils.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/MyUtils.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FIFO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FIFO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ARF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ARF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ROBStateEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ROBStateEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IssueQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IssueQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Divider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Divider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/RAT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/RAT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDandMaxFreq$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDandMaxFreq$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/BJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/BJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FIFO_ports$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FIFO_ports$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ROBStateEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ROBStateEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DecodeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DecodeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/RobMicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/RobMicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CsrClintPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CsrClintPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDiv$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDiv$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/div$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/div$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FIFO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FIFO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenLSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenLSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenMult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenMult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/BjuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/BjuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/RAT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/RAT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CsrCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CsrCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/PredictorConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/PredictorConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenSuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenSuperScalar$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ExpCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ExpCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FIFO_ports.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FIFO_ports.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CpuConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CpuConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Timer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Timer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Wakeup.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Wakeup.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Fetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Fetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/RobMicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/RobMicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Multiplier$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Multiplier$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ARFWritePorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ARFWritePorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ITCM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ITCM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDecode$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDecode$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/BJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/BJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IssueQueueConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IssueQueueConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/MyUtils$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/MyUtils$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/mult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/mult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Multiplier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Multiplier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenLSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenLSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/mult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/mult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IssueQueueConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IssueQueueConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/TestALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/TestALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DeROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DeROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/div_gen_0$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/div_gen_0$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CsrRegfile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CsrRegfile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FetchStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FetchStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/LSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/LSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/EnROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/EnROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Sram$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Sram$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Sram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Sram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/BJU_kernel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/BJU_kernel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/gshare_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/gshare_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenICacheTop$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenICacheTop$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenSuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenSuperScalar.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenROB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenROB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenFetch$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenFetch$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/PTAB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/PTAB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CsrClintPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CsrClintPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/TestALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/TestALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ExceptionEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ExceptionEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ExpCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ExpCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IssueQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IssueQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/static_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/static_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/LsuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/LsuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ARFReadPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ARFReadPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DeROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DeROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ReorderBuffer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ReorderBuffer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FetchDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FetchDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FetchDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FetchDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Clint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Clint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/LsuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/LsuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ReorderBuffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ReorderBuffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/SramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/SramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/FetchStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/FetchStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDandMaxFreq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDandMaxFreq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ARF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ARF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/IssueQueue$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/IssueQueue$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Decode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Decode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenBJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenBJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Multiplier$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Multiplier$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CpuConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CpuConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/EnQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/EnQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenDiv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenDiv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DandMaxFreq$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DandMaxFreq$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/DCacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/DCacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Fetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Fetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/PTAB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/PTAB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/CsrRegfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/CsrRegfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/EnROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/EnROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/ITCM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/ITCM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/PTAB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/PTAB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Fetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Fetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenLSU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenLSU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/div_gen_0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/div_gen_0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenSuperScalar$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenSuperScalar$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/Divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/Divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar_1issue/GenALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar_1issue/GenALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$SRC2_IS_IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$SRC2_IS_IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/EnQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/EnQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Divider$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Divider$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/BjuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/BjuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/BJU_kernel$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/BJU_kernel$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ExceptionEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ExceptionEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARFWritePorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARFWritePorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/static_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/static_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Decode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Decode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DeQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DeQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IQ_MicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IQ_MicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Fetch$$anon$1$FetchEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Fetch$$anon$1$FetchEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DecodeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DecodeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueue_1entry$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueue_1entry$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenMult$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenMult$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Clint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Clint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ReorderBuffer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ReorderBuffer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/PredictorConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/PredictorConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenBJU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenBJU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ExeDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ExeDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARFReadPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARFReadPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenBJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenBJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ExeDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ExeDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CsrCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CsrCpuPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/RAT_1issue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/RAT_1issue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenMult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenMult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/LSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/LSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Wakeup$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Wakeup$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DeQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DeQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/AluCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/AluCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FIFO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FIFO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IQ_MicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IQ_MicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueue_1entry$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueue_1entry$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/MyUtils.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/MyUtils.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FIFO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FIFO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ROBStateEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ROBStateEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Divider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Divider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/RAT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/RAT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/BJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/BJU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FIFO_ports$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FIFO_ports$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ROBStateEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ROBStateEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenICacheTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DecodeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DecodeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/RobMicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/RobMicroOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CsrClintPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CsrClintPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenDiv$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenDiv$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/div$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/div$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueue_1entry.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueue_1entry.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FIFO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FIFO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenLSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenLSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenMult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenMult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/BjuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/BjuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/RAT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/RAT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CsrCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CsrCpuPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/RAT_1issue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/RAT_1issue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/PredictorConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/PredictorConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ExpCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ExpCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FIFO_ports.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FIFO_ports.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CpuConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CpuConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Timer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Timer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Wakeup.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Wakeup.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARF_1issue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARF_1issue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Fetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Fetch$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SimICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/RobMicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/RobMicroOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Multiplier$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Multiplier$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARFWritePorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARFWritePorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheTop$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenDecode$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenDecode$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/BJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/BJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueueConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueueConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheNextLevelRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/MyUtils$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/MyUtils$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/mult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/mult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Multiplier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Multiplier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenLSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenLSU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/mult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/mult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueueConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueueConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/TestALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/TestALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DeROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DeROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CsrRegfile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CsrRegfile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FetchStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FetchStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/LSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/LSU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/EnROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/EnROB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Sram$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Sram$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Sram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Sram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/BJU_kernel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/BJU_kernel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SimICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/gshare_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/gshare_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenICacheTop$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenICacheTop$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenROB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenROB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenFetch$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenFetch$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ReorderBufferConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ReorderBufferConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/PTAB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/PTAB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CsrClintPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CsrClintPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/TestALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/TestALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ExceptionEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ExceptionEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ExpCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ExpCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/static_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/static_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/LsuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/LsuCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARFReadPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARFReadPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SimICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheTop$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DeROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DeROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ReorderBuffer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ReorderBuffer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FetchDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FetchDst$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheNextLevelRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FetchDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FetchDst.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Clint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Clint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/LsuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/LsuCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ReorderBuffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ReorderBuffer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/SramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/SramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/FetchStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/FetchStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/IssueQueue$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/IssueQueue$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Decode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Decode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenBJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenBJU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Multiplier$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Multiplier$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheNextLevelCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenDiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenDiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheNextLevelCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ICacheNextLevelPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CpuConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CpuConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/EnQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/EnQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenDiv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenDiv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/DCacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/DCacheNextLevelPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ARF_1issue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ARF_1issue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Fetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Fetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/PTAB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/PTAB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/CsrRegfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/CsrRegfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/EnROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/EnROB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/PTAB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/PTAB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Fetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Fetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenLSU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenLSU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/Divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/Divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/GenALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/GenALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/super_scalar/ReorderBufferConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/super_scalar/ReorderBufferConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INT_EN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INT_EN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/IntPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/IntPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_CALL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_CALL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CsrCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CsrCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IMM$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IMM$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INT_PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INT_PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_RDATA$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_RDATA$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_JMP$$anonfun$$lessinit$greater$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_JMP$$anonfun$$lessinit$greater$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$LSU_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$LSU_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_BRANCH$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_BRANCH$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$ALU_CTRL$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$ALU_CTRL$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RD_ADDR$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RD_ADDR$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_HISTORY$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_HISTORY$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$MEM_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$MEM_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_LOAD$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_LOAD$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$SRC2$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$SRC2$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_MEM$$anonfun$$lessinit$greater$55.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_MEM$$anonfun$$lessinit$greater$55.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PREDICT_VALID$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PREDICT_VALID$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_RET$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_RET$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JUMP$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JUMP$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_LOAD$$anonfun$$lessinit$greater$56.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_LOAD$$anonfun$$lessinit$greater$56.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BPU_PC_NEXT$$anonfun$$lessinit$greater$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BPU_PC_NEXT$$anonfun$$lessinit$greater$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$SRC2_IS_IMM$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$SRC2_IS_IMM$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PREDICT_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PREDICT_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/static_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/static_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/uart_apb$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/uart_apb$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb4Uart$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb4Uart$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramBanks$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb3Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb3Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb4Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb4Uart.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramBanks$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb3Uart$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb3Uart$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/FIFO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/FIFO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/FIFO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/FIFO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb3Uart$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb3Uart$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/FIFO_ports$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/FIFO_ports$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramBanks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/FIFO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/FIFO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/uart_apb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/uart_apb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/FIFO_ports.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/FIFO_ports.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb4Uart$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb4Uart$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramPorts$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/gshare_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/gshare_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb4Uart$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb4Uart$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/DCache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/DCache$LineMeta.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/uart_apb$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/uart_apb$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/static_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/static_predictor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$LineMeta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramPorts.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/SramBanks$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb3Uart$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb3Uart$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb3Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb3Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/ip/Apb3Timer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/Apb3Timer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JAL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JAL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_HISTORY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_HISTORY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PREDICT_TAKEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PREDICT_TAKEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RD_WEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RD_WEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$PC_NEXT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC_NEXT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_BRANCH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_BRANCH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RD_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RD_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$LSU_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$LSU_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INSTRUCTION$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INSTRUCTION$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$MEM_WDATA$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$MEM_WDATA$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$IMM_ALL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$IMM_ALL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_ADDR$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_ADDR$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_WB$$anonfun$$lessinit$greater$59.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_WB$$anonfun$$lessinit$greater$59.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_FROM_LOAD$$anonfun$$lessinit$greater$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_FROM_LOAD$$anonfun$$lessinit$greater$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_MEM$$anonfun$$lessinit$greater$54.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_MEM$$anonfun$$lessinit$greater$54.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INT_EN$$anonfun$$lessinit$greater$60.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INT_EN$$anonfun$$lessinit$greater$60.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JALR$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JALR$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$INT_HOLD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INT_HOLD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_TAKEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_TAKEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS2_FROM_WB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BPU_BRANCH_TAKEN$$anonfun$$lessinit$greater$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BPU_BRANCH_TAKEN$$anonfun$$lessinit$greater$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_ADDR$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_ADDR$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_FROM_MEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$IS_CALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$IS_CALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$REDIRECT_VALID$$anonfun$$lessinit$greater$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$REDIRECT_VALID$$anonfun$$lessinit$greater$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_FROM_WB$$anonfun$$lessinit$greater$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_FROM_WB$$anonfun$$lessinit$greater$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CSR_WEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CSR_WEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$REDIRECT_PC_NEXT$$anonfun$$lessinit$greater$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$REDIRECT_PC_NEXT$$anonfun$$lessinit$greater$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JAL$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$FETCH_DEC_JAL$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$LSU_RDATA$$anonfun$$lessinit$greater$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$LSU_RDATA$$anonfun$$lessinit$greater$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$ALU_WORD$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$ALU_WORD$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS1_FROM_MEM$$anonfun$$lessinit$greater$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS1_FROM_MEM$$anonfun$$lessinit$greater$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$RS2_FROM_MEM$$anonfun$$lessinit$greater$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$RS2_FROM_MEM$$anonfun$$lessinit$greater$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$ALU_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$ALU_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JALR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$BRANCH_OR_JALR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$CTRL_RS1_FROM_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
