# Formal verification toolchain
* SystemVerilog --> **Verific** --> Verilog --> **Yosys** --> **CoSA**
* [CoSA documentation](https://github.com/cristian-mattarei/CoSA)
* Assertions, LTL

Verilog example (requires CoSA dev branch): https://github.com/cristian-mattarei/CoSA-models/blob/master/fifo_async/oh_fifo_generic-single.v

Example of verification procedure: https://github.com/cristian-mattarei/CoSA-models/blob/master/fifo_async/verification/oh_memory_ram-problem.txt
