INFO-FLOW: Workspace /home/brenton/kernel/processAPA/processapa/solution1 opened at Mon Aug 07 16:41:39 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /data/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.78 sec.
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.93 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./processapa/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
Execute     set_directive_top -name process_data process_data 
INFO: [HLS 200-1510] Running: set_directive_top -name process_data process_data 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.068 GB.
Execute       set_directive_top process_data -name=process_data 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'FDHDChannelMapSP.cxx' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FDHDChannelMapSP.cxx as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang FDHDChannelMapSP.cxx -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.cxx.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.cxx.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.cxx.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang-tidy.loop-label.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang-tidy.loop-label.err.log
Execute         source /data/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.xilinx-dataflow-lawyer.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.xilinx-dataflow-lawyer.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.pp.0.cxx.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.11 sec.
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling myproject.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang myproject.cpp -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (./nnet_utils/nnet_conv2d.h:47:26)
WARNING: [HLS 207-5532] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (./nnet_utils/nnet_conv2d.h:63:26)
WARNING: [HLS 207-5559] unexpected pragma argument 'pool_op', expects function/operation (./nnet_utils/nnet_pooling.h:332:34)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_conv2d_stream.h:84:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_conv2d_stream.h:57:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_pooling_stream.h:154:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:38:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:53:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./nnet_utils/nnet_dense_stream.h:18:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/.systemc_flag -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.61 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/all.directive.json -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 6.2 sec.
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:47:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:47:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:55:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:55:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:63:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:63:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:71:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:71:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:80:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:80:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:84:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (myproject.cpp:84:77)
Execute       send_msg_by_id WARNING @200-471@%s%s 12 myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file myproject.cpp
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (./nnet_utils/nnet_helpers.h:286:99)
WARNING: [HLS 207-5292] unused parameter 'data' (./nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (./nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (./nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (./nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (./nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (./nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.23 seconds. CPU system time: 2.27 seconds. Elapsed time: 31.7 seconds; current allocated memory: 1.076 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.g.bc" "/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.g.bc" "/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/FDHDChannelMapSP.g.bc /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.g.bc /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.g.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.58 sec.
Execute       run_link_or_opt -opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.54 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.75 sec.
Execute       run_link_or_opt -opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=process_data -reflow-float-conversion 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=process_data -reflow-float-conversion -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.63 sec.
Execute       run_link_or_opt -opt -out /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=process_data 
INFO-FLOW: run_clang exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=process_data -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.55 sec.
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=process_data -mllvm -hls-db-dir -mllvm /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -x ir /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e 2> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 21,536 Compile/Link /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 21,536 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 110,003 Unroll/Inline /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 110,003 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 41,093 Performance/Pipeline /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 41,093 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38,968 Optimizations /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38,968 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:54:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:62:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_data<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:66:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:70:13)
INFO: [HLS 214-131] Inlining function 'void nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:78:13)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config3::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_mult::weight_t*, config3_mult::bias_t*)' (./nnet_utils/nnet_dense_resource.h:139:17)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config5::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config5>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:204:17)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:247:2)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (./nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type (*) [config8::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config8>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config8::in_width> (*) [config8::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:204:17)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config8::in_width> (*) [config8::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:247:2)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type (*) [config9::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9_mult::weight_t*, config9_mult::bias_t*)' (./nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:204:17)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config11::in_width> (*) [config11::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:247:2)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (./nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config14::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config14::in_width> (*) [config14::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config14>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config14::in_width> (*) [config14::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:204:17)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config14::in_width> (*) [config14::n_filt], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:247:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (./nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (./nnet_utils/nnet_dense_resource.h:56:17)
INFO: [HLS 214-210] Disaggregating variable 'chanmap'
INFO: [HLS 214-291] Loop 'SoftmaxArrayPackLoop' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_activation_stream.h:201:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_activation_stream.h:213:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_2' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_activation_stream.h:222:27)
INFO: [HLS 214-291] Loop 'SoftmaxInvPackLoop' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_activation_stream.h:241:9)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_dense_resource.h:52:9)
INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_pooling_stream.h:193:9)
INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_pooling_stream.h:198:13)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (./nnet_utils/nnet_dense_resource.h:136:9)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxArrayPackLoop' (./nnet_utils/nnet_activation_stream.h:201:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>' completely with a factor of 3 (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (./nnet_utils/nnet_activation_stream.h:213:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>' completely with a factor of 3 (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (./nnet_utils/nnet_activation_stream.h:222:27) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>' completely with a factor of 3 (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'SoftmaxInvPackLoop' (./nnet_utils/nnet_activation_stream.h:241:9) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>' completely with a factor of 3 (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-186] Unrolling loop 'ResPack' (./nnet_utils/nnet_dense_stream.h:58:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 3 (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'DataPack' (./nnet_utils/nnet_dense_stream.h:42:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely with a factor of 8 (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (./nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 3 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (./nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 3 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (./nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 3 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResPack' (./nnet_utils/nnet_dense_stream.h:58:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 8 (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'DataPack' (./nnet_utils/nnet_dense_stream.h:42:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely with a factor of 32 (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (./nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 8 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (./nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 56 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (./nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 8 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (./nnet_utils/nnet_pooling_stream.h:232:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (./nnet_utils/nnet_pooling_stream.h:198:13) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 4 (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (./nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config12>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (./nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 32 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (./nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 64 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (./nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' completely with a factor of 32 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 64 (./nnet_utils/nnet_pooling_stream.h:232:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (./nnet_utils/nnet_pooling_stream.h:198:13) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 4 (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (./nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (./nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 64 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (./nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 128 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (./nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 64 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64 (./nnet_utils/nnet_pooling_stream.h:232:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (./nnet_utils/nnet_pooling_stream.h:198:13) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 4 (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (./nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>' completely with a factor of 64 (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (./nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 64 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (./nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 128 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (./nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 64 (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32 (./nnet_utils/nnet_pooling_stream.h:232:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (./nnet_utils/nnet_pooling_stream.h:193:9) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (./nnet_utils/nnet_pooling_stream.h:198:13) in function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 16 (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (./nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>' completely with a factor of 32 (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (./nnet_utils/nnet_dense_resource.h:156:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 32 (./nnet_utils/nnet_dense_resource.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (./nnet_utils/nnet_dense_resource.h:136:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 2 (./nnet_utils/nnet_dense_resource.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (./nnet_utils/nnet_dense_resource.h:108:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 32 (./nnet_utils/nnet_dense_resource.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (./nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (./nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (./nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' has been removed because the loop is unrolled completely (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (./nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 3 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (./nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (./nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (./nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 2 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (./nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>' completely with a factor of 1 (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (./nnet_utils/nnet_padding_stream.h:22:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (./nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'dunedaq::daqdataformats::Fragment::header_() const' into 'dunedaq::daqdataformats::Fragment::get_data() const' (./Fragment.hpp:231:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(hls::stream<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (./nnet_utils/nnet_padding_stream.h:48:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config3>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(config3_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_mult::weight_t*, config3_mult::bias_t*)' (./nnet_utils/nnet_dense_resource.h:86:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config3::in_width> (*) [config3::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config3::weight_t*, config3::bias_t*)' (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config3::weight_t*, config3::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config3::weight_t*, config3::bias_t*)' (./nnet_utils/nnet_conv2d_stream.h:99:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.20.29)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.55)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.55)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.20.29)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.20.29)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.20.29)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config6::weight_t*, config6::bias_t*)' (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config9::in_width> (*) [config9::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, config9::weight_t*, config9::bias_t*)' (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config12::in_width> (*) [config12::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(config12_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12_mult::weight_t*, config12_mult::bias_t*)' (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::value_type, config12::in_width> (*) [config12::n_chan], hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config12::weight_t*, config12::bias_t*)' (./nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config14::in_width> (*) [config14::n_chan], nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (./nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (./nnet_utils/nnet_pooling_stream.h:232:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(config16::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config16::weight_t*, config16::bias_t*)' (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config16::weight_t*, config16::bias_t*)' (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (./nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, config18::weight_t*, config18::bias_t*)' (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, config18::weight_t*, config18::bias_t*)' (./nnet_utils/nnet_dense_stream.h:28:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) (.142)' into 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (./nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config19>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 3, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config19>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 0>&)' (./nnet_utils/nnet_activation_stream.h:170:0)
INFO: [HLS 214-178] Inlining function 'dunedaq::daqdataformats::Fragment::get_data() const' into 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'dunedaq::detdataformats::wib2::WIB2Frame::get_adc(int) const' into 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'dune::FDHDChannelMapSP::GetChanInfoFromWIBElements(unsigned int, unsigned int, unsigned int, unsigned int)' into 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'dunedaq::daqdataformats::Fragment::~Fragment()' into 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[](unsigned long)' into 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors': Block partitioning with factor 60 on dimension 2. (kernel.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_pooling_stream.h:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_conv2d_stream.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_pooling_stream.h:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_conv2d_stream.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_pooling_stream.h:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_conv2d_stream.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_pooling_stream.h:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj32EEE7config3EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_conv2d_stream.h:74:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (./weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b16': Complete partitioning on dimension 1. (./weights/b16.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (./weights/b12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (./weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (./weights/b6.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (./weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_pooling_stream.h:181:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_pooling_stream.h:181:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEPNSB_8weight_tEPNSB_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_pooling_stream.h:181:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_pooling_stream.h:181:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj32EEE7config3EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (./nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (./nnet_utils/nnet_dense_resource.h:104:29)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (./nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'shift_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (./nnet_utils/nnet_conv_stream.h:229:30)
INFO: [HLS 214-248] Applying array_partition to 'pool_window.i': Complete partitioning on dimension 1. (./nnet_utils/nnet_pooling_stream.h:178:32)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (./nnet_utils/nnet_dense_stream.h:29:33)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (./nnet_utils/nnet_dense_stream.h:32:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 48-bits (myproject.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 128-bits (myproject.cpp:78:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 512-bits (myproject.cpp:73:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 512-bits (myproject.cpp:69:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 512-bits (myproject.cpp:49:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 512-bits (myproject.cpp:45:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 1024-bits (myproject.cpp:65:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 1024-bits (myproject.cpp:61:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 1024-bits (myproject.cpp:57:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 1024-bits (myproject.cpp:53:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 16-bits (myproject.cpp:41:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'zero_padding2d_input' with compact=bit mode in 15-bits (kernel.cpp:919:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer19_out' with compact=bit mode in 48-bits (kernel.cpp:921:27)
INFO: [HLS 214-241] Aggregating maxi variable 'chanmap_fUprightFromCrate' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config3::weight_t*, config3::bias_t*)::line_buffer' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEENS1_IS5_Lj64EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)::line_buffer' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_32' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_33' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_34' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_35' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_36' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_37' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_38' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_39' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_40' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_41' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_42' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_43' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_44' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_45' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_46' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_47' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_48' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_49' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_50' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_51' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_52' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_53' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_54' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_55' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_56' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_57' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_58' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_59' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_60' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_61' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_62' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config8EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_63' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_32' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_33' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_34' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_35' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_36' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_37' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_38' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_39' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_40' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_41' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_42' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_43' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_44' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_45' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_46' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_47' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_48' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_49' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_50' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_51' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_52' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_53' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_54' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_55' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_56' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_57' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_58' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_59' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_60' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_61' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_62' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_0_63' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_32' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_33' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_34' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_35' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_36' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_37' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_38' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_39' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_40' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_41' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_42' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_43' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_44' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_45' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_46' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_47' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_48' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_49' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_50' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_51' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_52' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_53' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_54' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_55' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_56' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_57' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_58' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_59' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_60' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_61' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_62' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEPNT1_8weight_tEPNSG_6bias_tEE11line_buffer_1_63' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, 0>&)::line_buffer' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_32' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_33' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_34' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_35' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_36' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_37' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_38' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_39' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_40' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_41' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_42' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_43' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_44' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_45' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_46' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_47' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_48' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_49' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_50' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_51' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_52' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_53' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_54' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_55' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_56' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_57' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_58' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_59' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_60' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_61' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_62' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEES6_8config11EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_63' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_32' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_33' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_34' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_35' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_36' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_37' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_38' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_39' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_40' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_41' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_42' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_43' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_44' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_45' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_46' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_47' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_48' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_49' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_50' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_51' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_52' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_53' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_54' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_55' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_56' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_57' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_58' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_59' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_60' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_61' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_62' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_63' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_8' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_9' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_31' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_32' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_33' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_34' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_35' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_36' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_37' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_38' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_39' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_40' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_41' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_42' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_43' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_44' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_45' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_46' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_47' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_48' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_49' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_50' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_51' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_52' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_53' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_54' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_55' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_56' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_57' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_58' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_59' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_60' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_61' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_62' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj64EEENS1_IS5_Lj32EEE8config12EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_63' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)::line_buffer' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_18' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_19' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_20' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_21' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_22' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_23' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_24' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_25' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_26' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_27' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_28' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_29' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_30' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config14EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_31' with compact=bit mode in 16-bits
INFO: [HLS 214-248] Applying array_reshape to 'w18': Block reshaping with factor 3 on dimension 1. (./weights/w18.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w16': Block reshaping with factor 56 on dimension 1. (./weights/w16.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w12': Block reshaping with factor 64 on dimension 1. (./weights/w12.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w9': Block reshaping with factor 128 on dimension 1. (./weights/w9.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w6': Block reshaping with factor 128 on dimension 1. (./weights/w6.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w3': Block reshaping with factor 2 on dimension 1. (./weights/w3.h:12:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp': Complete partitioning on dimension 1.
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'chanmap_fAPANameFromCrate' since this interface mode only supports scalar types (kernel.cpp:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'chanmap_fUprightFromCrate' since this interface mode only supports scalar types (kernel.cpp:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'chanmap_fCrateFromTPCSet' since this interface mode only supports scalar types (kernel.cpp:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'chanmap_fTPCSetFromCrate' since this interface mode only supports scalar types (kernel.cpp:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'chanmap_DetToChanInfo' since this interface mode only supports scalar types (kernel.cpp:8:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'outdata' since this interface mode only supports scalar types (kernel.cpp:8:0)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:82:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'process_data(int, char*, dune::FDHDChannelMapSP&, int*)' (kernel.cpp:90:7)
INFO: [HLS 214-115] Multiple burst reads of length 75 and bit width 128 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FDHDChannelMapSP.cxx:169:21)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 32 in loop 'VITIS_LOOP_940_5'(kernel.cpp:940:21) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:940:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/../../../kernel.xml -> /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 118.41 seconds. CPU system time: 11.23 seconds. Elapsed time: 133.44 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.099 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top process_data -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.0.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (./nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:188->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_common.h:45->./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>' (./nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:188->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (./nnet_utils/nnet_dense_resource.h:79->./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (./nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:188->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12_mult>' (./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config12>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config12>' (./nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:188->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:24->./nnet_utils/nnet_pooling_stream.h:204->./nnet_utils/nnet_pooling_stream.h:247->./nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (./nnet_utils/nnet_dense_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (./nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (./nnet_utils/nnet_dense_stream.h:21).
Command         transform done; 11.29 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.07 seconds. CPU system time: 0.16 seconds. Elapsed time: 11.3 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.1.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 9.99 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.167 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.g.1.bc to /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.1.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'PadTopWidth' (./nnet_utils/nnet_padding_stream.h:53) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyMain' (./nnet_utils/nnet_padding_stream.h:65) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PadBottomWidth' (./nnet_utils/nnet_padding_stream.h:77) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'DataPrepare' (./nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'first_chan_frame_loop' (kernel.cpp:387) in function 'process_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (FDHDChannelMapSP.cxx:169) in function 'process_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.2' (FDHDChannelMapSP.cxx:202) in function 'process_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_408_1' (kernel.cpp:408) in function 'process_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_930_4' (kernel.cpp:930) in function 'process_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_940_5' (kernel.cpp:940) in function 'process_data' automatically.
INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.
INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.
INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.
INFO: [XFORM 203-102] Partitioning array 'in_elem' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors2' in function 'process_data' (kernel.cpp:138:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors3' in function 'process_data' (kernel.cpp:142:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors4' in function 'process_data' (kernel.cpp:146:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors5' in function 'process_data' (kernel.cpp:150:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors6' in function 'process_data' (kernel.cpp:154:6).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors7' in function 'process_data' (kernel.cpp:158:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors8' in function 'process_data' (kernel.cpp:162:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors9' in function 'process_data' (kernel.cpp:166:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors10' in function 'process_data' (kernel.cpp:170:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors11' in function 'process_data' (kernel.cpp:174:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors12' in function 'process_data' (kernel.cpp:178:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors13' in function 'process_data' (kernel.cpp:182:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors14' in function 'process_data' (kernel.cpp:186:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors15' in function 'process_data' (kernel.cpp:190:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors16' in function 'process_data' (kernel.cpp:194:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors17' in function 'process_data' (kernel.cpp:198:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors18' in function 'process_data' (kernel.cpp:202:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors19' in function 'process_data' (kernel.cpp:206:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors20' in function 'process_data' (kernel.cpp:210:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors21' in function 'process_data' (kernel.cpp:214:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors22' in function 'process_data' (kernel.cpp:218:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors23' in function 'process_data' (kernel.cpp:222:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors24' in function 'process_data' (kernel.cpp:226:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors25' in function 'process_data' (kernel.cpp:230:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors26' in function 'process_data' (kernel.cpp:234:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors27' in function 'process_data' (kernel.cpp:238:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors28' in function 'process_data' (kernel.cpp:242:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors29' in function 'process_data' (kernel.cpp:246:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors30' in function 'process_data' (kernel.cpp:250:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors31' in function 'process_data' (kernel.cpp:254:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors32' in function 'process_data' (kernel.cpp:258:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors33' in function 'process_data' (kernel.cpp:262:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors34' in function 'process_data' (kernel.cpp:266:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors35' in function 'process_data' (kernel.cpp:270:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors36' in function 'process_data' (kernel.cpp:274:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors37' in function 'process_data' (kernel.cpp:278:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors38' in function 'process_data' (kernel.cpp:282:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors39' in function 'process_data' (kernel.cpp:286:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors40' in function 'process_data' (kernel.cpp:290:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors41' in function 'process_data' (kernel.cpp:294:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors42' in function 'process_data' (kernel.cpp:298:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors43' in function 'process_data' (kernel.cpp:302:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors44' in function 'process_data' (kernel.cpp:306:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors45' in function 'process_data' (kernel.cpp:310:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors46' in function 'process_data' (kernel.cpp:314:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors47' in function 'process_data' (kernel.cpp:318:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors48' in function 'process_data' (kernel.cpp:322:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors49' in function 'process_data' (kernel.cpp:326:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors50' in function 'process_data' (kernel.cpp:330:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors51' in function 'process_data' (kernel.cpp:334:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors52' in function 'process_data' (kernel.cpp:338:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors53' in function 'process_data' (kernel.cpp:342:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors54' in function 'process_data' (kernel.cpp:346:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors55' in function 'process_data' (kernel.cpp:350:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors56' in function 'process_data' (kernel.cpp:354:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors57' in function 'process_data' (kernel.cpp:358:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors58' in function 'process_data' (kernel.cpp:362:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors59' in function 'process_data' (kernel.cpp:366:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors60' in function 'process_data' (kernel.cpp:370:9).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors2' in function 'process_data' (kernel.cpp:418:56).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors3' in function 'process_data' (kernel.cpp:423:44).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors4' in function 'process_data' (kernel.cpp:427:44).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors5' in function 'process_data' (kernel.cpp:431:44).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors6' in function 'process_data' (kernel.cpp:435:44).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors7' in function 'process_data' (kernel.cpp:439:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors8' in function 'process_data' (kernel.cpp:443:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors9' in function 'process_data' (kernel.cpp:447:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors10' in function 'process_data' (kernel.cpp:451:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors11' in function 'process_data' (kernel.cpp:455:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors12' in function 'process_data' (kernel.cpp:459:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors13' in function 'process_data' (kernel.cpp:463:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors14' in function 'process_data' (kernel.cpp:467:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors15' in function 'process_data' (kernel.cpp:471:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors16' in function 'process_data' (kernel.cpp:475:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors17' in function 'process_data' (kernel.cpp:479:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors18' in function 'process_data' (kernel.cpp:483:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors19' in function 'process_data' (kernel.cpp:487:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors20' in function 'process_data' (kernel.cpp:491:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors21' in function 'process_data' (kernel.cpp:495:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors22' in function 'process_data' (kernel.cpp:499:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors23' in function 'process_data' (kernel.cpp:503:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors24' in function 'process_data' (kernel.cpp:507:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors25' in function 'process_data' (kernel.cpp:511:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors26' in function 'process_data' (kernel.cpp:515:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors27' in function 'process_data' (kernel.cpp:519:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors28' in function 'process_data' (kernel.cpp:523:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors29' in function 'process_data' (kernel.cpp:527:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors30' in function 'process_data' (kernel.cpp:531:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors31' in function 'process_data' (kernel.cpp:535:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors32' in function 'process_data' (kernel.cpp:539:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors33' in function 'process_data' (kernel.cpp:543:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors34' in function 'process_data' (kernel.cpp:547:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors35' in function 'process_data' (kernel.cpp:551:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors36' in function 'process_data' (kernel.cpp:555:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors37' in function 'process_data' (kernel.cpp:559:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors38' in function 'process_data' (kernel.cpp:563:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors39' in function 'process_data' (kernel.cpp:567:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors40' in function 'process_data' (kernel.cpp:571:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors41' in function 'process_data' (kernel.cpp:575:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors42' in function 'process_data' (kernel.cpp:579:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors43' in function 'process_data' (kernel.cpp:583:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors44' in function 'process_data' (kernel.cpp:587:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors45' in function 'process_data' (kernel.cpp:591:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors46' in function 'process_data' (kernel.cpp:595:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors47' in function 'process_data' (kernel.cpp:599:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors48' in function 'process_data' (kernel.cpp:603:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors49' in function 'process_data' (kernel.cpp:607:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors50' in function 'process_data' (kernel.cpp:611:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors51' in function 'process_data' (kernel.cpp:615:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors52' in function 'process_data' (kernel.cpp:619:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors53' in function 'process_data' (kernel.cpp:623:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors54' in function 'process_data' (kernel.cpp:627:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors55' in function 'process_data' (kernel.cpp:631:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors56' in function 'process_data' (kernel.cpp:635:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors57' in function 'process_data' (kernel.cpp:639:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors58' in function 'process_data' (kernel.cpp:643:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors59' in function 'process_data' (kernel.cpp:647:59).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'adc_vectors60' in function 'process_data' (kernel.cpp:651:59).
WARNING: [HLS 200-805] An internal stream 'zero_padding2d_input' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'layer19_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (myproject.cpp:13:1), detected/extracted 12 process function(s): 
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config12>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, softmax_config19>'.
Command         transform done; 31.82 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:126:9) to (kernel.cpp:131:21) in function 'process_data'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:408:44) to (kernel.cpp:408:35) in function 'process_data'... converting 120 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:940:30) to (kernel.cpp:940:21) in function 'process_data'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (./nnet_utils/nnet_pooling_stream.h:25:5)...192 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (./nnet_utils/nnet_pooling_stream.h:25:5)...192 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (./nnet_utils/nnet_pooling_stream.h:25:5)...928 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (./nnet_utils/nnet_pooling_stream.h:25:5)...96 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (./nnet_utils/nnet_dense_resource.h:21:5)...56 expression(s) balanced.
Command         transform done; 12.51 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 44.04 seconds. CPU system time: 0.11 seconds. Elapsed time: 44.35 seconds; current allocated memory: 1.239 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.2.bc -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'frame_loop' (kernel.cpp:112:9) in function 'process_data' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'first_chan_loop' (kernel.cpp:381:9) in function 'process_data'.
WARNING: [HLS 200-960] Cannot flatten loop 'second_chan_loop' (kernel.cpp:395:9) in function 'process_data' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'link_loop' (kernel.cpp:101:5) in function 'process_data' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_928_3' (kernel.cpp:928:21) in function 'process_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'PadTop' (./nnet_utils/nnet_padding_stream.h:51:5) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'PadMain' (./nnet_utils/nnet_padding_stream.h:59:5) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'PadBottom' (./nnet_utils/nnet_padding_stream.h:75:5) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<15, 15, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_conv2d_stream.h:79:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_conv2d_stream.h:79:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config12>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_conv2d_stream.h:79:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (./nnet_utils/nnet_conv2d_stream.h:79:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config3>'.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(./nnet_utils/nnet_dense_resource.h:43:5) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(./nnet_utils/nnet_dense_resource.h:43:5) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(./nnet_utils/nnet_dense_resource.h:43:5) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(./nnet_utils/nnet_dense_resource.h:43:5) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(./nnet_utils/nnet_dense_resource.h:129:5) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(./nnet_utils/nnet_dense_resource.h:43:5) in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (./nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (./nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (./nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (./nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (./nnet_utils/nnet_dense_resource.h:129) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (./nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult>'.
Execute           auto_get_db
Command         transform done; 13.9 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.73 seconds. CPU system time: 0.11 seconds. Elapsed time: 13.9 seconds; current allocated memory: 1.753 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 79.68 sec.
Command     elaborate done; 244.83 sec.
Execute     ap_eval exec zip -j /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'process_data' ...
Execute       ap_set_top_model process_data 
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth' to 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain' to 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth' to 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>' to 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>' to 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult>' to 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>' to 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>' to 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s'.
Command       ap_set_top_model done; 0.34 sec.
Execute       get_model_list process_data -filter all-wo-channel -topdown 
Execute       preproc_iomode -model process_data 
Execute       preproc_iomode -model process_data_Pipeline_VITIS_LOOP_940_5 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       preproc_iomode -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Execute       preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Execute       preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       preproc_iomode -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       preproc_iomode -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Execute       preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       preproc_iomode -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       preproc_iomode -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Execute       preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       preproc_iomode -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       preproc_iomode -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       preproc_iomode -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       preproc_iomode -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       preproc_iomode -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       preproc_iomode -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       preproc_iomode -model process_data_Pipeline_VITIS_LOOP_408_1 
Execute       preproc_iomode -model process_data_Pipeline_4 
Execute       preproc_iomode -model process_data_Pipeline_VITIS_LOOP_169_1 
Execute       preproc_iomode -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       preproc_iomode -model process_data_Pipeline_frame_chan_loop 
Execute       get_model_list process_data -filter all-wo-channel 
INFO-FLOW: Model list for configure: process_data_Pipeline_frame_chan_loop process_data_Pipeline_first_chan_loop_first_chan_frame_loop process_data_Pipeline_VITIS_LOOP_169_1 process_data_Pipeline_4 process_data_Pipeline_VITIS_LOOP_408_1 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>} dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> myproject process_data_Pipeline_VITIS_LOOP_940_5 process_data
INFO-FLOW: Configuring Module : process_data_Pipeline_frame_chan_loop ...
Execute       set_default_model process_data_Pipeline_frame_chan_loop 
Execute       apply_spec_resource_limit process_data_Pipeline_frame_chan_loop 
INFO-FLOW: Configuring Module : process_data_Pipeline_first_chan_loop_first_chan_frame_loop ...
Execute       set_default_model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       apply_spec_resource_limit process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
INFO-FLOW: Configuring Module : process_data_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_169_1 
Execute       apply_spec_resource_limit process_data_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Configuring Module : process_data_Pipeline_4 ...
Execute       set_default_model process_data_Pipeline_4 
Execute       apply_spec_resource_limit process_data_Pipeline_4 
INFO-FLOW: Configuring Module : process_data_Pipeline_VITIS_LOOP_408_1 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_408_1 
Execute       apply_spec_resource_limit process_data_Pipeline_VITIS_LOOP_408_1 
INFO-FLOW: Configuring Module : process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       apply_spec_resource_limit process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth ...
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain ...
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
INFO-FLOW: Configuring Module : zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth ...
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       apply_spec_resource_limit zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
INFO-FLOW: Configuring Module : zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> ...
Execute       set_default_model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       apply_spec_resource_limit zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> ...
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       apply_spec_resource_limit dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> ...
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       apply_spec_resource_limit dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       apply_spec_resource_limit conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Execute       apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> ...
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       apply_spec_resource_limit dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       apply_spec_resource_limit conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Execute       apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> ...
Execute       set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       apply_spec_resource_limit dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       apply_spec_resource_limit conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Execute       apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> ...
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> ...
Execute       set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Execute       apply_spec_resource_limit dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> ...
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> ...
Execute       set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> ...
Execute       set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> ...
Execute       set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : process_data_Pipeline_VITIS_LOOP_940_5 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_940_5 
Execute       apply_spec_resource_limit process_data_Pipeline_VITIS_LOOP_940_5 
INFO-FLOW: Configuring Module : process_data ...
Execute       set_default_model process_data 
Execute       apply_spec_resource_limit process_data 
INFO-FLOW: Model list for preprocess: process_data_Pipeline_frame_chan_loop process_data_Pipeline_first_chan_loop_first_chan_frame_loop process_data_Pipeline_VITIS_LOOP_169_1 process_data_Pipeline_4 process_data_Pipeline_VITIS_LOOP_408_1 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>} dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> myproject process_data_Pipeline_VITIS_LOOP_940_5 process_data
INFO-FLOW: Preprocessing Module: process_data_Pipeline_frame_chan_loop ...
Execute       set_default_model process_data_Pipeline_frame_chan_loop 
Execute       cdfg_preprocess -model process_data_Pipeline_frame_chan_loop 
Execute       rtl_gen_preprocess process_data_Pipeline_frame_chan_loop 
INFO-FLOW: Preprocessing Module: process_data_Pipeline_first_chan_loop_first_chan_frame_loop ...
Execute       set_default_model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       cdfg_preprocess -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       rtl_gen_preprocess process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
INFO-FLOW: Preprocessing Module: process_data_Pipeline_VITIS_LOOP_169_1 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_169_1 
Execute       cdfg_preprocess -model process_data_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_169_1 
INFO-FLOW: Preprocessing Module: process_data_Pipeline_4 ...
Execute       set_default_model process_data_Pipeline_4 
Execute       cdfg_preprocess -model process_data_Pipeline_4 
Execute       rtl_gen_preprocess process_data_Pipeline_4 
INFO-FLOW: Preprocessing Module: process_data_Pipeline_VITIS_LOOP_408_1 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_408_1 
Execute       cdfg_preprocess -model process_data_Pipeline_VITIS_LOOP_408_1 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_408_1 
INFO-FLOW: Preprocessing Module: process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       cdfg_preprocess -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth ...
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain ...
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth ...
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       cdfg_preprocess -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
INFO-FLOW: Preprocessing Module: zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> ...
Execute       set_default_model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       cdfg_preprocess -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       rtl_gen_preprocess zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> ...
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       cdfg_preprocess -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Command       cdfg_preprocess done; 0.15 sec.
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> ...
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       cdfg_preprocess -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       cdfg_preprocess -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Execute       cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Command       cdfg_preprocess done; 0.22 sec.
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> ...
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       cdfg_preprocess -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       cdfg_preprocess -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> ...
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Execute       cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Command       cdfg_preprocess done; 0.22 sec.
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> ...
Execute       set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       cdfg_preprocess -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> ...
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> ...
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       cdfg_preprocess -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> ...
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare ...
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Execute       cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Command       cdfg_preprocess done; 2.44 sec.
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> ...
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> ...
Execute       set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Execute       cdfg_preprocess -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Command       cdfg_preprocess done; 0.27 sec.
Execute       rtl_gen_preprocess dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> ...
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> ...
Execute       set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> ...
Execute       set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> ...
Execute       set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: process_data_Pipeline_VITIS_LOOP_940_5 ...
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_940_5 
Execute       cdfg_preprocess -model process_data_Pipeline_VITIS_LOOP_940_5 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_940_5 
INFO-FLOW: Preprocessing Module: process_data ...
Execute       set_default_model process_data 
Execute       cdfg_preprocess -model process_data 
Execute       rtl_gen_preprocess process_data 
INFO-FLOW: Model list for synthesis: process_data_Pipeline_frame_chan_loop process_data_Pipeline_first_chan_loop_first_chan_frame_loop process_data_Pipeline_VITIS_LOOP_169_1 process_data_Pipeline_4 process_data_Pipeline_VITIS_LOOP_408_1 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>} dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> myproject process_data_Pipeline_VITIS_LOOP_940_5 process_data
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_frame_chan_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_frame_chan_loop 
Execute       schedule -model process_data_Pipeline_frame_chan_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'frame_chan_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'frame_chan_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_frame_chan_loop.
Execute       set_default_model process_data_Pipeline_frame_chan_loop 
Execute       bind -model process_data_Pipeline_frame_chan_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_frame_chan_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       schedule -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_chan_loop_first_chan_frame_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'first_chan_loop_first_chan_frame_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_first_chan_loop_first_chan_frame_loop.
Execute       set_default_model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       bind -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_first_chan_loop_first_chan_frame_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_169_1 
Execute       schedule -model process_data_Pipeline_VITIS_LOOP_169_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_VITIS_LOOP_169_1.
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_169_1 
Execute       bind -model process_data_Pipeline_VITIS_LOOP_169_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_VITIS_LOOP_169_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_4 
Execute       schedule -model process_data_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 130 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 193 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 209 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 217 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 219 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln203_1', FDHDChannelMapSP.cxx:203->kernel.cpp:402)) in the first pipeline iteration (II = 220 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 221, Depth = 221, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.92 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 1.15 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_4.
Execute       set_default_model process_data_Pipeline_4 
Execute       bind -model process_data_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.785 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_VITIS_LOOP_408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_408_1 
Execute       schedule -model process_data_Pipeline_VITIS_LOOP_408_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_408_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_408_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.788 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_VITIS_LOOP_408_1.
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_408_1 
Execute       bind -model process_data_Pipeline_VITIS_LOOP_408_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.788 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_VITIS_LOOP_408_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       schedule -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln932) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_928_3_VITIS_LOOP_930_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_928_3_VITIS_LOOP_930_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.788 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       bind -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.788 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       schedule -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadTop_PadTopWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadTop_PadTopWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.sched.adb -f 
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth.
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       bind -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.bind.adb -f 
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       schedule -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadMain_CopyMain'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadMain_CopyMain'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.sched.adb -f 
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain.
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       bind -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.bind.adb -f 
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       schedule -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PadBottom_PadBottomWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'PadBottom_PadBottomWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.sched.adb -f 
INFO-FLOW: Finish scheduling zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth.
Execute       set_default_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       bind -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.bind.adb -f 
INFO-FLOW: Finish binding zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       schedule -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>.
Execute       set_default_model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       bind -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>.
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.789 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       schedule -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.85 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.803 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>.
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       bind -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.803 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.803 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>.
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.803 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.803 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>.
Execute       set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.803 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.804 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>.
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.806 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.63 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.810 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>.
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.811 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       schedule -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       bind -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6>.
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.827 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       schedule -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.828 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>.
Execute       set_default_model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       bind -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.830 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1.836 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>.
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.839 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Execute       schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.844 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>.
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Execute       bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.847 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       schedule -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.65 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>.
Execute       set_default_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       bind -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9>.
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       schedule -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>.
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       bind -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11>.
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Execute       schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.891 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>.
Execute       set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Execute       bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.894 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       schedule -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult>.
Execute       set_default_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       bind -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>.
Execute       set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       schedule -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>.
Execute       set_default_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       bind -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.89 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14>.
Execute       set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Execute       schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPrepare'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.941 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare.
Execute       set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Execute       bind -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.946 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.81 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.08 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>.
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Execute       schedule -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>.
Execute       set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Execute       bind -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.
Execute       set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>.
Execute       set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>.
Execute       set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>.
Execute       set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer16_out (from dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 to dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer18_out (from dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 to softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0) to 2 to improve performance and/or avoid deadlocks.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.84 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 1.99 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data_Pipeline_VITIS_LOOP_940_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_940_5 
Execute       schedule -model process_data_Pipeline_VITIS_LOOP_940_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_940_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_940_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.sched.adb -f 
INFO-FLOW: Finish scheduling process_data_Pipeline_VITIS_LOOP_940_5.
Execute       set_default_model process_data_Pipeline_VITIS_LOOP_940_5 
Execute       bind -model process_data_Pipeline_VITIS_LOOP_940_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.bind.adb -f 
INFO-FLOW: Finish binding process_data_Pipeline_VITIS_LOOP_940_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_data 
Execute       schedule -model process_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 1.78 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.sched.adb -f 
INFO-FLOW: Finish scheduling process_data.
Execute       set_default_model process_data 
Execute       bind -model process_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.2 seconds. CPU system time: 0 seconds. Elapsed time: 4.23 seconds; current allocated memory: 2.076 GB.
Execute       syn_report -verbosereport -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 2.39 sec.
Execute       db_write -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.bind.adb -f 
INFO-FLOW: Finish binding process_data.
Execute       get_model_list process_data -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess process_data_Pipeline_frame_chan_loop 
Execute       rtl_gen_preprocess process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_169_1 
Execute       rtl_gen_preprocess process_data_Pipeline_4 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_408_1 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth 
Execute       rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain 
Execute       rtl_gen_preprocess zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth 
Execute       rtl_gen_preprocess zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> 
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> 
Execute       rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> 
Execute       rtl_gen_preprocess dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> 
Execute       rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       rtl_gen_preprocess conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> 
Execute       rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> 
Execute       rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> 
Execute       rtl_gen_preprocess dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> 
Execute       rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute       rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> 
Execute       rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> 
Execute       rtl_gen_preprocess myproject 
Execute       rtl_gen_preprocess process_data_Pipeline_VITIS_LOOP_940_5 
Execute       rtl_gen_preprocess process_data 
INFO-FLOW: Model list for RTL generation: process_data_Pipeline_frame_chan_loop process_data_Pipeline_first_chan_loop_first_chan_frame_loop process_data_Pipeline_VITIS_LOOP_169_1 process_data_Pipeline_4 process_data_Pipeline_VITIS_LOOP_408_1 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>} dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> myproject process_data_Pipeline_VITIS_LOOP_940_5 process_data
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_frame_chan_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_frame_chan_loop -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_50_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_51_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChanncud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_52_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChanndEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_53_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChanneOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_54_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_55_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChanng8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_56_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_57_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_58_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_59_RAM_AUTO_0R0W' to 'process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannkbM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_data_Pipeline_frame_chan_loop' pipeline 'frame_chan_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_frame_chan_loop'.
INFO: [RTMG 210-278] Implementing memory 'process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb' using auto RAMs.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_frame_chan_loop -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_frame_chan_loop 
Execute       gen_rtl process_data_Pipeline_frame_chan_loop -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_frame_chan_loop 
Execute       syn_report -csynth -model process_data_Pipeline_frame_chan_loop -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_frame_chan_loop_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data_Pipeline_frame_chan_loop -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_frame_chan_loop_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data_Pipeline_frame_chan_loop -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model process_data_Pipeline_frame_chan_loop -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.adb 
Execute       db_write -model process_data_Pipeline_frame_chan_loop -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_frame_chan_loop -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_first_chan_loop_first_chan_frame_loop -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop' pipeline 'first_chan_loop_first_chan_frame_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_21ns_23ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_50_6_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_first_chan_loop_first_chan_frame_loop -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       gen_rtl process_data_Pipeline_first_chan_loop_first_chan_frame_loop -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
Execute       syn_report -csynth -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_first_chan_loop_first_chan_frame_loop_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_first_chan_loop_first_chan_frame_loop_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.adb 
Execute       db_write -model process_data_Pipeline_first_chan_loop_first_chan_frame_loop -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_first_chan_loop_first_chan_frame_loop -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_VITIS_LOOP_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_VITIS_LOOP_169_1 -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_data_Pipeline_VITIS_LOOP_169_1' pipeline 'VITIS_LOOP_169_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_169_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_VITIS_LOOP_169_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_VITIS_LOOP_169_1 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_169_1 -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_VITIS_LOOP_169_1 
Execute       syn_report -csynth -model process_data_Pipeline_VITIS_LOOP_169_1 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_169_1_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data_Pipeline_VITIS_LOOP_169_1 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_169_1_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data_Pipeline_VITIS_LOOP_169_1 -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_169_1 -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.adb 
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_169_1 -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_VITIS_LOOP_169_1 -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_4 -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_4 -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_4 
Execute       gen_rtl process_data_Pipeline_4 -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_4 
Execute       syn_report -csynth -model process_data_Pipeline_4 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_4_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data_Pipeline_4 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_4_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data_Pipeline_4 -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -model process_data_Pipeline_4 -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.adb 
Execute       db_write -model process_data_Pipeline_4 -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_4 -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_VITIS_LOOP_408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_VITIS_LOOP_408_1 -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_data_Pipeline_VITIS_LOOP_408_1' pipeline 'VITIS_LOOP_408_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_60_6_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_VITIS_LOOP_408_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_408_1 -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_VITIS_LOOP_408_1 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_408_1 -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_VITIS_LOOP_408_1 
Execute       syn_report -csynth -model process_data_Pipeline_VITIS_LOOP_408_1 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_408_1_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.31 sec.
Execute       syn_report -rtlxml -model process_data_Pipeline_VITIS_LOOP_408_1 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_408_1_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model process_data_Pipeline_VITIS_LOOP_408_1 -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_408_1 -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_408_1 -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_VITIS_LOOP_408_1 -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4' pipeline 'VITIS_LOOP_928_3_VITIS_LOOP_930_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_13ns_8ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
Execute       syn_report -csynth -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.adb 
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth' pipeline 'PadTop_PadTopWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth 
Execute       gen_rtl zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth 
Execute       syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.adb 
Execute       db_write -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain' pipeline 'PadMain_CopyMain' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain 
Execute       gen_rtl zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain 
Execute       syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.adb 
Execute       db_write -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth' pipeline 'PadBottom_PadBottomWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth 
Execute       gen_rtl zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth 
Execute       syn_report -csynth -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.adb 
Execute       db_write -model zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute       gen_rtl zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute       syn_report -csynth -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.adb 
Execute       db_write -model zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_mb6' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s 
Execute       syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.adb 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ROM_AUTO_1R' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_AUTO_1R' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq' using auto ROMs.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s 
Execute       gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s 
Execute       syn_report -csynth -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.adb 
Execute       db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s 
Execute       syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.adb 
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.076 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s 
Execute       syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.adb 
Execute       db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1025' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1036' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1039' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1040' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1041' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1042' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1043' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1044' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1045' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1046' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1047' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1048' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1049' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1050' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1051' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1052' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1053' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1054' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1055' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1056' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1057' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1058' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1059' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1060' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1061' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1062' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1063' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1064' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1065' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1066' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1067' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1068' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1069' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1070' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1071' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1072' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1073' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1074' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1075' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1076' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1077' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1078' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1079' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1080' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1081' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1082' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1083' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1084' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1085' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1086' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1023' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1024' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1026' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1027' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1028' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1029' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1030' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1031' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1032' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1033' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1034' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1035' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1037' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1038' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_225_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_257_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_289_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_226_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_258_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolintde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_290_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_237_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_269_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_301_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_248_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_280_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_312_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_251_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_283_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_315_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_252_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_284_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_316_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_253_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_285_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_317_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_254_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_286_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_318_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_255_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_287_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_319_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_256_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_288_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_320_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_227_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_259_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_291_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_228_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_260_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_292_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_229_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_261_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_293_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_230_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_262_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_294_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_231_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_263_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_295_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_232_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_264_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolin9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_296_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_233_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_265_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_297_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_234_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_266_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_298_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_235_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_267_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_299_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_236_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_268_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_300_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_238_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_270_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_302_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_239_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_271_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_303_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_240_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_272_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_304_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_241_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_273_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_305_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_242_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_274_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_306_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_243_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_275_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_307_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_244_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_276_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_308_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_245_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_277_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_309_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_246_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_278_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_310_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_247_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_279_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_311_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_249_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_281_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_313_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_250_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_282_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_314_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinbWr' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ReadInputHeight_ReadInputWidth' in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'. Estimated max control fanout for pipeline is 10326.
INFO: [RTGEN 206-104] Estimated max fanout for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' is 6833 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[2'd1] == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'.
Command       create_rtl_model done; 7.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.19 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.67 seconds; current allocated memory: 2.087 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s 
Execute       syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.66 sec.
Execute       syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.22 sec.
Execute       syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.93 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.adb 
Command       db_write done; 0.42 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_319_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_351_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_320_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_352_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_331_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_363_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_342_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_374_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_345_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_377_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_346_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_378_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_347_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2db9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_379_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_348_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_380_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_349_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_381_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_350_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_382_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_321_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_353_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_322_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_354_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_323_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_355_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_324_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_356_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_325_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_357_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_326_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_358_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_327_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_359_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_328_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_360_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_329_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_361_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_330_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_362_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_332_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_364_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_333_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_365_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_334_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_366_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_335_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_367_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_336_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_368_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_337_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_369_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_338_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_370_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_339_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_371_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_340_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_372_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_341_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_373_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_343_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_375_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_344_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_376_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dcYC' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s'.
Command       create_rtl_model done; 1.1 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.72 seconds; current allocated memory: 2.127 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s 
Execute       syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.adb 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s' is 5641 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_17843 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_144_8_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC' using auto ROMs.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.163 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s 
Execute       gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s 
Execute       syn_report -csynth -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.4 sec.
Execute       db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s'.
Command       create_rtl_model done; 5.04 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.96 seconds. CPU system time: 0.21 seconds. Elapsed time: 6.25 seconds; current allocated memory: 2.210 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s 
Execute       syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.28 sec.
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.adb 
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.217 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s 
Execute       syn_report -csynth -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.adb 
Execute       db_write -model conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1242' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_343_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_344_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_345_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_346_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolinddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_347_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_348_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_349_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_350_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_99_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_98_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_97_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_96_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_95_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_94_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_93_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_92_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_91_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_90_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_89_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_88_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_87_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolinduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_86_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_85_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_84_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_83_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_82_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_81_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_80_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_79_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_78_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_77_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_76_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_75_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_74_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_73_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_72_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_71_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_70_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_69_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_68_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_67_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_66_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_65_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_64_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_63_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_62_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_61_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_60_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_59_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_58_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_57_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_56_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolindZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_55_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolind0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_54_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_p_ZZN4nnet19poolind1M' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s'.
Command       create_rtl_model done; 3.61 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.82 seconds. CPU system time: 0.13 seconds. Elapsed time: 4.01 seconds; current allocated memory: 2.228 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s 
Execute       syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.46 sec.
Execute       syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.51 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.adb 
Command       db_write done; 0.32 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_511_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_63_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_512_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_62_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_523_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_51_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_534_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_93_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2debO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_82_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2decO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_71_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2defO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_66_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2degO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_65_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_64_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2delP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_513_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2demP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_61_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2denQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_514_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_60_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2depQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_515_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_59_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2derQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_516_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2desQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_58_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2detR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_517_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_57_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2devR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_518_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_56_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dexR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_519_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_55_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_520_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_54_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_521_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_53_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_522_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_52_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_524_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_50_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_525_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_49_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_526_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_48_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_527_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_47_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_528_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_46_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_529_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_530_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_531_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_532_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_533_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2deZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_535_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_536_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_537_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_538_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_99_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2de9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_98_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfaY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_97_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_96_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfeY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_95_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_94_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_92_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dflZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_91_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_90_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_89_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_88_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_87_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_86_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_85_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_84_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_83_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_81_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_80_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_79_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_78_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_77_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_76_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_75_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_74_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_73_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_72_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_70_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dfZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_69_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2df06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2df16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_68_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2df26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2df36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_67_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2df47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2df57' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s' is 9216 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
Command       create_rtl_model done; 2.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.06 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.2 seconds; current allocated memory: 2.264 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute       syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.adb 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_AUTO_1R' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s' is 10250 from HDL expression: ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_29063 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_288_9_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67' using auto ROMs.
Command       create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.324 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s 
Execute       gen_rtl dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s 
Execute       syn_report -csynth -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.47 sec.
Execute       db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2030' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2041' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2052' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2063' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2074' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2085' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2096' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2023' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2024' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2025' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2026' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2027' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2028' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2029' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2031' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2032' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2033' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2034' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2035' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2036' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2037' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2038' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2039' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2040' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2042' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2043' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2044' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2045' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2046' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2047' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2048' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2049' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2050' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2051' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2053' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2054' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2055' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2056' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2057' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2058' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2059' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2060' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2061' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2062' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2064' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2065' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2066' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2067' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2068' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2069' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2070' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2071' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2072' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2073' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2075' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2076' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2077' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2078' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2079' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2080' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2081' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2082' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2083' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2084' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2086' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2087' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2088' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2089' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2090' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2091' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2092' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2093' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2094' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2095' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2097' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2098' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2099' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
Command       create_rtl_model done; 12.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.16 seconds. CPU system time: 0.47 seconds. Elapsed time: 13.81 seconds; current allocated memory: 2.404 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute       syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.33 sec.
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.adb 
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.415 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute       syn_report -csynth -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.adb 
Execute       db_write -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_36' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_bugb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_bugc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_bugd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_bugf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_bugg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_53_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_52_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_51_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_50_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_49_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_48_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_47_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolignb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_46_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_45_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_44_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_43_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_42_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_41_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_40_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_39_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_38_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_37_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_36_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_35_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_34_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_33_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_32_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_31_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_30_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_29_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_28_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_27_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_26_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_25_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_24_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_23_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_22_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_21_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligNb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligNb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_20_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligOb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligOb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligPb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligPb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligQb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligQb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligRb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligRb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligSb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligSb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligTb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligTb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligUb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligUb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligVb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligVb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligWb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligWb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligXb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligXb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligYb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligYb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligZb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligZb' is changed to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooligZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_s_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_p_ZZN4nnet19poolig8b' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s'.
Command       create_rtl_model done; 4.96 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.23 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.428 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s 
Execute       syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.46 sec.
Execute       syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.52 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.adb 
Command       db_write done; 0.32 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_383_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_447_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_384_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_448_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_395_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_459_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2heb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_406_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_470_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_417_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hhb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_481_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_428_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_492_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_439_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_503_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_444_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_508_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_445_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_509_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_446_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_510_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_385_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2htb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_449_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_386_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_450_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_387_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_451_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_388_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_452_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hAb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hAb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_389_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hBb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hBb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_453_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hCb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hCb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_390_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hDb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hDb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_454_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hEb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hEb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_391_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hFb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hFb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_455_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hGb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hGb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_392_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hHb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hHb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_456_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hIb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hIb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_393_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hJb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hJb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_457_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hKb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hKb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_394_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hLb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hLb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_458_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hMb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hMb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_396_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hNb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hNb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_460_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hOb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hOb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_397_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hPb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hPb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_461_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hQb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hQb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_398_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hRb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hRb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_462_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hSb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hSb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_399_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hTb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hTb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_463_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hUb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hUb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_400_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hVb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hVb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_464_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hWb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hWb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_401_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hXb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hXb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_465_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hYb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hYb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_402_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hZb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hZb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2hZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_466_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_403_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_467_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_404_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_468_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_405_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_469_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_407_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_471_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_408_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2h9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_472_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_409_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ibb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_473_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2icb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_410_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2idb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_474_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ieb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_411_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ifb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_475_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2igb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_412_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ihb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_476_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_413_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ijb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_477_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ikb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_414_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ilb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_478_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2imb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_415_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2inb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_479_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_416_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ipb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_480_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_418_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2irb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_482_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2isb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_419_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2itb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_483_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_420_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ivb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_484_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_421_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2ixb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_485_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_422_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2izb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_486_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iAb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iAb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_423_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iBb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iBb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_487_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iCb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iCb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_424_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iDb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iDb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_488_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iEb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iEb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_425_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iFb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iFb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_489_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iGb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iGb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_426_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iHb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iHb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_490_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iIb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iIb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_427_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iJb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iJb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_491_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iKb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iKb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_429_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iLb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iLb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_493_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iMb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iMb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_430_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iNb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iNb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_494_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iOb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iOb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_431_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iPb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iPb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_495_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iQb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iQb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_432_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iRb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iRb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_496_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iSb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iSb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_433_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iTb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iTb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_497_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iUb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iUb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_434_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iVb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iVb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_498_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iWb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iWb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_435_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iXb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iXb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_499_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iYb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iYb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_436_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iZb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iZb' is changed to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2iZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_500_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_437_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_501_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_438_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_502_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_440_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_504_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_441_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_505_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_442_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2i9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_506_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2jab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_443_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2jbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_507_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2jcb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s' is 9216 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s'.
Command       create_rtl_model done; 4.57 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.97 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.26 seconds; current allocated memory: 2.464 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s 
Execute       gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s 
Execute       syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.adb 
Execute       db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s' is 9738 from HDL expression: ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_25849 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_288_9_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.507 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s 
Execute       gen_rtl dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s 
Execute       syn_report -csynth -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s'.
Command       create_rtl_model done; 15.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 16.41 seconds; current allocated memory: 2.570 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s 
Execute       gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s 
Execute       syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.adb 
Execute       db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.581 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s 
Execute       gen_rtl conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s 
Execute       syn_report -csynth -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.adb 
Execute       db_write -model conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1087' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1088' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1089' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1090' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1091' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1092' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1093' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1094' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1095' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1096' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1097' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1098' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1099' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1114' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujeb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujhb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujlb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_321_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_322_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_323_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_324_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_325_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_326_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_327_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_328_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_329_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_330_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_331_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_332_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_333_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_334_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_335_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_336_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_337_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_338_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_339_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_340_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_341_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_342_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_p_ZZN4nnet19poolijIb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s'.
Command       create_rtl_model done; 2.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.13 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.589 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s 
Execute       gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s 
Execute       syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.28 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare' pipeline 'DataPrepare' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'DataPrepare' in module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare', because the estimated Stream Port Number is 60, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare' is 14336 from HDL expression: ((icmp_ln36_fu_11878_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare'.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.614 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare 
Execute       gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare 
Execute       syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTO_1R' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' is 14472 from HDL expression: ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_39353 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 55 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_128_7_16_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb' using auto ROMs.
Command       create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.685 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s 
Execute       gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s 
Execute       syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.21 sec.
Execute       syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.34 sec.
Execute       db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.adb 
Command       db_write done; 0.29 sec.
Execute       db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.774 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s 
Execute       gen_rtl dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s 
Execute       syn_report -csynth -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.adb 
Execute       db_write -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTO_1R' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb' using auto ROMs.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.794 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s 
Execute       gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s 
Execute       syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.adb 
Execute       db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.800 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s 
Execute       gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s 
Execute       syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.adb 
Execute       db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s'.
INFO: [RTMG 210-279] Implementing memory 'process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb' using auto ROMs.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.802 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s 
Execute       gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s 
Execute       syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.adb 
Execute       db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.803 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s 
Execute       gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s 
Execute       syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.adb 
Execute       db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model myproject -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0' to 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0' to 'start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0' to 'start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(process_data_fifo_w16_d65536_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(process_data_fifo_w512_d64260_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(process_data_fifo_w512_d3937_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(process_data_fifo_w1024_d3625_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(process_data_fifo_w1024_d868_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(process_data_fifo_w1024_d720_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(process_data_fifo_w1024_d180_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(process_data_fifo_w512_d112_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(process_data_fifo_w512_d28_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(process_data_fifo_w128_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(process_data_fifo_w48_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_U(process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U(process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb_U(process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_U(process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb_U(process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_U(process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb_U(process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_U(process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_U(process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_U(process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_U(process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0)' using Shift Registers.
Command       create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.805 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_myproject 
Execute       gen_rtl myproject -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_myproject 
Execute       syn_report -csynth -model myproject -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/myproject_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model myproject -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/myproject_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model myproject -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 2.52 sec.
Execute       db_write -model myproject -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.adb 
Execute       db_write -model myproject -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info myproject -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data_Pipeline_VITIS_LOOP_940_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data_Pipeline_VITIS_LOOP_940_5 -top_prefix process_data_ -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_data_Pipeline_VITIS_LOOP_940_5' pipeline 'VITIS_LOOP_940_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data_Pipeline_VITIS_LOOP_940_5/m_axi_gmem5_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data_Pipeline_VITIS_LOOP_940_5'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.807 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_940_5 -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data_process_data_Pipeline_VITIS_LOOP_940_5 
Execute       gen_rtl process_data_Pipeline_VITIS_LOOP_940_5 -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data_process_data_Pipeline_VITIS_LOOP_940_5 
Execute       syn_report -csynth -model process_data_Pipeline_VITIS_LOOP_940_5 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_940_5_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data_Pipeline_VITIS_LOOP_940_5 -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_Pipeline_VITIS_LOOP_940_5_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data_Pipeline_VITIS_LOOP_940_5 -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_940_5 -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.adb 
Execute       db_write -model process_data_Pipeline_VITIS_LOOP_940_5 -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data_Pipeline_VITIS_LOOP_940_5 -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_data -top_prefix  -sub_prefix process_data_ -mg_file /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/infile_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/infiledata' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_fNAPAs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_fNChans' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_fAPANameFromCrate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_fUprightFromCrate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_fCrateFromTPCSet' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_fTPCSetFromCrate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/chanmap_DetToChanInfo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_data/outdata' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_data' to 's_axilite & ap_ctrl_chain'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_RAM_AUTO_1jQb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_RAM_AUTO_1jRb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_RAM_AUTO_1jSb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_RAM_AUTO_1jTb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_RAM_AUTO_1jUb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_RAM_AUTO_1jVb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_RAM_AUTO_1jWb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_RAM_AUTO_1jXb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_RAM_AUTO_1jYb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_RAM_AUTO_1jZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_RAM_AUTO_1j0b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_RAM_AUTO_1j1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_RAM_AUTO_1j2b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_RAM_AUTO_1j3b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_RAM_AUTO_1j4b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_RAM_AUTO_1j5b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_RAM_AUTO_1j6b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_RAM_AUTO_1j7b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_RAM_AUTO_1j8b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_RAM_AUTO_1j9b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_RAM_AUTO_1kab' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_RAM_AUTO_1kbb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_RAM_AUTO_1kcb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_RAM_AUTO_1kdb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_RAM_AUTO_1keb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_RAM_AUTO_1kfb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_RAM_AUTO_1kgb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_RAM_AUTO_1khb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_RAM_AUTO_1kib' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_RAM_AUTO_1kjb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_RAM_AUTO_1kkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_RAM_AUTO_1klb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_RAM_AUTO_1kmb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_RAM_AUTO_1knb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_RAM_AUTO_1kob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_RAM_AUTO_1kpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_RAM_AUTO_1kqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_RAM_AUTO_1krb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_RAM_AUTO_1ksb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_RAM_AUTO_1R1W' to 'p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_RAM_AUTO_1ktb' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'infile_size', 'infiledata', 'chanmap_fNAPAs', 'chanmap_fNChans', 'chanmap_fAPANameFromCrate', 'chanmap_fUprightFromCrate', 'chanmap_fCrateFromTPCSet', 'chanmap_fTPCSetFromCrate', 'chanmap_DetToChanInfo', 'outdata' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_data/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'process_data/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_4ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_14ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_5ns_4_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_data'.
INFO: [RTMG 210-278] Implementing memory 'process_data_planes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_data_adc_vectors2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'process_data_adc_words_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'process_data_ave_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_data_cc_prob_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'zero_padding2d_input_U(process_data_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_U(process_data_fifo_w48_d2_S)' using Shift Registers.
Command       create_rtl_model done; 6.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.71 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.07 seconds; current allocated memory: 2.845 GB.
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_data -istop -style xilinx -f -lang vhdl -o /home/brenton/kernel/processAPA/processapa/solution1/syn/vhdl/process_data 
Command       gen_rtl done; 0.2 sec.
Execute       gen_rtl process_data -istop -style xilinx -f -lang vlog -o /home/brenton/kernel/processAPA/processapa/solution1/syn/verilog/process_data 
Execute       syn_report -csynth -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/process_data_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 2.64 sec.
Execute       db_write -model process_data -f -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model process_data -bindview -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_data -p /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data 
Command       gen_tb_info done; 0.16 sec.
Execute       export_constraint_db -f -tool general -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.constraint.tcl 
Execute       syn_report -designview -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.design.xml 
Command       syn_report done; 3.19 sec.
Execute       syn_report -csynthDesign -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth.rpt -MHOut /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -wcfg -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model process_data -o /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.protoinst 
Execute       sc_get_clocks process_data 
Execute       sc_get_portdomain process_data 
INFO-FLOW: Model list for RTL component generation: process_data_Pipeline_frame_chan_loop process_data_Pipeline_first_chan_loop_first_chan_frame_loop process_data_Pipeline_VITIS_LOOP_169_1 process_data_Pipeline_4 process_data_Pipeline_VITIS_LOOP_408_1 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadTop_PadTopWidth zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadMain_CopyMain zeropad2d_cl<array,array<ap_fixed,1u>,config2>_Pipeline_PadBottom_PadBottomWidth zeropad2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config2> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config3>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config3_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config5> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config6>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config6> conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config9>} {dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9_mult>} compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,64u>,config9> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config11> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 64u>, config12>} dense_resource<ap_fixed,ap_fixed<16,6,5,3,0>,config12_mult> compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config12> conv_2d_cl<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config12> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config14> dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>_Pipeline_DataPrepare {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,8u>,config16> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> softmax<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config19> myproject process_data_Pipeline_VITIS_LOOP_940_5 process_data
INFO-FLOW: Handling components in module [process_data_Pipeline_frame_chan_loop] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.compgen.tcl 
INFO-FLOW: Found component process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb.
INFO-FLOW: Append model process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_data_Pipeline_first_chan_loop_first_chan_frame_loop] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.compgen.tcl 
INFO-FLOW: Found component process_data_mul_21ns_23ns_43_1_1.
INFO-FLOW: Append model process_data_mul_21ns_23ns_43_1_1
INFO-FLOW: Found component process_data_mux_50_6_14_1_1.
INFO-FLOW: Append model process_data_mux_50_6_14_1_1
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_data_Pipeline_VITIS_LOOP_169_1] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_data_Pipeline_4] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_data_Pipeline_VITIS_LOOP_408_1] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.compgen.tcl 
INFO-FLOW: Found component process_data_mux_60_6_14_1_1.
INFO-FLOW: Append model process_data_mux_60_6_14_1_1
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.compgen.tcl 
INFO-FLOW: Found component process_data_mac_muladd_9ns_13ns_8ns_22_4_1.
INFO-FLOW: Append model process_data_mac_muladd_9ns_13ns_8ns_22_4_1
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.compgen.tcl 
INFO-FLOW: Found component process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW.
INFO-FLOW: Append model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.compgen.tcl 
INFO-FLOW: Found component process_data_mux_9_4_16_1_1.
INFO-FLOW: Append model process_data_mux_9_4_16_1_1
INFO-FLOW: Found component process_data_mul_16s_16s_26_1_1.
INFO-FLOW: Append model process_data_mul_16s_16s_26_1_1
INFO-FLOW: Found component process_data_mux_16_4_16_1_1.
INFO-FLOW: Append model process_data_mux_16_4_16_1_1
INFO-FLOW: Found component process_data_mul_16s_9s_25_1_1.
INFO-FLOW: Append model process_data_mul_16s_9s_25_1_1
INFO-FLOW: Found component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg.
INFO-FLOW: Append model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg
INFO-FLOW: Found component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq.
INFO-FLOW: Append model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
INFO-FLOW: Found component process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA.
INFO-FLOW: Append model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA
INFO-FLOW: Found component process_data_frp_fifoout.
INFO-FLOW: Append model process_data_frp_fifoout
INFO-FLOW: Found component process_data_frp_pipeline_valid.
INFO-FLOW: Append model process_data_frp_pipeline_valid
INFO-FLOW: Found component process_data_flow_control_loop_pipe.
INFO-FLOW: Append model process_data_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.compgen.tcl 
INFO-FLOW: Found component process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr.
INFO-FLOW: Append model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.compgen.tcl 
INFO-FLOW: Found component process_data_mux_144_8_16_1_1.
INFO-FLOW: Append model process_data_mux_144_8_16_1_1
INFO-FLOW: Found component process_data_mul_16s_8s_24_1_1.
INFO-FLOW: Append model process_data_mul_16s_8s_24_1_1
INFO-FLOW: Found component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC.
INFO-FLOW: Append model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
INFO-FLOW: Found component process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C.
INFO-FLOW: Append model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C
INFO-FLOW: Found component process_data_flow_control_loop_pipe.
INFO-FLOW: Append model process_data_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO-FLOW: Found component process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M.
INFO-FLOW: Append model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.compgen.tcl 
INFO-FLOW: Found component process_data_mux_288_9_16_1_1.
INFO-FLOW: Append model process_data_mux_288_9_16_1_1
INFO-FLOW: Found component process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67.
INFO-FLOW: Append model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.compgen.tcl 
INFO-FLOW: Found component process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77.
INFO-FLOW: Append model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77
INFO-FLOW: Found component process_data_flow_control_loop_pipe.
INFO-FLOW: Append model process_data_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.compgen.tcl 
INFO-FLOW: Found component process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b.
INFO-FLOW: Append model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.compgen.tcl 
INFO-FLOW: Found component process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R.
INFO-FLOW: Append model process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.compgen.tcl 
INFO-FLOW: Found component process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb.
INFO-FLOW: Append model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb
INFO-FLOW: Found component process_data_flow_control_loop_pipe.
INFO-FLOW: Append model process_data_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.compgen.tcl 
INFO-FLOW: Found component process_data_mux_128_7_16_1_1.
INFO-FLOW: Append model process_data_mux_128_7_16_1_1
INFO-FLOW: Found component process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb.
INFO-FLOW: Append model process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb
INFO-FLOW: Handling components in module [dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component process_data_mux_8_3_16_1_1.
INFO-FLOW: Append model process_data_mux_8_3_16_1_1
INFO-FLOW: Found component process_data_mul_16s_11s_26_1_1.
INFO-FLOW: Append model process_data_mul_16s_11s_26_1_1
INFO-FLOW: Found component process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb.
INFO-FLOW: Append model process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.compgen.tcl 
INFO-FLOW: Found component process_data_mul_18s_17ns_26_1_1.
INFO-FLOW: Append model process_data_mul_18s_17ns_26_1_1
INFO-FLOW: Found component process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb.
INFO-FLOW: Append model process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb
INFO-FLOW: Found component process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb.
INFO-FLOW: Append model process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component process_data_fifo_w16_d65536_A.
INFO-FLOW: Append model process_data_fifo_w16_d65536_A
INFO-FLOW: Found component process_data_fifo_w512_d64260_A.
INFO-FLOW: Append model process_data_fifo_w512_d64260_A
INFO-FLOW: Found component process_data_fifo_w512_d3937_A.
INFO-FLOW: Append model process_data_fifo_w512_d3937_A
INFO-FLOW: Found component process_data_fifo_w1024_d3625_A.
INFO-FLOW: Append model process_data_fifo_w1024_d3625_A
INFO-FLOW: Found component process_data_fifo_w1024_d868_A.
INFO-FLOW: Append model process_data_fifo_w1024_d868_A
INFO-FLOW: Found component process_data_fifo_w1024_d720_A.
INFO-FLOW: Append model process_data_fifo_w1024_d720_A
INFO-FLOW: Found component process_data_fifo_w1024_d180_A.
INFO-FLOW: Append model process_data_fifo_w1024_d180_A
INFO-FLOW: Found component process_data_fifo_w512_d112_A.
INFO-FLOW: Append model process_data_fifo_w512_d112_A
INFO-FLOW: Found component process_data_fifo_w512_d28_A.
INFO-FLOW: Append model process_data_fifo_w512_d28_A
INFO-FLOW: Found component process_data_fifo_w128_d1_S.
INFO-FLOW: Append model process_data_fifo_w128_d1_S
INFO-FLOW: Found component process_data_fifo_w48_d1_S.
INFO-FLOW: Append model process_data_fifo_w48_d1_S
INFO-FLOW: Found component process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0.
INFO-FLOW: Append model process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0
INFO-FLOW: Found component process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0.
INFO-FLOW: Append model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0
INFO-FLOW: Found component process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb.
INFO-FLOW: Append model process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb
INFO-FLOW: Found component process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0.
INFO-FLOW: Append model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
INFO-FLOW: Found component process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb.
INFO-FLOW: Append model process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb
INFO-FLOW: Found component process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0.
INFO-FLOW: Append model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0
INFO-FLOW: Found component process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb.
INFO-FLOW: Append model process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb
INFO-FLOW: Found component process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0.
INFO-FLOW: Append model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0
INFO-FLOW: Found component process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0.
INFO-FLOW: Append model process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0
INFO-FLOW: Found component process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0.
INFO-FLOW: Append model process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0
INFO-FLOW: Found component process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0.
INFO-FLOW: Append model process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0
INFO-FLOW: Handling components in module [process_data_Pipeline_VITIS_LOOP_940_5] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.compgen.tcl 
INFO-FLOW: Found component process_data_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_data] ... 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.compgen.tcl 
INFO-FLOW: Found component process_data_mul_32ns_34ns_65_1_1.
INFO-FLOW: Append model process_data_mul_32ns_34ns_65_1_1
INFO-FLOW: Found component process_data_urem_32ns_5ns_4_36_seq_1.
INFO-FLOW: Append model process_data_urem_32ns_5ns_4_36_seq_1
INFO-FLOW: Found component process_data_mul_29ns_4ns_32_1_1.
INFO-FLOW: Append model process_data_mul_29ns_4ns_32_1_1
INFO-FLOW: Found component process_data_mul_9ns_14ns_22_1_1.
INFO-FLOW: Append model process_data_mul_9ns_14ns_22_1_1
INFO-FLOW: Found component process_data_planes_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_data_planes_RAM_AUTO_1R1W
INFO-FLOW: Found component process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W
INFO-FLOW: Found component process_data_adc_vectors2_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_data_adc_vectors2_RAM_AUTO_1R1W
INFO-FLOW: Found component process_data_adc_words_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_data_adc_words_RAM_AUTO_1R1W
INFO-FLOW: Found component process_data_ave_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_data_ave_RAM_AUTO_1R1W
INFO-FLOW: Found component process_data_cc_prob_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_data_cc_prob_RAM_AUTO_1R1W
INFO-FLOW: Found component process_data_fifo_w15_d2_S.
INFO-FLOW: Append model process_data_fifo_w15_d2_S
INFO-FLOW: Found component process_data_fifo_w48_d2_S.
INFO-FLOW: Append model process_data_fifo_w48_d2_S
INFO-FLOW: Found component process_data_gmem0_m_axi.
INFO-FLOW: Append model process_data_gmem0_m_axi
INFO-FLOW: Found component process_data_gmem1_m_axi.
INFO-FLOW: Append model process_data_gmem1_m_axi
INFO-FLOW: Found component process_data_gmem4_m_axi.
INFO-FLOW: Append model process_data_gmem4_m_axi
INFO-FLOW: Found component process_data_gmem5_m_axi.
INFO-FLOW: Append model process_data_gmem5_m_axi
INFO-FLOW: Found component process_data_control_s_axi.
INFO-FLOW: Append model process_data_control_s_axi
INFO-FLOW: Append model process_data_Pipeline_frame_chan_loop
INFO-FLOW: Append model process_data_Pipeline_first_chan_loop_first_chan_frame_loop
INFO-FLOW: Append model process_data_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: Append model process_data_Pipeline_4
INFO-FLOW: Append model process_data_Pipeline_VITIS_LOOP_408_1
INFO-FLOW: Append model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain
INFO-FLOW: Append model zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth
INFO-FLOW: Append model zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s
INFO-FLOW: Append model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s
INFO-FLOW: Append model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: Append model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s
INFO-FLOW: Append model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
INFO-FLOW: Append model dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model process_data_Pipeline_VITIS_LOOP_940_5
INFO-FLOW: Append model process_data
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb process_data_flow_control_loop_pipe_sequential_init process_data_mul_21ns_23ns_43_1_1 process_data_mux_50_6_14_1_1 process_data_flow_control_loop_pipe_sequential_init process_data_flow_control_loop_pipe_sequential_init process_data_flow_control_loop_pipe_sequential_init process_data_mux_60_6_14_1_1 process_data_flow_control_loop_pipe_sequential_init process_data_mac_muladd_9ns_13ns_8ns_22_4_1 process_data_flow_control_loop_pipe_sequential_init process_data_flow_control_loop_pipe_sequential_init process_data_flow_control_loop_pipe_sequential_init process_data_flow_control_loop_pipe_sequential_init process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW process_data_mux_9_4_16_1_1 process_data_mul_16s_16s_26_1_1 process_data_mux_16_4_16_1_1 process_data_mul_16s_9s_25_1_1 process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA process_data_frp_fifoout process_data_frp_pipeline_valid process_data_flow_control_loop_pipe process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr process_data_mux_144_8_16_1_1 process_data_mul_16s_8s_24_1_1 process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C process_data_flow_control_loop_pipe process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M process_data_mux_288_9_16_1_1 process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67 process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77 process_data_flow_control_loop_pipe process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb process_data_flow_control_loop_pipe process_data_flow_control_loop_pipe_sequential_init process_data_mux_128_7_16_1_1 process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb process_data_mux_8_3_16_1_1 process_data_mul_16s_11s_26_1_1 process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb process_data_mul_18s_17ns_26_1_1 process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb process_data_fifo_w16_d65536_A process_data_fifo_w512_d64260_A process_data_fifo_w512_d3937_A process_data_fifo_w1024_d3625_A process_data_fifo_w1024_d868_A process_data_fifo_w1024_d720_A process_data_fifo_w1024_d180_A process_data_fifo_w512_d112_A process_data_fifo_w512_d28_A process_data_fifo_w128_d1_S process_data_fifo_w48_d1_S process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0 process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0 process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0 process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0 process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0 process_data_flow_control_loop_pipe_sequential_init process_data_mul_32ns_34ns_65_1_1 process_data_urem_32ns_5ns_4_36_seq_1 process_data_mul_29ns_4ns_32_1_1 process_data_mul_9ns_14ns_22_1_1 process_data_planes_RAM_AUTO_1R1W process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W process_data_adc_vectors2_RAM_AUTO_1R1W process_data_adc_words_RAM_AUTO_1R1W process_data_ave_RAM_AUTO_1R1W process_data_cc_prob_RAM_AUTO_1R1W process_data_fifo_w15_d2_S process_data_fifo_w48_d2_S process_data_gmem0_m_axi process_data_gmem1_m_axi process_data_gmem4_m_axi process_data_gmem5_m_axi process_data_control_s_axi process_data_Pipeline_frame_chan_loop process_data_Pipeline_first_chan_loop_first_chan_frame_loop process_data_Pipeline_VITIS_LOOP_169_1 process_data_Pipeline_4 process_data_Pipeline_VITIS_LOOP_408_1 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s myproject process_data_Pipeline_VITIS_LOOP_940_5 process_data
INFO-FLOW: Generating /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_mul_21ns_23ns_43_1_1
INFO-FLOW: To file: write model process_data_mux_50_6_14_1_1
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_mux_60_6_14_1_1
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_mac_muladd_9ns_13ns_8ns_22_4_1
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW
INFO-FLOW: To file: write model process_data_mux_9_4_16_1_1
INFO-FLOW: To file: write model process_data_mul_16s_16s_26_1_1
INFO-FLOW: To file: write model process_data_mux_16_4_16_1_1
INFO-FLOW: To file: write model process_data_mul_16s_9s_25_1_1
INFO-FLOW: To file: write model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg
INFO-FLOW: To file: write model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq
INFO-FLOW: To file: write model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA
INFO-FLOW: To file: write model process_data_frp_fifoout
INFO-FLOW: To file: write model process_data_frp_pipeline_valid
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe
INFO-FLOW: To file: write model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr
INFO-FLOW: To file: write model process_data_mux_144_8_16_1_1
INFO-FLOW: To file: write model process_data_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC
INFO-FLOW: To file: write model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe
INFO-FLOW: To file: write model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M
INFO-FLOW: To file: write model process_data_mux_288_9_16_1_1
INFO-FLOW: To file: write model process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67
INFO-FLOW: To file: write model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe
INFO-FLOW: To file: write model process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b
INFO-FLOW: To file: write model process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R
INFO-FLOW: To file: write model process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_mux_128_7_16_1_1
INFO-FLOW: To file: write model process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb
INFO-FLOW: To file: write model process_data_mux_8_3_16_1_1
INFO-FLOW: To file: write model process_data_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb
INFO-FLOW: To file: write model process_data_mul_18s_17ns_26_1_1
INFO-FLOW: To file: write model process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb
INFO-FLOW: To file: write model process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb
INFO-FLOW: To file: write model process_data_fifo_w16_d65536_A
INFO-FLOW: To file: write model process_data_fifo_w512_d64260_A
INFO-FLOW: To file: write model process_data_fifo_w512_d3937_A
INFO-FLOW: To file: write model process_data_fifo_w1024_d3625_A
INFO-FLOW: To file: write model process_data_fifo_w1024_d868_A
INFO-FLOW: To file: write model process_data_fifo_w1024_d720_A
INFO-FLOW: To file: write model process_data_fifo_w1024_d180_A
INFO-FLOW: To file: write model process_data_fifo_w512_d112_A
INFO-FLOW: To file: write model process_data_fifo_w512_d28_A
INFO-FLOW: To file: write model process_data_fifo_w128_d1_S
INFO-FLOW: To file: write model process_data_fifo_w48_d1_S
INFO-FLOW: To file: write model process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0
INFO-FLOW: To file: write model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0
INFO-FLOW: To file: write model process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb
INFO-FLOW: To file: write model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
INFO-FLOW: To file: write model process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb
INFO-FLOW: To file: write model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0
INFO-FLOW: To file: write model process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb
INFO-FLOW: To file: write model process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0
INFO-FLOW: To file: write model process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0
INFO-FLOW: To file: write model process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0
INFO-FLOW: To file: write model process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0
INFO-FLOW: To file: write model process_data_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_data_mul_32ns_34ns_65_1_1
INFO-FLOW: To file: write model process_data_urem_32ns_5ns_4_36_seq_1
INFO-FLOW: To file: write model process_data_mul_29ns_4ns_32_1_1
INFO-FLOW: To file: write model process_data_mul_9ns_14ns_22_1_1
INFO-FLOW: To file: write model process_data_planes_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_data_adc_vectors2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_data_adc_words_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_data_ave_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_data_cc_prob_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_data_fifo_w15_d2_S
INFO-FLOW: To file: write model process_data_fifo_w48_d2_S
INFO-FLOW: To file: write model process_data_gmem0_m_axi
INFO-FLOW: To file: write model process_data_gmem1_m_axi
INFO-FLOW: To file: write model process_data_gmem4_m_axi
INFO-FLOW: To file: write model process_data_gmem5_m_axi
INFO-FLOW: To file: write model process_data_control_s_axi
INFO-FLOW: To file: write model process_data_Pipeline_frame_chan_loop
INFO-FLOW: To file: write model process_data_Pipeline_first_chan_loop_first_chan_frame_loop
INFO-FLOW: To file: write model process_data_Pipeline_VITIS_LOOP_169_1
INFO-FLOW: To file: write model process_data_Pipeline_4
INFO-FLOW: To file: write model process_data_Pipeline_VITIS_LOOP_408_1
INFO-FLOW: To file: write model process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain
INFO-FLOW: To file: write model zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth
INFO-FLOW: To file: write model zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
INFO-FLOW: To file: write model dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model process_data_Pipeline_VITIS_LOOP_940_5
INFO-FLOW: To file: write model process_data
INFO-FLOW: Generating /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/vhdl' dstVlogDir='/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/vlog' tclDir='/home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db' modelList='process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb
process_data_flow_control_loop_pipe_sequential_init
process_data_mul_21ns_23ns_43_1_1
process_data_mux_50_6_14_1_1
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_mux_60_6_14_1_1
process_data_flow_control_loop_pipe_sequential_init
process_data_mac_muladd_9ns_13ns_8ns_22_4_1
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW
process_data_mux_9_4_16_1_1
process_data_mul_16s_16s_26_1_1
process_data_mux_16_4_16_1_1
process_data_mul_16s_9s_25_1_1
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA
process_data_frp_fifoout
process_data_frp_pipeline_valid
process_data_flow_control_loop_pipe
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr
process_data_mux_144_8_16_1_1
process_data_mul_16s_8s_24_1_1
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C
process_data_flow_control_loop_pipe
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M
process_data_mux_288_9_16_1_1
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77
process_data_flow_control_loop_pipe
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b
process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb
process_data_flow_control_loop_pipe
process_data_flow_control_loop_pipe_sequential_init
process_data_mux_128_7_16_1_1
process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb
process_data_mux_8_3_16_1_1
process_data_mul_16s_11s_26_1_1
process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb
process_data_mul_18s_17ns_26_1_1
process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb
process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb
process_data_fifo_w16_d65536_A
process_data_fifo_w512_d64260_A
process_data_fifo_w512_d3937_A
process_data_fifo_w1024_d3625_A
process_data_fifo_w1024_d868_A
process_data_fifo_w1024_d720_A
process_data_fifo_w1024_d180_A
process_data_fifo_w512_d112_A
process_data_fifo_w512_d28_A
process_data_fifo_w128_d1_S
process_data_fifo_w48_d1_S
process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0
process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0
process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0
process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0
process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0
process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0
process_data_flow_control_loop_pipe_sequential_init
process_data_mul_32ns_34ns_65_1_1
process_data_urem_32ns_5ns_4_36_seq_1
process_data_mul_29ns_4ns_32_1_1
process_data_mul_9ns_14ns_22_1_1
process_data_planes_RAM_AUTO_1R1W
process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W
process_data_adc_vectors2_RAM_AUTO_1R1W
process_data_adc_words_RAM_AUTO_1R1W
process_data_ave_RAM_AUTO_1R1W
process_data_cc_prob_RAM_AUTO_1R1W
process_data_fifo_w15_d2_S
process_data_fifo_w48_d2_S
process_data_gmem0_m_axi
process_data_gmem1_m_axi
process_data_gmem4_m_axi
process_data_gmem5_m_axi
process_data_control_s_axi
process_data_Pipeline_frame_chan_loop
process_data_Pipeline_first_chan_loop_first_chan_frame_loop
process_data_Pipeline_VITIS_LOOP_169_1
process_data_Pipeline_4
process_data_Pipeline_VITIS_LOOP_408_1
process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4
zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth
zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain
zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth
zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s
conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s
conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s
dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s
dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare
dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s
dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s
dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s
softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
myproject
process_data_Pipeline_VITIS_LOOP_940_5
process_data
' expOnly='0'
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.compgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.13 seconds; current allocated memory: 2.845 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='process_data_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s
INFO-FLOW: No bind nodes found for module_name softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/brenton/kernel/processAPA/processapa/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb
process_data_flow_control_loop_pipe_sequential_init
process_data_mul_21ns_23ns_43_1_1
process_data_mux_50_6_14_1_1
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_mux_60_6_14_1_1
process_data_flow_control_loop_pipe_sequential_init
process_data_mac_muladd_9ns_13ns_8ns_22_4_1
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_flow_control_loop_pipe_sequential_init
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW
process_data_mux_9_4_16_1_1
process_data_mul_16s_16s_26_1_1
process_data_mux_16_4_16_1_1
process_data_mul_16s_9s_25_1_1
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA
process_data_frp_fifoout
process_data_frp_pipeline_valid
process_data_flow_control_loop_pipe
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr
process_data_mux_144_8_16_1_1
process_data_mul_16s_8s_24_1_1
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C
process_data_flow_control_loop_pipe
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M
process_data_mux_288_9_16_1_1
process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77
process_data_flow_control_loop_pipe
process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b
process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R
process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb
process_data_flow_control_loop_pipe
process_data_flow_control_loop_pipe_sequential_init
process_data_mux_128_7_16_1_1
process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb
process_data_mux_8_3_16_1_1
process_data_mul_16s_11s_26_1_1
process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb
process_data_mul_18s_17ns_26_1_1
process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb
process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb
process_data_fifo_w16_d65536_A
process_data_fifo_w512_d64260_A
process_data_fifo_w512_d3937_A
process_data_fifo_w1024_d3625_A
process_data_fifo_w1024_d868_A
process_data_fifo_w1024_d720_A
process_data_fifo_w1024_d180_A
process_data_fifo_w512_d112_A
process_data_fifo_w512_d28_A
process_data_fifo_w128_d1_S
process_data_fifo_w48_d1_S
process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0
process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0
process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb
process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0
process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0
process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0
process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0
process_data_flow_control_loop_pipe_sequential_init
process_data_mul_32ns_34ns_65_1_1
process_data_urem_32ns_5ns_4_36_seq_1
process_data_mul_29ns_4ns_32_1_1
process_data_mul_9ns_14ns_22_1_1
process_data_planes_RAM_AUTO_1R1W
process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W
process_data_adc_vectors2_RAM_AUTO_1R1W
process_data_adc_words_RAM_AUTO_1R1W
process_data_ave_RAM_AUTO_1R1W
process_data_cc_prob_RAM_AUTO_1R1W
process_data_fifo_w15_d2_S
process_data_fifo_w48_d2_S
process_data_gmem0_m_axi
process_data_gmem1_m_axi
process_data_gmem4_m_axi
process_data_gmem5_m_axi
process_data_control_s_axi
process_data_Pipeline_frame_chan_loop
process_data_Pipeline_first_chan_loop_first_chan_frame_loop
process_data_Pipeline_VITIS_LOOP_169_1
process_data_Pipeline_4
process_data_Pipeline_VITIS_LOOP_408_1
process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4
zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth
zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain
zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth
zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s
conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s
dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s
conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s
dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s
pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s
dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare
dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s
dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s
dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s
softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
myproject
process_data_Pipeline_VITIS_LOOP_940_5
process_data
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.compgen.dataonly.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.compgen.dataonly.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.compgen.dataonly.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_frame_chan_loop.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_first_chan_loop_first_chan_frame_loop.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_169_1.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_4.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_408_1.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data_Pipeline_VITIS_LOOP_940_5.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.constraint.tcl 
Execute       sc_get_clocks process_data 
Execute       source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE process_data LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE process_data LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 30 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE process_data LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} MODULE process_data LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 58 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} MODULE process_data LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST process_data MODULE2INSTS {process_data process_data process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493 process_data_Pipeline_first_chan_loop_first_chan_frame_loop grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500 process_data_Pipeline_frame_chan_loop grp_process_data_Pipeline_frame_chan_loop_fu_6605 process_data_Pipeline_VITIS_LOOP_169_1 grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909 process_data_Pipeline_4 grp_process_data_Pipeline_4_fu_6919 process_data_Pipeline_VITIS_LOOP_408_1 grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934 myproject grp_myproject_fu_7164 zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80 shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0 conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886 shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_fu_1021 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_1793 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718 shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1983 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_fu_3523 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0 conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718 shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_fu_1983 dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_fu_3523 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0 dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521 dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0 softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_fu_20 process_data_Pipeline_VITIS_LOOP_940_5 grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714} INST2MODULE {process_data process_data grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493 process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500 process_data_Pipeline_first_chan_loop_first_chan_frame_loop grp_process_data_Pipeline_frame_chan_loop_fu_6605 process_data_Pipeline_frame_chan_loop grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909 process_data_Pipeline_VITIS_LOOP_169_1 grp_process_data_Pipeline_4_fu_6919 process_data_Pipeline_4 grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934 process_data_Pipeline_VITIS_LOOP_408_1 grp_myproject_fu_7164 myproject zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0 zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36 zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95 shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0 conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_fu_1021 shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_1793 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0 conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1983 shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_fu_3523 dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0 conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_fu_1983 shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_fu_3523 dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619 dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0 softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_fu_20 softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714 process_data_Pipeline_VITIS_LOOP_940_5} INSTDATA {process_data {DEPTH 1 CHILDREN {grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493 grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500 grp_process_data_Pipeline_frame_chan_loop_fu_6605 grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909 grp_process_data_Pipeline_4_fu_6919 grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934 grp_myproject_fu_7164 grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714}} grp_process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4_fu_6493 {DEPTH 2 CHILDREN {}} grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6500 {DEPTH 2 CHILDREN {}} grp_process_data_Pipeline_frame_chan_loop_fu_6605 {DEPTH 2 CHILDREN {}} grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6909 {DEPTH 2 CHILDREN {}} grp_process_data_Pipeline_4_fu_6919 {DEPTH 2 CHILDREN {}} grp_process_data_Pipeline_VITIS_LOOP_408_1_fu_6934 {DEPTH 2 CHILDREN {}} grp_myproject_fu_7164 {DEPTH 2 CHILDREN {zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0 conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0 conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0 dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0}} zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_U0 {DEPTH 3 CHILDREN {grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22 grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28 grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36}} grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth_fu_22 {DEPTH 4 CHILDREN {}} grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain_fu_28 {DEPTH 4 CHILDREN {}} grp_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth_fu_36 {DEPTH 4 CHILDREN {}} conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0 {DEPTH 3 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80} grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80 {DEPTH 4 CHILDREN {call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95 grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123}} call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95 {DEPTH 5 CHILDREN {}} grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123 {DEPTH 5 CHILDREN {}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0 {DEPTH 3 CHILDREN {}} conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_U0 {DEPTH 3 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886} grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886 {DEPTH 4 CHILDREN {call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_fu_1021 grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_1793}} call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_fu_1021 {DEPTH 5 CHILDREN {}} grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_1793 {DEPTH 5 CHILDREN {}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 {DEPTH 3 CHILDREN {}} conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0 {DEPTH 3 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718} grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1718 {DEPTH 4 CHILDREN {call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1983 grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_fu_3523}} call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_fu_1983 {DEPTH 5 CHILDREN {}} grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_fu_3523 {DEPTH 5 CHILDREN {}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0 {DEPTH 3 CHILDREN {}} conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_U0 {DEPTH 3 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718} grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1718 {DEPTH 4 CHILDREN {call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_fu_1983 grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_fu_3523}} call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_fu_1983 {DEPTH 5 CHILDREN {}} grp_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_fu_3523 {DEPTH 5 CHILDREN {}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0 {DEPTH 3 CHILDREN {}} dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0 {DEPTH 3 CHILDREN {grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619 grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521}} grp_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare_fu_3619 {DEPTH 4 CHILDREN {}} grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_4521 {DEPTH 4 CHILDREN {}} dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0 {DEPTH 3 CHILDREN grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67} grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67 {DEPTH 4 CHILDREN {}} softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0 {DEPTH 3 CHILDREN grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_fu_20} grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_fu_20 {DEPTH 4 CHILDREN {}} grp_process_data_Pipeline_VITIS_LOOP_940_5_fu_12714 {DEPTH 2 CHILDREN {}}} MODULEDATA {process_data_Pipeline_frame_chan_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iChan_2_fu_2490_p2 SOURCE kernel.cpp:124 VARIABLE iChan_2 LOOP frame_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_2576_p2 SOURCE kernel.cpp:170 VARIABLE add_ln170 LOOP frame_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln102_fu_2532_p2 SOURCE ./WIB2Frame.hpp:102 VARIABLE sub_ln102 LOOP frame_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln106_fu_2724_p2 SOURCE ./WIB2Frame.hpp:106 VARIABLE sub_ln106 LOOP frame_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_2557_p2 SOURCE ./WIB2Frame.hpp:111 VARIABLE add_ln111 LOOP frame_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_50_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_51_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_52_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_53_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_54_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_55_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_56_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_57_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_58_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_59_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 10 URAM 0}} process_data_Pipeline_first_chan_loop_first_chan_frame_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln381_fu_871_p2 SOURCE kernel.cpp:381 VARIABLE add_ln381 LOOP first_chan_loop_first_chan_frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iChan_3_fu_883_p2 SOURCE kernel.cpp:381 VARIABLE iChan_3 LOOP first_chan_loop_first_chan_frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_1_fu_1091_p2 SOURCE kernel.cpp:389 VARIABLE sum_1 LOOP first_chan_loop_first_chan_frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_991_p2 SOURCE kernel.cpp:387 VARIABLE add_ln387 LOOP first_chan_loop_first_chan_frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_21ns_23ns_43_1_1_U173 SOURCE kernel.cpp:391 VARIABLE mul_ln391 LOOP first_chan_loop_first_chan_frame_loop BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} process_data_Pipeline_VITIS_LOOP_169_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_136_p2 SOURCE FDHDChannelMapSP.cxx:169 VARIABLE add_ln169 LOOP VITIS_LOOP_169_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_data_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_3_fu_248_p2 SOURCE FDHDChannelMapSP.cxx:202 VARIABLE add_ln202_3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_254_p2 SOURCE FDHDChannelMapSP.cxx:202 VARIABLE add_ln202_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_4_fu_280_p2 SOURCE FDHDChannelMapSP.cxx:202 VARIABLE add_ln202_4 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_311_p2 SOURCE FDHDChannelMapSP.cxx:201 VARIABLE add_ln201 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_336_p2 SOURCE FDHDChannelMapSP.cxx:203 VARIABLE add_ln203 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_2_fu_386_p2 SOURCE FDHDChannelMapSP.cxx:203 VARIABLE add_ln203_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_417_p2 SOURCE FDHDChannelMapSP.cxx:203 VARIABLE add_ln203_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_3_fu_442_p2 SOURCE FDHDChannelMapSP.cxx:203 VARIABLE add_ln203_3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_data_Pipeline_VITIS_LOOP_408_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_fu_2050_p2 SOURCE kernel.cpp:408 VARIABLE add_ln408 LOOP VITIS_LOOP_408_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_fu_2060_p2 SOURCE kernel.cpp:451 VARIABLE add_ln451 LOOP VITIS_LOOP_408_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln414_fu_2557_p2 SOURCE kernel.cpp:414 VARIABLE add_ln414 LOOP VITIS_LOOP_408_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME planes_d0 SOURCE kernel.cpp:414 VARIABLE sub_ln414 LOOP VITIS_LOOP_408_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln928_1_fu_109_p2 SOURCE kernel.cpp:928 VARIABLE add_ln928_1 LOOP VITIS_LOOP_928_3_VITIS_LOOP_930_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln928_fu_121_p2 SOURCE kernel.cpp:928 VARIABLE add_ln928 LOOP VITIS_LOOP_928_3_VITIS_LOOP_930_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_13ns_8ns_22_4_1_U357 SOURCE kernel.cpp:932 VARIABLE mul_ln932 LOOP VITIS_LOOP_928_3_VITIS_LOOP_930_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_13ns_8ns_22_4_1_U357 SOURCE kernel.cpp:932 VARIABLE add_ln932 LOOP VITIS_LOOP_928_3_VITIS_LOOP_930_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln930_fu_153_p2 SOURCE kernel.cpp:930 VARIABLE add_ln930 LOOP VITIS_LOOP_928_3_VITIS_LOOP_930_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_64_p2 SOURCE ./nnet_utils/nnet_padding_stream.h:51 VARIABLE add_ln51 LOOP PadTop_PadTopWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_75_p2 SOURCE ./nnet_utils/nnet_padding_stream.h:59 VARIABLE add_ln59 LOOP PadMain_CopyMain BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_64_p2 SOURCE ./nnet_utils/nnet_padding_stream.h:75 VARIABLE add_ln75 LOOP PadBottom_PadBottomWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_U SOURCE {} VARIABLE void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1_U SOURCE {} VARIABLE void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U379 SOURCE ./nnet_utils/nnet_dense_resource.h:138 VARIABLE mul_ln138 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_fu_4588_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:138 VARIABLE sub_ln138 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_4470_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:129 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_48_fu_4600_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:138 VARIABLE acc_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_25_1_1_U381 SOURCE ./nnet_utils/nnet_dense_resource.h:138 VARIABLE mul_ln138_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_1_fu_4702_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:138 VARIABLE sub_ln138_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_65_fu_4714_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:138 VARIABLE acc_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_1_fu_4736_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:147 VARIABLE in_index_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME outidx_U SOURCE {} VARIABLE outidx LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w3_U SOURCE {} VARIABLE w3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 1 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_386_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_403_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_433_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_450_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 1 URAM 0}} conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_136_p2 SOURCE ./nnet_utils/nnet_conv2d_stream.h:79 VARIABLE add_ln79 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 1 URAM 0}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_1402_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:241 VARIABLE add_ln241 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_385_fu_6661_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_385 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_388_fu_6679_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_388 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_391_fu_6691_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_391 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_392_fu_6697_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_392 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_395_fu_6715_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_395 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_fu_9203_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_255_fu_9233_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_255 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_400_fu_6739_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_400 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_403_fu_6757_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_403 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_406_fu_6769_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_406 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_407_fu_6775_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_407 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_410_fu_6793_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_410 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_256_fu_9280_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_256 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_257_fu_9310_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_257 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_415_fu_6817_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_415 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_418_fu_6835_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_418 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_421_fu_6847_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_421 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_422_fu_6853_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_422 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_425_fu_6871_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_425 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_258_fu_9357_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_258 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_259_fu_9387_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_259 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_430_fu_6895_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_430 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_433_fu_6913_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_433 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_436_fu_6925_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_436 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_437_fu_6931_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_437 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_440_fu_6949_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_440 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_260_fu_9434_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_260 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_261_fu_9464_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_261 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_445_fu_6973_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_445 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_448_fu_6991_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_448 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_451_fu_7003_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_451 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_452_fu_7009_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_452 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_455_fu_7027_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_455 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_262_fu_9511_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_262 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_263_fu_9541_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_263 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_460_fu_7051_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_460 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_463_fu_7069_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_463 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_466_fu_7081_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_466 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_467_fu_7087_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_467 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_470_fu_7105_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_470 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_264_fu_9588_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_264 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_265_fu_9618_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_265 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_475_fu_7129_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_475 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_478_fu_7147_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_478 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_481_fu_7159_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_481 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_482_fu_7165_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_482 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_485_fu_7183_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_485 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_266_fu_9665_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_266 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_267_fu_9695_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_267 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_490_fu_7207_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_490 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_493_fu_7225_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_493 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_496_fu_7237_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_496 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_497_fu_7243_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_497 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_500_fu_7261_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_500 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_268_fu_9742_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_268 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_269_fu_9772_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_269 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_505_fu_7285_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_505 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_508_fu_7303_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_508 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_511_fu_7315_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_511 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_512_fu_7321_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_512 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_515_fu_7339_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_515 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_270_fu_9819_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_270 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_271_fu_9849_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_271 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_520_fu_7363_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_520 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_523_fu_7381_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_523 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_526_fu_7393_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_526 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_527_fu_7399_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_527 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_530_fu_7417_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_530 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_272_fu_9896_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_272 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_273_fu_9926_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_273 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_535_fu_7441_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_535 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_538_fu_7459_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_538 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_541_fu_7471_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_541 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_542_fu_7477_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_542 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_545_fu_7495_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_545 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_274_fu_9973_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_274 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_275_fu_10003_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_275 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_550_fu_7519_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_550 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_553_fu_7537_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_553 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_556_fu_7549_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_556 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_557_fu_7555_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_557 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_560_fu_7573_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_560 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_276_fu_10050_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_276 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_277_fu_10080_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_277 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_565_fu_7597_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_565 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_568_fu_7615_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_568 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_571_fu_7627_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_571 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_572_fu_7633_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_572 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_575_fu_7651_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_575 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_278_fu_10127_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_278 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_279_fu_10157_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_279 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_580_fu_7675_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_580 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_583_fu_7693_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_583 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_586_fu_7705_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_586 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_587_fu_7711_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_587 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_590_fu_7729_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_590 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_280_fu_10204_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_280 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_281_fu_10234_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_281 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_595_fu_7753_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_595 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_598_fu_7771_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_598 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_601_fu_7783_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_601 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_602_fu_7789_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_602 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_605_fu_7807_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_605 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_282_fu_10281_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_282 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_283_fu_10311_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_283 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_610_fu_7831_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_610 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_613_fu_7849_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_613 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_616_fu_7861_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_616 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_617_fu_7867_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_617 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_620_fu_7885_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_620 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_284_fu_10358_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_284 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_285_fu_10388_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_285 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_625_fu_7909_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_625 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_628_fu_7927_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_628 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_631_fu_7939_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_631 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_632_fu_7945_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_632 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_635_fu_7963_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_635 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_286_fu_10435_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_286 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_287_fu_10465_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_287 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_640_fu_7987_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_640 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_643_fu_8005_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_643 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_646_fu_8017_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_646 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_647_fu_8023_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_647 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_650_fu_8041_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_650 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_288_fu_10512_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_288 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_289_fu_10542_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_289 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_655_fu_8065_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_655 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_658_fu_8083_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_658 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_661_fu_8095_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_661 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_662_fu_8101_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_662 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_665_fu_8119_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_665 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_290_fu_10589_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_290 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_291_fu_10619_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_291 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_670_fu_8143_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_670 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_673_fu_8161_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_673 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_676_fu_8173_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_676 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_677_fu_8179_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_677 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_680_fu_8197_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_680 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_292_fu_10666_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_292 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_293_fu_10696_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_293 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_685_fu_8221_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_685 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_688_fu_8239_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_688 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_691_fu_8251_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_691 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_692_fu_8257_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_692 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_695_fu_8275_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_695 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_294_fu_10743_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_294 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_295_fu_10773_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_295 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_700_fu_8299_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_700 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_703_fu_8317_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_703 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_706_fu_8329_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_706 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_707_fu_8335_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_707 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_710_fu_8353_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_710 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_296_fu_10820_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_296 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_297_fu_10850_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_297 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_715_fu_8377_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_715 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_718_fu_8395_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_718 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_721_fu_8407_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_721 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_722_fu_8413_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_722 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_725_fu_8431_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_725 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_298_fu_10897_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_298 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_299_fu_10927_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_299 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_730_fu_8455_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_730 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_733_fu_8473_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_733 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_736_fu_8485_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_736 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_737_fu_8491_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_737 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_740_fu_8509_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_740 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_300_fu_10974_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_300 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_301_fu_11004_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_301 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_745_fu_8533_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_745 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_748_fu_8551_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_748 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_751_fu_8563_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_751 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_752_fu_8569_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_752 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_755_fu_8587_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_755 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_302_fu_11051_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_302 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_303_fu_11081_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_303 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_760_fu_8611_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_760 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_763_fu_8629_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_763 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_766_fu_8641_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_766 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_767_fu_8647_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_767 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_770_fu_8665_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_770 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_304_fu_11128_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_304 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_305_fu_11158_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_305 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_775_fu_8689_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_775 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_778_fu_8707_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_778 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_781_fu_8719_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_781 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_782_fu_8725_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_782 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_785_fu_8743_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_785 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_306_fu_11205_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_306 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_307_fu_11235_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_307 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_790_fu_8767_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_790 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_793_fu_8785_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_793 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_796_fu_8797_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_796 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_797_fu_8803_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_797 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_800_fu_8821_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_800 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_308_fu_11282_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_308 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_309_fu_11312_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_309 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_805_fu_8845_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_805 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_808_fu_8863_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_808 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_811_fu_8875_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_811 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_812_fu_8881_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_812 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_815_fu_8899_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_815 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_310_fu_11359_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_310 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_311_fu_11389_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_311 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_820_fu_8923_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_820 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_823_fu_8941_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_823 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_826_fu_8953_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_826 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_827_fu_8959_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_827 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_830_fu_8977_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_830 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_312_fu_11436_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_312 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_313_fu_11466_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_313 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_835_fu_9001_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_835 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_838_fu_9019_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_838 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_841_fu_9031_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_841 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_842_fu_9037_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_842 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_845_fu_9055_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_845 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_314_fu_11513_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_314 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_315_fu_11543_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_315 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_850_fu_9079_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_850 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_853_fu_9097_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_853 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_856_fu_9109_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_856 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_857_fu_9115_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_857 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_860_fu_9133_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_860 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_316_fu_11590_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_316 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_317_fu_11620_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_317 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_1438_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:212 VARIABLE add_ln212 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_1464_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:227 VARIABLE add_ln227 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_1492_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:216 VARIABLE add_ln216 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_9169_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:222 VARIABLE add_ln222 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_225_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_257_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_289_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_226_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_258_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_290_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_237_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_269_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_301_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_248_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_280_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_312_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_251_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_283_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_315_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_252_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_284_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_316_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_253_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_285_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_317_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_254_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_286_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_318_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_255_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_287_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_319_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_256_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_288_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_320_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_227_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_259_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_291_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_228_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_260_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_292_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_229_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_261_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_293_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_230_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_262_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_294_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_231_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_263_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_295_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_232_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_264_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_296_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_233_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_265_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_297_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_234_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_266_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_298_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_235_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_267_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_299_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_236_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_268_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_300_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_238_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_270_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_302_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_239_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_271_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_303_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_240_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_272_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_304_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_241_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_273_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_305_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_242_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_274_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_306_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_243_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_275_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_307_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_244_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_276_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_308_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_245_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_277_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_309_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_246_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_278_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_310_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_247_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_279_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_311_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_249_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_281_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_313_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_250_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_282_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_314_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_319_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_351_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_320_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_352_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_331_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_363_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_342_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_374_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_345_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_377_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_346_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_378_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_347_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_379_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_348_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_380_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_349_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_381_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_350_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_382_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_321_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_353_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_322_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_354_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_323_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_355_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_324_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_356_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_325_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_357_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_326_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_358_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_327_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_359_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_328_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_360_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_329_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_361_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_330_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_362_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_332_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_364_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_333_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_365_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_334_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_366_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_335_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_367_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_336_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_368_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_337_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_369_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_338_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_370_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_339_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_371_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_340_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_372_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_341_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_373_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_343_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_375_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_344_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_376_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U728 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U730 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_185 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U731 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_186 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U732 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_187 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U733 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_188 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U734 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_189 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U735 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_190 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U736 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_191 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U737 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_192 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U738 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_193 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U739 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_194 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U740 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_195 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U741 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_196 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U742 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_197 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U743 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_198 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U744 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_199 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U745 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_200 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U746 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_201 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U747 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_202 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U748 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_203 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U749 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_204 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U750 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_205 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U751 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_206 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U752 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_207 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U753 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_208 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U754 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_209 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U755 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_210 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U756 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_211 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U757 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_212 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U758 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_213 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U759 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_214 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U760 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_215 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U761 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_216 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U762 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_217 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U763 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_218 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U764 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_219 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U765 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_220 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U766 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_221 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U767 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_222 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U768 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_223 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U769 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_224 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U770 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_225 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U771 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_226 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U772 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_227 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U773 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_228 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U774 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_229 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U775 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_230 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U776 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_231 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U777 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_232 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U778 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_233 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U779 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_234 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U780 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_235 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U781 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_236 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U782 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_237 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U783 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_238 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U784 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_239 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U785 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_240 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U786 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_241 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U787 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_242 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U788 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_243 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U789 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_244 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U790 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_245 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U791 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_246 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U792 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_247 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U793 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_248 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U794 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_249 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U795 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_250 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U796 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_251 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U797 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_252 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U798 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_253 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U799 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_254 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U800 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_255 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U801 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_256 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U802 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_257 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U803 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_258 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U804 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_259 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U805 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_260 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U806 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_261 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U807 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_262 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U808 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_263 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U809 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_264 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U810 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_265 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U811 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_266 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U812 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_267 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U813 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_268 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U814 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_269 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U815 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_270 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U816 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_271 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U817 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_272 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U818 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_273 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U819 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_274 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U820 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_275 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U821 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_276 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U822 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_277 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U823 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_278 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U824 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_279 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U825 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_280 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U826 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_281 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U827 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_282 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U828 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_283 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U829 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_284 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U830 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_285 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U831 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_286 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U832 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_287 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U833 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_288 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U834 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_289 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U835 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_290 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U836 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_291 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U837 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_292 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U838 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_293 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U839 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_294 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U840 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_295 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U841 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_296 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U842 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_297 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U843 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_298 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U844 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_299 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U845 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_300 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U846 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_301 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U847 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_302 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U848 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_303 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U849 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_304 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U850 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_305 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U851 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_306 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U852 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_307 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U853 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_308 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U854 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_309 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U855 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_310 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U856 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_311 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_10787_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w6_U SOURCE {} VARIABLE w6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 128 BRAM 57 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_2836_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_2853_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_2883_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_2900_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 128 BRAM 57 URAM 0}} conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_1652_p2 SOURCE ./nnet_utils/nnet_conv2d_stream.h:79 VARIABLE add_ln79 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 128 BRAM 57 URAM 0}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_884_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:241 VARIABLE add_ln241 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_3_fu_3583_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_3 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_fu_3607_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_1_fu_3637_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_1 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_6_fu_3665_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_6 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_2_fu_3689_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_2 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_3_fu_3719_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_3 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_9_fu_3747_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_9 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_4_fu_3771_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_4 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_5_fu_3801_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_5 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_12_fu_3829_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_12 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_6_fu_3853_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_6 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_7_fu_3883_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_7 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_15_fu_3911_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_15 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_8_fu_3935_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_8 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_9_fu_3965_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_9 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_18_fu_3993_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_18 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_10_fu_4017_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_10 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_11_fu_4047_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_11 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_21_fu_4075_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_21 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_12_fu_4099_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_12 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_13_fu_4129_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_13 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_24_fu_4157_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_14_fu_4181_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_14 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_15_fu_4211_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_15 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_27_fu_4239_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_27 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_16_fu_4263_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_16 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_17_fu_4293_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_17 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_30_fu_4321_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_30 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_18_fu_4345_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_18 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_19_fu_4375_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_19 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_33_fu_4403_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_33 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_20_fu_4427_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_20 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_21_fu_4457_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_21 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_36_fu_4485_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_36 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_22_fu_4509_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_22 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_23_fu_4539_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_23 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_39_fu_4567_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_39 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_24_fu_4591_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_25_fu_4621_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_25 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_42_fu_4649_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_42 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_26_fu_4673_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_26 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_27_fu_4703_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_27 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_45_fu_4731_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_45 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_28_fu_4755_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_28 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_29_fu_4785_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_29 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_48_fu_4813_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_48 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_30_fu_4837_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_30 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_31_fu_4867_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_31 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_51_fu_4895_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_32_fu_4919_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_32 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_33_fu_4949_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_33 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_54_fu_4977_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_54 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_34_fu_5001_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_34 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_35_fu_5031_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_35 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_57_fu_5059_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_57 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_36_fu_5083_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_36 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_37_fu_5113_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_37 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_60_fu_5141_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_60 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_38_fu_5165_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_38 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_39_fu_5195_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_39 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_63_fu_5223_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_63 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_40_fu_5247_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_40 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_41_fu_5277_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_41 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_66_fu_5305_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_66 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_42_fu_5329_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_42 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_43_fu_5359_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_43 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_69_fu_5387_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_69 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_44_fu_5411_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_44 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_45_fu_5441_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_45 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_72_fu_5469_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_72 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_46_fu_5493_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_46 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_47_fu_5523_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_47 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_75_fu_5551_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_75 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_48_fu_5575_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_48 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_49_fu_5605_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_49 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_78_fu_5633_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_78 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_50_fu_5657_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_50 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_51_fu_5687_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_81_fu_5715_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_81 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_52_fu_5739_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_52 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_53_fu_5769_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_53 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_84_fu_5797_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_84 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_54_fu_5821_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_54 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_55_fu_5851_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_55 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_87_fu_5879_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_87 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_56_fu_5903_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_56 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_57_fu_5933_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_57 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_90_fu_5961_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_90 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_58_fu_5985_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_58 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_59_fu_6015_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_59 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_93_fu_6043_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_93 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_60_fu_6067_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_60 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_61_fu_6097_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_61 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_96_fu_6125_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_96 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_62_fu_6149_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_62 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_63_fu_6179_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_63 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_99_fu_6207_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_99 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_64_fu_6231_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_64 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_65_fu_6261_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_65 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_102_fu_6289_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_102 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_66_fu_6313_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_66 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_67_fu_6343_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_67 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_105_fu_6371_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_105 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_68_fu_6395_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_68 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_69_fu_6425_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_69 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_108_fu_6453_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_108 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_70_fu_6477_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_70 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_71_fu_6507_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_71 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_111_fu_6535_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_111 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_72_fu_6559_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_72 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_73_fu_6589_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_73 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_114_fu_6617_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_114 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_74_fu_6641_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_74 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_75_fu_6671_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_75 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_117_fu_6699_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_117 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_76_fu_6723_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_76 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_77_fu_6753_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_77 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_120_fu_6781_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_120 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_78_fu_6805_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_78 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_79_fu_6835_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_79 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_123_fu_6863_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_123 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_80_fu_6887_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_80 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_81_fu_6917_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_81 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_126_fu_6945_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_126 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_82_fu_6969_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_82 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_83_fu_6999_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_83 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_129_fu_7027_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_129 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_84_fu_7051_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_84 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_85_fu_7081_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_85 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_132_fu_7109_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_132 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_86_fu_7133_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_86 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_87_fu_7163_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_87 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_135_fu_7191_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_135 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_88_fu_7215_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_88 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_89_fu_7245_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_89 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_138_fu_7273_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_138 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_90_fu_7297_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_90 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_91_fu_7327_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_91 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_141_fu_7355_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_141 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_92_fu_7379_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_92 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_93_fu_7409_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_93 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_144_fu_7437_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_144 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_94_fu_7461_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_94 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_95_fu_7491_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_95 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_147_fu_7519_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_147 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_96_fu_7543_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_96 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_97_fu_7573_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_97 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_150_fu_7601_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_150 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_98_fu_7625_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_98 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_99_fu_7655_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_99 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_153_fu_7683_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_153 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_100_fu_7707_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_100 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_101_fu_7737_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_101 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_156_fu_7765_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_156 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_102_fu_7789_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_102 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_103_fu_7819_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_103 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_159_fu_7847_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_159 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_104_fu_7871_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_104 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_105_fu_7901_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_105 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_162_fu_7929_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_162 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_106_fu_7953_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_106 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_107_fu_7983_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_107 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_165_fu_8011_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_165 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_108_fu_8035_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_108 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_109_fu_8065_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_109 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_168_fu_8093_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_168 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_110_fu_8117_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_110 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_111_fu_8147_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_111 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_171_fu_8175_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_171 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_112_fu_8199_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_112 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_113_fu_8229_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_113 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_174_fu_8257_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_174 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_114_fu_8281_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_114 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_115_fu_8311_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_115 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_177_fu_8339_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_177 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_116_fu_8363_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_116 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_117_fu_8393_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_117 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_180_fu_8421_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_180 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_118_fu_8445_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_118 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_119_fu_8475_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_119 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_183_fu_8503_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_183 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_120_fu_8527_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_120 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_121_fu_8557_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_121 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_186_fu_8585_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_186 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_122_fu_8609_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_122 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_123_fu_8639_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_123 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_189_fu_8667_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_189 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_124_fu_8691_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_124 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_125_fu_8721_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_125 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_192_fu_8749_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_192 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_126_fu_8773_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_126 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_127_fu_8803_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_127 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_920_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:212 VARIABLE add_ln212 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_946_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:227 VARIABLE add_ln227 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_974_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:216 VARIABLE add_ln216 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_8843_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:222 VARIABLE add_ln222 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_9_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_8_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_7_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_6_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_5_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_4_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_3_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_2_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_1_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_343_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_344_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_345_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_346_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_347_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_348_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_349_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_350_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_99_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_98_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_97_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_96_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_95_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_94_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_93_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_92_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_91_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_90_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_89_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_88_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_87_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_86_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_85_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_84_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_83_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_82_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_81_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_80_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_79_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_78_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_77_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_76_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_75_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_74_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_73_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_72_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_71_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_70_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_69_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_68_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_67_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_66_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_65_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_64_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_63_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_62_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_61_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_60_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_59_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_58_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_57_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_56_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_55_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_54_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_511_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_63_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_512_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_62_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_523_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_51_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_534_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_40_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_93_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_29_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_82_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_18_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_71_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_7_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_66_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_2_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_65_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_1_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_64_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_513_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_61_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_514_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_60_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_515_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_59_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_516_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_58_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_517_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_57_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_518_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_56_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_519_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_55_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_520_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_54_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_521_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_53_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_522_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_52_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_524_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_50_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_525_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_49_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_526_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_48_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_527_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_47_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_528_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_46_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_529_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_45_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_530_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_44_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_531_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_43_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_532_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_42_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_533_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_41_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_535_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_39_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_536_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_38_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_537_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_37_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_538_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_36_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_99_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_35_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_98_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_34_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_97_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_33_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_96_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_32_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_95_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_31_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_94_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_30_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_92_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_28_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_91_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_27_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_90_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_26_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_89_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_25_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_88_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_24_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_87_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_23_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_86_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_22_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_85_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_21_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_84_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_20_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_83_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_19_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_81_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_17_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_80_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_16_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_79_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_15_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_78_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_14_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_77_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_13_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_76_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_12_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_75_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_11_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_74_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_10_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_73_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_9_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_72_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_8_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_70_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_6_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_69_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_5_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_68_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_4_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_67_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_3_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1828 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1830 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1831 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1832 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1833 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1834 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1835 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1836 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1837 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1838 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1839 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1840 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1841 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1842 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1843 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1844 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1845 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1846 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1847 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1848 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1849 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1850 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1851 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1852 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1853 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1854 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1855 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1856 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1857 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1858 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1859 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1860 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1861 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1862 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1863 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1864 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1865 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1866 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1867 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1868 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1869 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1870 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1871 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1872 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1873 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1874 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1875 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1876 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1877 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1878 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1879 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1880 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1881 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1882 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1883 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1884 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1885 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1886 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1887 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1888 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1889 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1890 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1891 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1892 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1893 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1894 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1895 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1896 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1897 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1898 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1899 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1900 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1901 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1902 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1903 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1904 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1905 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1906 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1907 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1908 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1909 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1910 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1911 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1912 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1913 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1914 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1915 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1916 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1917 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1918 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1919 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1920 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1921 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1922 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1923 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1924 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1925 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1926 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1927 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1928 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1929 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1930 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1931 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_159 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1932 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1933 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_161 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1934 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1935 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1936 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_164 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1937 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_165 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1938 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1939 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_167 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1940 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1941 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1942 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_170 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1943 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1944 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1945 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_173 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1946 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_174 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1947 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_175 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1948 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_176 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1949 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_177 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1950 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_178 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1951 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_179 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1952 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_180 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1953 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_181 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1954 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_182 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1955 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_183 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U1956 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_184 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_19991_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w9_U SOURCE {} VARIABLE w9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 128 BRAM 57 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_5142_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_5159_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_5189_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_5206_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 128 BRAM 57 URAM 0}} conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_3220_p2 SOURCE ./nnet_utils/nnet_conv2d_stream.h:79 VARIABLE add_ln79 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 128 BRAM 57 URAM 0}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_884_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:241 VARIABLE add_ln241 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_194_fu_3583_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_194 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_fu_3607_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_128_fu_3637_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_128 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_197_fu_3665_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_197 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_129_fu_3689_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_129 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_130_fu_3719_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_130 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_200_fu_3747_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_200 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_131_fu_3771_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_131 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_132_fu_3801_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_132 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_203_fu_3829_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_203 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_133_fu_3853_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_133 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_134_fu_3883_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_134 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_206_fu_3911_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_206 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_135_fu_3935_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_135 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_136_fu_3965_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_136 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_209_fu_3993_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_209 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_137_fu_4017_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_137 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_138_fu_4047_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_138 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_212_fu_4075_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_212 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_139_fu_4099_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_139 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_140_fu_4129_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_140 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_215_fu_4157_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_215 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_141_fu_4181_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_141 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_142_fu_4211_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_142 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_218_fu_4239_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_218 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_143_fu_4263_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_143 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_144_fu_4293_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_144 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_221_fu_4321_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_221 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_145_fu_4345_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_145 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_146_fu_4375_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_146 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_224_fu_4403_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_224 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_147_fu_4427_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_147 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_148_fu_4457_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_148 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_227_fu_4485_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_227 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_149_fu_4509_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_149 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_150_fu_4539_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_150 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_230_fu_4567_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_230 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_151_fu_4591_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_151 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_152_fu_4621_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_152 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_233_fu_4649_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_233 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_153_fu_4673_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_153 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_154_fu_4703_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_154 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_236_fu_4731_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_236 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_155_fu_4755_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_155 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_156_fu_4785_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_156 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_239_fu_4813_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_239 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_157_fu_4837_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_157 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_158_fu_4867_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_158 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_242_fu_4895_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_242 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_159_fu_4919_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_159 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_160_fu_4949_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_160 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_245_fu_4977_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_245 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_161_fu_5001_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_161 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_162_fu_5031_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_162 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_248_fu_5059_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_248 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_163_fu_5083_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_163 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_164_fu_5113_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_164 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_251_fu_5141_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_251 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_165_fu_5165_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_165 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_166_fu_5195_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_166 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_254_fu_5223_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_254 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_167_fu_5247_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_167 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_168_fu_5277_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_168 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_257_fu_5305_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_257 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_169_fu_5329_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_169 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_170_fu_5359_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_170 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_260_fu_5387_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_260 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_171_fu_5411_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_171 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_172_fu_5441_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_172 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_263_fu_5469_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_263 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_173_fu_5493_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_173 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_174_fu_5523_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_174 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_266_fu_5551_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_266 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_175_fu_5575_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_175 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_176_fu_5605_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_176 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_269_fu_5633_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_269 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_177_fu_5657_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_177 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_178_fu_5687_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_178 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_272_fu_5715_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_272 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_179_fu_5739_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_179 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_180_fu_5769_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_180 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_275_fu_5797_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_275 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_181_fu_5821_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_181 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_182_fu_5851_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_182 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_278_fu_5879_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_278 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_183_fu_5903_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_183 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_184_fu_5933_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_184 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_281_fu_5961_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_281 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_185_fu_5985_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_185 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_186_fu_6015_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_186 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_284_fu_6043_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_284 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_187_fu_6067_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_187 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_188_fu_6097_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_188 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_287_fu_6125_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_287 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_189_fu_6149_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_189 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_190_fu_6179_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_190 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_290_fu_6207_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_290 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_191_fu_6231_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_191 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_192_fu_6261_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_192 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_293_fu_6289_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_293 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_193_fu_6313_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_193 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_194_fu_6343_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_194 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_296_fu_6371_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_296 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_195_fu_6395_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_195 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_196_fu_6425_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_196 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_299_fu_6453_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_299 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_197_fu_6477_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_197 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_198_fu_6507_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_198 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_302_fu_6535_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_302 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_199_fu_6559_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_199 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_200_fu_6589_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_200 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_305_fu_6617_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_305 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_201_fu_6641_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_201 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_202_fu_6671_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_202 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_308_fu_6699_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_308 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_203_fu_6723_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_203 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_204_fu_6753_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_204 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_311_fu_6781_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_311 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_205_fu_6805_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_205 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_206_fu_6835_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_206 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_314_fu_6863_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_314 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_207_fu_6887_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_207 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_208_fu_6917_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_208 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_317_fu_6945_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_317 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_209_fu_6969_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_209 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_210_fu_6999_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_210 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_320_fu_7027_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_320 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_211_fu_7051_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_211 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_212_fu_7081_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_212 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_323_fu_7109_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_323 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_213_fu_7133_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_213 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_214_fu_7163_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_214 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_326_fu_7191_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_326 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_215_fu_7215_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_215 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_216_fu_7245_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_216 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_329_fu_7273_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_329 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_217_fu_7297_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_217 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_218_fu_7327_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_218 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_332_fu_7355_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_332 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_219_fu_7379_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_219 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_220_fu_7409_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_220 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_335_fu_7437_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_335 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_221_fu_7461_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_221 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_222_fu_7491_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_222 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_338_fu_7519_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_338 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_223_fu_7543_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_223 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_224_fu_7573_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_224 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_341_fu_7601_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_341 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_225_fu_7625_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_225 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_226_fu_7655_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_226 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_344_fu_7683_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_344 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_227_fu_7707_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_227 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_228_fu_7737_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_228 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_347_fu_7765_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_347 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_229_fu_7789_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_229 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_230_fu_7819_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_230 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_350_fu_7847_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_350 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_231_fu_7871_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_231 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_232_fu_7901_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_232 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_353_fu_7929_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_353 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_233_fu_7953_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_233 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_234_fu_7983_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_234 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_356_fu_8011_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_356 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_235_fu_8035_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_235 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_236_fu_8065_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_236 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_359_fu_8093_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_359 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_237_fu_8117_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_237 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_238_fu_8147_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_238 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_362_fu_8175_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_362 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_239_fu_8199_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_239 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_240_fu_8229_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_240 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_365_fu_8257_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_365 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_241_fu_8281_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_241 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_242_fu_8311_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_242 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_368_fu_8339_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_368 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_243_fu_8363_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_243 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_244_fu_8393_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_244 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_371_fu_8421_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_371 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_245_fu_8445_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_245 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_246_fu_8475_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_246 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_374_fu_8503_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_374 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_247_fu_8527_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_247 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_248_fu_8557_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_248 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_377_fu_8585_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_377 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_249_fu_8609_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_249 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_250_fu_8639_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_250 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_380_fu_8667_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_380 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_251_fu_8691_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_251 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_252_fu_8721_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_252 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_383_fu_8749_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_383 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_253_fu_8773_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_253 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_254_fu_8803_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_254 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_920_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:212 VARIABLE add_ln212 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_946_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:227 VARIABLE add_ln227 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_974_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:216 VARIABLE add_ln216 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_8843_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:222 VARIABLE add_ln222 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_19_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_18_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_17_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_16_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_15_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_14_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_13_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_12_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_11_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_10_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_64u_0_line_buffer_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_53_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_52_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_51_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_50_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_49_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_48_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_47_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_46_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_45_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_44_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_43_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_42_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_41_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_40_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_39_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_38_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_37_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_36_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_35_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_34_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_33_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_32_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_31_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_30_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_29_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_28_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_27_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_26_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_25_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_24_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_23_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_22_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_21_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_20_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_19_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_18_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_17_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_16_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_15_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_14_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_13_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_12_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_11_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_10_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_9_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_8_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_7_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_6_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_5_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_4_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_3_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_2_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_1_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_s_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_383_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_447_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_384_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_448_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_395_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_459_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_406_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_470_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_417_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_481_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_428_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_492_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_439_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_503_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_444_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_508_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_445_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_509_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_446_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_510_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_385_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_449_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_386_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_450_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_387_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_451_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_388_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_452_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_389_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_453_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_390_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_454_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_391_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_455_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_392_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_456_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_393_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_457_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_394_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_458_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_396_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_460_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_397_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_461_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_398_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_462_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_399_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_463_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_400_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_464_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_401_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_465_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_402_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_466_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_403_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_467_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_404_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_468_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_405_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_469_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_407_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_471_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_408_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_472_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_409_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_473_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_410_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_474_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_411_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_475_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_412_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_476_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_413_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_477_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_414_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_478_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_415_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_479_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_416_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_480_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_418_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_482_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_419_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_483_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_420_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_484_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_421_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_485_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_422_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_486_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_423_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_487_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_424_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_488_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_425_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_489_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_426_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_490_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_427_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_491_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_429_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_493_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_430_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_494_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_431_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_495_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_432_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_496_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_433_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_497_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_434_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_498_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_435_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_499_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_436_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_500_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_437_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_501_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_438_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_502_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_440_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_504_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_441_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_505_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_442_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_506_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_443_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_507_U SOURCE {} VARIABLE p_ZZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mo_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3247 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3249 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_312 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3250 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_313 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3251 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_314 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3252 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_315 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3253 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_316 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3254 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_317 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3255 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_318 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3256 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_319 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3257 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_320 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3258 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_321 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3259 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_322 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3260 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_323 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3261 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_324 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3262 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_325 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3263 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_326 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3264 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_327 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3265 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_328 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3266 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_329 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3267 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_330 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3268 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_331 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3269 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_332 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3270 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_333 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3271 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_334 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3272 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_335 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3273 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_336 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3274 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_337 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3275 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_338 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3276 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_339 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3277 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_340 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3278 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_341 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3279 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_342 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3280 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_343 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3281 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_344 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3282 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_345 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3283 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_346 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3284 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_347 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3285 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_348 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3286 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_349 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3287 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_350 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3288 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_351 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3289 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_352 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3290 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_353 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3291 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_354 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3292 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_355 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3293 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_356 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3294 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_357 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3295 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_358 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3296 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_359 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3297 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_360 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3298 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_361 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3299 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_362 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3300 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_363 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3301 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_364 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3302 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_365 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3303 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_366 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3304 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_367 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3305 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_368 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3306 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_369 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3307 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_370 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3308 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_371 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3309 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_372 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3310 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_373 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U3311 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_374 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_19273_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w12_U SOURCE {} VARIABLE w12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 64 BRAM 29 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_4950_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_4967_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_4997_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_5014_p2 SOURCE ./nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 29 URAM 0}} conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_3220_p2 SOURCE ./nnet_utils/nnet_conv2d_stream.h:79 VARIABLE add_ln79 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 29 URAM 0}} pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_500_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:241 VARIABLE add_ln241 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_864_fu_1919_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_864 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_fu_1943_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_318_fu_1973_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_318 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_867_fu_2001_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_867 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_319_fu_2025_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_319 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_320_fu_2055_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_320 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_870_fu_2083_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_870 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_321_fu_2107_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_321 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_322_fu_2137_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_322 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_873_fu_2165_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_873 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_323_fu_2189_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_323 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_324_fu_2219_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_324 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_876_fu_2247_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_876 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_325_fu_2271_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_325 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_326_fu_2301_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_326 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_879_fu_2329_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_879 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_327_fu_2353_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_327 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_328_fu_2383_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_328 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_882_fu_2411_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_882 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_329_fu_2435_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_329 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_330_fu_2465_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_330 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_885_fu_2493_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_885 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_331_fu_2517_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_331 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_332_fu_2547_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_332 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_888_fu_2575_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_888 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_333_fu_2599_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_333 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_334_fu_2629_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_334 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_891_fu_2657_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_891 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_335_fu_2681_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_335 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_336_fu_2711_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_336 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_894_fu_2739_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_894 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_337_fu_2763_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_337 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_338_fu_2793_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_338 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_897_fu_2821_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_897 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_339_fu_2845_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_339 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_340_fu_2875_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_340 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_900_fu_2903_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_900 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_341_fu_2927_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_341 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_342_fu_2957_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_342 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_903_fu_2985_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_903 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_343_fu_3009_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_343 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_344_fu_3039_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_344 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_906_fu_3067_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_906 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_345_fu_3091_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_345 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_346_fu_3121_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_346 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_909_fu_3149_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_909 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_347_fu_3173_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_347 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_348_fu_3203_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_348 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_912_fu_3231_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_912 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_349_fu_3255_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_349 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_350_fu_3285_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_350 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_915_fu_3313_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_915 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_351_fu_3337_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_351 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_352_fu_3367_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_352 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_918_fu_3395_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_918 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_353_fu_3419_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_353 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_354_fu_3449_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_354 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_921_fu_3477_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_921 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_355_fu_3501_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_355 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_356_fu_3531_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_356 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_924_fu_3559_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_924 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_357_fu_3583_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_357 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_358_fu_3613_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_358 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_927_fu_3641_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_927 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_359_fu_3665_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_359 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_360_fu_3695_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_360 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_930_fu_3723_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_930 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_361_fu_3747_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_361 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_362_fu_3777_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_362 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_933_fu_3805_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_933 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_363_fu_3829_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_363 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_364_fu_3859_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_364 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_936_fu_3887_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_936 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_365_fu_3911_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_365 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_366_fu_3941_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_366 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_939_fu_3969_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_939 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_367_fu_3993_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_367 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_368_fu_4023_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_368 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_942_fu_4051_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_942 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_369_fu_4075_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_369 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_370_fu_4105_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_370 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_945_fu_4133_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_945 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_371_fu_4157_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_371 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_372_fu_4187_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_372 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_948_fu_4215_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_948 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_373_fu_4239_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_373 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_374_fu_4269_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_374 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_951_fu_4297_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_951 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_375_fu_4321_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_375 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_376_fu_4351_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_376 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_954_fu_4379_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_954 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_377_fu_4403_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_377 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_378_fu_4433_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_378 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_957_fu_4461_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_957 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_379_fu_4485_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_379 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_380_fu_4515_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:25 VARIABLE sub_ln25_380 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_536_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:212 VARIABLE add_ln212 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_562_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:227 VARIABLE add_ln227 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_590_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:216 VARIABLE add_ln216 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_4555_p2 SOURCE ./nnet_utils/nnet_pooling_stream.h:222 VARIABLE add_ln222 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U SOURCE {} VARIABLE void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_32u_0_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_321_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_322_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_323_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_324_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_325_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_326_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_327_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_328_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_329_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_330_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_331_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_332_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_333_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_334_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_335_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_336_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_337_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_338_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_339_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_340_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_341_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_342_U SOURCE {} VARIABLE p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_Pipeline_DataPrepare {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_11884_p2 SOURCE ./nnet_utils/nnet_dense_stream.h:36 VARIABLE add_ln36 LOOP DataPrepare BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4857 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4859 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4861 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4863 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4865 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4867 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4869 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_33019_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4870 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4871 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4872 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4873 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4874 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4875 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4876 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_12_fu_33271_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4877 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4878 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4879 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4880 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4881 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4882 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4883 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_19_fu_33523_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4884 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4885 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4886 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4887 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4888 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4889 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4890 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_26_fu_33775_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4891 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4892 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4893 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4894 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4895 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4896 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4897 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_33_fu_34027_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4898 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4899 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4900 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4901 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4902 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4903 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4904 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_40_fu_34279_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4905 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4906 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4907 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4908 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4909 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4910 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4911 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_47_fu_34531_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4912 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4913 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4914 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4915 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4916 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4917 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U4918 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_54_fu_34787_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_30919_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w16_U SOURCE {} VARIABLE w16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 25 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 56 BRAM 25 URAM 0}} dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U5820 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_493_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U5821 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_529_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U5822 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE mul_ln55_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_565_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:55 VARIABLE add_ln55_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_431_p2 SOURCE ./nnet_utils/nnet_dense_resource.h:43 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w18_U SOURCE {} VARIABLE w18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 0 URAM 0}} softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln215_fu_244_p2 SOURCE ./nnet_utils/nnet_activation_stream.h:215 VARIABLE sub_ln215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln215_1_fu_288_p2 SOURCE ./nnet_utils/nnet_activation_stream.h:215 VARIABLE sub_ln215_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln215_2_fu_332_p2 SOURCE ./nnet_utils/nnet_activation_stream.h:215 VARIABLE sub_ln215_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_474_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_480_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_506_p2 SOURCE ./nnet_utils/nnet_common.h:50 VARIABLE add_ln50_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17ns_26_1_1_U5836 SOURCE ./nnet_utils/nnet_activation_stream.h:244 VARIABLE mul_ln244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17ns_26_1_1_U5836 SOURCE ./nnet_utils/nnet_activation_stream.h:244 VARIABLE mul_ln244_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17ns_26_1_1_U5836 SOURCE ./nnet_utils/nnet_activation_stream.h:244 VARIABLE mul_ln244_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME exp_table_U SOURCE {} VARIABLE exp_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME invert_table_U SOURCE {} VARIABLE invert_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 3 URAM 0}} myproject {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE {} VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 60 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_U SOURCE {} VARIABLE layer3_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1796 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_U SOURCE {} VARIABLE layer5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 114 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_U SOURCE {} VARIABLE layer6_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 228 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer8_out_U SOURCE {} VARIABLE layer8_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_U SOURCE {} VARIABLE layer9_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_U SOURCE {} VARIABLE layer11_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 57 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_U SOURCE {} VARIABLE layer12_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_U SOURCE {} VARIABLE layer14_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer16_out_U SOURCE {} VARIABLE layer16_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_U SOURCE {} VARIABLE layer18_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 382 BRAM 2599 URAM 0}} process_data_Pipeline_VITIS_LOOP_940_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln940_fu_115_p2 SOURCE kernel.cpp:940 VARIABLE add_ln940 LOOP VITIS_LOOP_940_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln942_fu_168_p2 SOURCE kernel.cpp:942 VARIABLE add_ln942 LOOP VITIS_LOOP_940_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_data {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME zero_padding2d_input_fifo_U SOURCE {} VARIABLE zero_padding2d_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer19_out_fifo_U SOURCE {} VARIABLE layer19_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME adc_words_U SOURCE ./WIB2Frame.hpp:97 VARIABLE adc_words LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ave_U SOURCE kernel.cpp:103 VARIABLE ave LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME cc_prob_U SOURCE kernel.cpp:939 VARIABLE cc_prob LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_1_1_U5871 SOURCE kernel.cpp:95 VARIABLE mul_ln95 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME link_2_fu_12803_p2 SOURCE kernel.cpp:101 VARIABLE link_2 LOOP link_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_29ns_4ns_32_1_1_U5873 SOURCE kernel.cpp:107 VARIABLE mul_ln107 LOOP link_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_1_fu_12818_p2 SOURCE ./Fragment.hpp:233 VARIABLE add_ln233_1 LOOP link_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_12832_p2 SOURCE ./Fragment.hpp:233 VARIABLE add_ln233 LOOP link_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_12837_p2 SOURCE kernel.cpp:114 VARIABLE add_ln114 LOOP link_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_12859_p2 SOURCE kernel.cpp:112 VARIABLE add_ln112 LOOP frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_12865_p2 SOURCE kernel.cpp:112 VARIABLE add_ln112_1 LOOP frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iFrame_1_fu_12877_p2 SOURCE kernel.cpp:112 VARIABLE iFrame_1 LOOP frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME frame_fu_12891_p2 SOURCE kernel.cpp:114 VARIABLE frame LOOP frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_12902_p2 SOURCE kernel.cpp:117 VARIABLE add_ln117 LOOP frame_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wib_fu_13428_p2 SOURCE kernel.cpp:112 VARIABLE wib LOOP link_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln395_fu_13450_p2 SOURCE kernel.cpp:395 VARIABLE add_ln395 LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iChan_fu_13444_p2 SOURCE kernel.cpp:395 VARIABLE iChan LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_13467_p2 SOURCE FDHDChannelMapSP.cxx:210 VARIABLE add_ln210 LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_2_fu_13522_p2 SOURCE FDHDChannelMapSP.cxx:210 VARIABLE add_ln210_2 LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_13483_p2 SOURCE FDHDChannelMapSP.cxx:210 VARIABLE add_ln210_1 LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_3_fu_13554_p2 SOURCE FDHDChannelMapSP.cxx:210 VARIABLE add_ln210_3 LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln406_fu_13586_p2 SOURCE kernel.cpp:406 VARIABLE add_ln406 LOOP second_chan_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_14ns_22_1_1_U5874 SOURCE kernel.cpp:414 VARIABLE mul_ln414 LOOP second_chan_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME planes_U SOURCE {} VARIABLE planes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2464 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10_U SOURCE {} VARIABLE process_data_int_char_FDHDChannelMapSP_int_adc_vectors_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49_U SOURCE {} VARIABLE p_ZZ12process_dataiPcRN4dune16FDHDChannelMapSPEPiE11adc_vectors_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors2_U SOURCE {} VARIABLE adc_vectors2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors3_U SOURCE {} VARIABLE adc_vectors3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors4_U SOURCE {} VARIABLE adc_vectors4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors5_U SOURCE {} VARIABLE adc_vectors5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors6_U SOURCE {} VARIABLE adc_vectors6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors7_U SOURCE {} VARIABLE adc_vectors7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors8_U SOURCE {} VARIABLE adc_vectors8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors9_U SOURCE {} VARIABLE adc_vectors9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors10_U SOURCE {} VARIABLE adc_vectors10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors11_U SOURCE {} VARIABLE adc_vectors11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors12_U SOURCE {} VARIABLE adc_vectors12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors13_U SOURCE {} VARIABLE adc_vectors13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors14_U SOURCE {} VARIABLE adc_vectors14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors15_U SOURCE {} VARIABLE adc_vectors15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors16_U SOURCE {} VARIABLE adc_vectors16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors17_U SOURCE {} VARIABLE adc_vectors17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors18_U SOURCE {} VARIABLE adc_vectors18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors19_U SOURCE {} VARIABLE adc_vectors19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors20_U SOURCE {} VARIABLE adc_vectors20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors21_U SOURCE {} VARIABLE adc_vectors21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors22_U SOURCE {} VARIABLE adc_vectors22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors23_U SOURCE {} VARIABLE adc_vectors23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors24_U SOURCE {} VARIABLE adc_vectors24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors25_U SOURCE {} VARIABLE adc_vectors25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors26_U SOURCE {} VARIABLE adc_vectors26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors27_U SOURCE {} VARIABLE adc_vectors27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors28_U SOURCE {} VARIABLE adc_vectors28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors29_U SOURCE {} VARIABLE adc_vectors29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors30_U SOURCE {} VARIABLE adc_vectors30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors31_U SOURCE {} VARIABLE adc_vectors31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors32_U SOURCE {} VARIABLE adc_vectors32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors33_U SOURCE {} VARIABLE adc_vectors33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors34_U SOURCE {} VARIABLE adc_vectors34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors35_U SOURCE {} VARIABLE adc_vectors35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors36_U SOURCE {} VARIABLE adc_vectors36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors37_U SOURCE {} VARIABLE adc_vectors37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors38_U SOURCE {} VARIABLE adc_vectors38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors39_U SOURCE {} VARIABLE adc_vectors39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors40_U SOURCE {} VARIABLE adc_vectors40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors41_U SOURCE {} VARIABLE adc_vectors41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors42_U SOURCE {} VARIABLE adc_vectors42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors43_U SOURCE {} VARIABLE adc_vectors43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors44_U SOURCE {} VARIABLE adc_vectors44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors45_U SOURCE {} VARIABLE adc_vectors45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors46_U SOURCE {} VARIABLE adc_vectors46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors47_U SOURCE {} VARIABLE adc_vectors47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors48_U SOURCE {} VARIABLE adc_vectors48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors49_U SOURCE {} VARIABLE adc_vectors49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors50_U SOURCE {} VARIABLE adc_vectors50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors51_U SOURCE {} VARIABLE adc_vectors51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors52_U SOURCE {} VARIABLE adc_vectors52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors53_U SOURCE {} VARIABLE adc_vectors53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors54_U SOURCE {} VARIABLE adc_vectors54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors55_U SOURCE {} VARIABLE adc_vectors55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors56_U SOURCE {} VARIABLE adc_vectors56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors57_U SOURCE {} VARIABLE adc_vectors57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors58_U SOURCE {} VARIABLE adc_vectors58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors59_U SOURCE {} VARIABLE adc_vectors59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adc_vectors60_U SOURCE {} VARIABLE adc_vectors60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 24 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 390 BRAM 6649 URAM 0}} zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s {AREA {DSP 0 BRAM 0 URAM 0}} dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s {AREA {DSP 56 BRAM 25 URAM 0}} dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s {AREA {DSP 3 BRAM 0 URAM 0}} softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s {AREA {DSP 1 BRAM 3 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11.73 seconds. CPU system time: 0.14 seconds. Elapsed time: 11.93 seconds; current allocated memory: 2.913 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_data.
INFO: [VLOG 209-307] Generating Verilog RTL for process_data.
Execute       syn_report -model process_data -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 180.15 sec.
Command   csynth_design done; 425.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 401 seconds. CPU system time: 18.17 seconds. Elapsed time: 425.16 seconds; current allocated memory: 1.845 GB.
Command ap_source done; 427.23 sec.
Execute cleanup_all 
Command cleanup_all done; 0.49 sec.
INFO-FLOW: Workspace /home/brenton/kernel/processAPA/processapa/solution1 opened at Mon Aug 07 16:49:08 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /data/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.79 sec.
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 1.94 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./processapa/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
Execute     set_directive_top -name process_data process_data 
INFO: [HLS 200-1510] Running: set_directive_top -name process_data process_data 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /data/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /home/brenton/kernel/processAPA/processAPA.cxx /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/processAPA.cxx_pre.cxx
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/processAPA.cxx_pre.cxx.tb.cxx std=c++14 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/processAPA.cxx_pre.cxx.tb.cxx -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.48 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /home/brenton/kernel/processAPA/FDHDChannelMapSP.cxx /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/FDHDChannelMapSP.cxx_pre.cxx
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/FDHDChannelMapSP.cxx_pre.cxx.tb.cxx std=c++14 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/FDHDChannelMapSP.cxx_pre.cxx.tb.cxx -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.18 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /home/brenton/kernel/processAPA/kernel.cpp /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.58 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: /home/brenton/kernel/processAPA/myproject.cpp /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.19 sec.
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.rtl_wrap.cfg.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 86.08 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.DependenceCheck.tcl 
Execute     source /home/brenton/kernel/processAPA/processapa/solution1/.autopilot/db/process_data.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
