
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: /home/ombhilare999/microchip/SynplifyPro
OS: Pop!_OS 22.04 LTS
Hostname: pop-os
max virtual memory: unlimited (bytes)
max user processes: 28824
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Thu Jul 25 13:32:05 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/UART_TOP/designer/UART_TOP/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start     Requested     Requested     Clock        Clock                Clock
Level     Clock     Frequency     Period        Type         Group                Load 
---------------------------------------------------------------------------------------
0 -       i_Clk     25.0 MHz      40.000        declared     default_clkgroup     45   
=======================================================================================


Clock Load Summary
******************

          Clock     Source          Clock Pin                         Non-clock Pin     Non-clock Pin
Clock     Load      Pin             Seq Example                       Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------
i_Clk     45        i_Clk(port)     UART_TX_Inst.r_TX_Data[7:0].C     -                 I_1.A(CLKINT)
=====================================================================================================
