ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_exmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c"
  18              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	exmc_norsram_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	exmc_norsram_deinit:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \file    gd32f10x_exmc.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief   EXMC driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #include "gd32f10x_exmc.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /* EXMC bank0 register reset value */
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK0_SNCTL0_REGION_RESET         ((uint32_t)0x000030DBU)
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK0_SNCTL1_2_3_REGION_RESET     ((uint32_t)0x000030D2U)
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /* EXMC bank1/2 register reset mask*/
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000018U)
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000040U)
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFCFCFCFCU)
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFCFCFCFCU)
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /* EXMC bank3 register reset mask*/
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000018U)
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000040U)
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFCFCFCFCU)
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFCFCFCFCU)
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFCFCFCFCU)
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /* EXMC register bit offset */
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNWTCFG_WAHLD_OFFSET              ((uint32_t)4U)
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNWTCFG_WDSET_OFFSET              ((uint32_t)8U)
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define SNWTCFG_WBUSLAT_OFFSET            ((uint32_t)16U)
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 3


  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  norsram_region: select the region of bank0
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_norsram_deinit(uint32_t norsram_region)
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
  27              		.loc 1 101 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* reset the registers */
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     if(EXMC_BANK0_NORSRAM_REGION0 == norsram_region){
  43              		.loc 1 103 7
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 002B     		cmp	r3, #0
  46 000c 08D1     		bne	.L2
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         EXMC_SNCTL(norsram_region) = BANK0_SNCTL0_REGION_RESET;
  47              		.loc 1 104 9
  48 000e 7B68     		ldr	r3, [r7, #4]
  49 0010 03F1A053 		add	r3, r3, #335544320
  50 0014 DB00     		lsls	r3, r3, #3
  51 0016 1A46     		mov	r2, r3
  52              		.loc 1 104 36
  53 0018 43F2DB03 		movw	r3, #12507
  54 001c 1360     		str	r3, [r2]
  55 001e 07E0     		b	.L3
  56              	.L2:
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }else{
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         EXMC_SNCTL(norsram_region) = BANK0_SNCTL1_2_3_REGION_RESET;
  57              		.loc 1 106 9
  58 0020 7B68     		ldr	r3, [r7, #4]
  59 0022 03F1A053 		add	r3, r3, #335544320
  60 0026 DB00     		lsls	r3, r3, #3
  61 0028 1A46     		mov	r2, r3
  62              		.loc 1 106 36
  63 002a 43F2D203 		movw	r3, #12498
  64 002e 1360     		str	r3, [r2]
  65              	.L3:
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 4


 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNTCFG(norsram_region) = BANK0_SNTCFG_RESET;
  66              		.loc 1 109 5
  67 0030 7B68     		ldr	r3, [r7, #4]
  68 0032 DB00     		lsls	r3, r3, #3
  69 0034 03F12043 		add	r3, r3, #-1610612736
  70 0038 0433     		adds	r3, r3, #4
  71 003a 1A46     		mov	r2, r3
  72              		.loc 1 109 33
  73 003c 6FF07043 		mvn	r3, #-268435456
  74 0040 1360     		str	r3, [r2]
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNWTCFG(norsram_region) = BANK0_SNWTCFG_RESET;
  75              		.loc 1 110 5
  76 0042 7B68     		ldr	r3, [r7, #4]
  77 0044 DB00     		lsls	r3, r3, #3
  78 0046 03F12043 		add	r3, r3, #-1610612736
  79 004a 03F58273 		add	r3, r3, #260
  80 004e 1A46     		mov	r2, r3
  81              		.loc 1 110 34
  82 0050 6FF07043 		mvn	r3, #-268435456
  83 0054 1360     		str	r3, [r2]
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
  84              		.loc 1 111 1
  85 0056 00BF     		nop
  86 0058 0C37     		adds	r7, r7, #12
  87              	.LCFI3:
  88              		.cfi_def_cfa_offset 4
  89 005a BD46     		mov	sp, r7
  90              	.LCFI4:
  91              		.cfi_def_cfa_register 13
  92              		@ sp needed
  93 005c 80BC     		pop	{r7}
  94              	.LCFI5:
  95              		.cfi_restore 7
  96              		.cfi_def_cfa_offset 0
  97 005e 7047     		bx	lr
  98              		.cfi_endproc
  99              	.LFE56:
 101              		.section	.text.exmc_norsram_init,"ax",%progbits
 102              		.align	1
 103              		.global	exmc_norsram_init
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	exmc_norsram_init:
 109              	.LFB57:
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx,x=0..3
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   write_mode: EXMC_ASYN_WRITE,EXMC_SYN_WRITE
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   extended_mode: ENABLE or DISABLE 
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   memory_write: ENABLE or DISABLE
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE,EXMC_NWAIT_CONFIG_DURING
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 5


 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW,EXMC_NWAIT_POLARITY_HIGH
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   burst_mode: ENABLE or DISABLE
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B,EXMC_NOR_DATABUS_WIDTH_16B
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM,EXMC_MEMORY_TYPE_PSRAM,EXMC_MEMORY_TYPE_NOR
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 110              		.loc 1 135 1
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 24
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0000 80B4     		push	{r7}
 116              	.LCFI6:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 7, -4
 119 0002 87B0     		sub	sp, sp, #28
 120              	.LCFI7:
 121              		.cfi_def_cfa_offset 32
 122 0004 00AF     		add	r7, sp, #0
 123              	.LCFI8:
 124              		.cfi_def_cfa_register 7
 125 0006 7860     		str	r0, [r7, #4]
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 126              		.loc 1 136 14
 127 0008 0023     		movs	r3, #0
 128 000a 7B61     		str	r3, [r7, #20]
 129              		.loc 1 136 35
 130 000c 0023     		movs	r3, #0
 131 000e FB60     		str	r3, [r7, #12]
 132              		.loc 1 136 57
 133 0010 0023     		movs	r3, #0
 134 0012 3B61     		str	r3, [r7, #16]
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* get the register value */
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 135              		.loc 1 139 13
 136 0014 7B68     		ldr	r3, [r7, #4]
 137 0016 1B68     		ldr	r3, [r3]
 138 0018 03F1A053 		add	r3, r3, #335544320
 139 001c DB00     		lsls	r3, r3, #3
 140              		.loc 1 139 11
 141 001e 1B68     		ldr	r3, [r3]
 142 0020 7B61     		str	r3, [r7, #20]
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* clear relative bits */
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN |
 143              		.loc 1 142 11
 144 0022 7A69     		ldr	r2, [r7, #20]
 145 0024 504B     		ldr	r3, .L8
 146 0026 1340     		ands	r3, r3, r2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 6


 147 0028 7B61     		str	r3, [r7, #20]
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                           EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCT
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                           EXMC_SNCTL_NRMUX ));
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 148              		.loc 1 147 49
 149 002a 7B68     		ldr	r3, [r7, #4]
 150 002c 1B6B     		ldr	r3, [r3, #48]
 151              		.loc 1 147 14
 152 002e 5A00     		lsls	r2, r3, #1
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 153              		.loc 1 148 49
 154 0030 7B68     		ldr	r3, [r7, #4]
 155 0032 DB6A     		ldr	r3, [r3, #44]
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 156              		.loc 1 147 91
 157 0034 1A43     		orrs	r2, r2, r3
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 158              		.loc 1 149 49
 159 0036 7B68     		ldr	r3, [r7, #4]
 160 0038 9B6A     		ldr	r3, [r3, #40]
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 161              		.loc 1 148 63
 162 003a 1A43     		orrs	r2, r2, r3
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 163              		.loc 1 150 49
 164 003c 7B68     		ldr	r3, [r7, #4]
 165 003e 5B6A     		ldr	r3, [r3, #36]
 166              		.loc 1 150 62
 167 0040 1B02     		lsls	r3, r3, #8
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 168              		.loc 1 149 65
 169 0042 1A43     		orrs	r2, r2, r3
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 170              		.loc 1 151 49
 171 0044 7B68     		ldr	r3, [r7, #4]
 172 0046 1B6A     		ldr	r3, [r3, #32]
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 173              		.loc 1 150 87
 174 0048 1A43     		orrs	r2, r2, r3
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 175              		.loc 1 152 49
 176 004a 7B68     		ldr	r3, [r7, #4]
 177 004c DB69     		ldr	r3, [r3, #28]
 178              		.loc 1 152 67
 179 004e 9B02     		lsls	r3, r3, #10
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 180              		.loc 1 151 66
 181 0050 1A43     		orrs	r2, r2, r3
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_config |
 182              		.loc 1 153 49
 183 0052 7B68     		ldr	r3, [r7, #4]
 184 0054 9B69     		ldr	r3, [r3, #24]
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 185              		.loc 1 152 91
 186 0056 1A43     		orrs	r2, r2, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 7


 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 187              		.loc 1 154 49
 188 0058 7B68     		ldr	r3, [r7, #4]
 189 005a 5B69     		ldr	r3, [r3, #20]
 190              		.loc 1 154 64
 191 005c 1B03     		lsls	r3, r3, #12
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_config |
 192              		.loc 1 153 64
 193 005e 1A43     		orrs	r2, r2, r3
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 194              		.loc 1 155 49
 195 0060 7B68     		ldr	r3, [r7, #4]
 196 0062 1B69     		ldr	r3, [r3, #16]
 197              		.loc 1 155 64
 198 0064 5B03     		lsls	r3, r3, #13
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 199              		.loc 1 154 86
 200 0066 1A43     		orrs	r2, r2, r3
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 201              		.loc 1 156 49
 202 0068 7B68     		ldr	r3, [r7, #4]
 203 006a 9B68     		ldr	r3, [r3, #8]
 204              		.loc 1 156 65
 205 006c 9B03     		lsls	r3, r3, #14
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 206              		.loc 1 155 88
 207 006e 1A43     		orrs	r2, r2, r3
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 208              		.loc 1 157 49
 209 0070 7B68     		ldr	r3, [r7, #4]
 210 0072 DB68     		ldr	r3, [r3, #12]
 211              		.loc 1 157 61
 212 0074 DB03     		lsls	r3, r3, #15
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 213              		.loc 1 156 90
 214 0076 1A43     		orrs	r2, r2, r3
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->write_mode;
 215              		.loc 1 158 49
 216 0078 7B68     		ldr	r3, [r7, #4]
 217 007a 5B68     		ldr	r3, [r3, #4]
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 218              		.loc 1 157 88
 219 007c 1343     		orrs	r3, r3, r2
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 220              		.loc 1 147 11
 221 007e 7A69     		ldr	r2, [r7, #20]
 222 0080 1343     		orrs	r3, r3, r2
 223 0082 7B61     		str	r3, [r7, #20]
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     sntcfg = (uint32_t)((exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime - 1U )
 224              		.loc 1 160 50
 225 0084 7B68     		ldr	r3, [r7, #4]
 226 0086 5B6B     		ldr	r3, [r3, #52]
 227              		.loc 1 160 69
 228 0088 9B69     		ldr	r3, [r3, #24]
 229              		.loc 1 160 94
 230 008a 013B     		subs	r3, r3, #1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 8


 231              		.loc 1 160 14
 232 008c 03F00F02 		and	r2, r3, #15
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 233              		.loc 1 161 51
 234 0090 7B68     		ldr	r3, [r7, #4]
 235 0092 5B6B     		ldr	r3, [r3, #52]
 236              		.loc 1 161 70
 237 0094 5B69     		ldr	r3, [r3, #20]
 238              		.loc 1 161 94
 239 0096 013B     		subs	r3, r3, #1
 240              		.loc 1 161 101
 241 0098 1B01     		lsls	r3, r3, #4
 242              		.loc 1 161 125
 243 009a DBB2     		uxtb	r3, r3
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 244              		.loc 1 160 121
 245 009c 1A43     		orrs	r2, r2, r3
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 246              		.loc 1 162 51
 247 009e 7B68     		ldr	r3, [r7, #4]
 248 00a0 5B6B     		ldr	r3, [r3, #52]
 249              		.loc 1 162 70
 250 00a2 1B69     		ldr	r3, [r3, #16]
 251              		.loc 1 162 92
 252 00a4 013B     		subs	r3, r3, #1
 253              		.loc 1 162 99
 254 00a6 1B02     		lsls	r3, r3, #8
 255              		.loc 1 162 123
 256 00a8 9BB2     		uxth	r3, r3
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 257              		.loc 1 161 146
 258 00aa 1A43     		orrs	r2, r2, r3
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 259              		.loc 1 163 51
 260 00ac 7B68     		ldr	r3, [r7, #4]
 261 00ae 5B6B     		ldr	r3, [r3, #52]
 262              		.loc 1 163 70
 263 00b0 DB68     		ldr	r3, [r3, #12]
 264              		.loc 1 163 84
 265 00b2 013B     		subs	r3, r3, #1
 266              		.loc 1 163 91
 267 00b4 1B04     		lsls	r3, r3, #16
 268              		.loc 1 163 117
 269 00b6 03F47023 		and	r3, r3, #983040
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 270              		.loc 1 162 144
 271 00ba 1A43     		orrs	r2, r2, r3
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 272              		.loc 1 164 48
 273 00bc 7B68     		ldr	r3, [r7, #4]
 274 00be 5B6B     		ldr	r3, [r3, #52]
 275              		.loc 1 164 67
 276 00c0 9B68     		ldr	r3, [r3, #8]
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 277              		.loc 1 163 139
 278 00c2 1A43     		orrs	r2, r2, r3
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_data_latency |
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 9


 279              		.loc 1 165 48
 280 00c4 7B68     		ldr	r3, [r7, #4]
 281 00c6 5B6B     		ldr	r3, [r3, #52]
 282              		.loc 1 165 67
 283 00c8 5B68     		ldr	r3, [r3, #4]
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 284              		.loc 1 164 86
 285 00ca 1A43     		orrs	r2, r2, r3
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 286              		.loc 1 166 48
 287 00cc 7B68     		ldr	r3, [r7, #4]
 288 00ce 5B6B     		ldr	r3, [r3, #52]
 289              		.loc 1 166 67
 290 00d0 1B68     		ldr	r3, [r3]
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 291              		.loc 1 160 12
 292 00d2 1343     		orrs	r3, r3, r2
 293 00d4 FB60     		str	r3, [r7, #12]
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* nor flash access enable */
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type){
 294              		.loc 1 169 56
 295 00d6 7B68     		ldr	r3, [r7, #4]
 296 00d8 DB6A     		ldr	r3, [r3, #44]
 297              		.loc 1 169 7
 298 00da 082B     		cmp	r3, #8
 299 00dc 03D1     		bne	.L5
 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 300              		.loc 1 170 15
 301 00de 7B69     		ldr	r3, [r7, #20]
 302 00e0 43F04003 		orr	r3, r3, #64
 303 00e4 7B61     		str	r3, [r7, #20]
 304              	.L5:
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* extended mode configure */
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode){
 305              		.loc 1 174 42
 306 00e6 7B68     		ldr	r3, [r7, #4]
 307 00e8 9B68     		ldr	r3, [r3, #8]
 308              		.loc 1 174 7
 309 00ea 012B     		cmp	r3, #1
 310 00ec 19D1     		bne	.L6
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         snwtcfg = (uint32_t)(((exmc_norsram_init_struct->write_timing->asyn_address_setuptime - 1U)
 311              		.loc 1 175 56
 312 00ee 7B68     		ldr	r3, [r7, #4]
 313 00f0 9B6B     		ldr	r3, [r3, #56]
 314              		.loc 1 175 70
 315 00f2 9B69     		ldr	r3, [r3, #24]
 316              		.loc 1 175 95
 317 00f4 013B     		subs	r3, r3, #1
 318              		.loc 1 175 101
 319 00f6 03F00F02 		and	r2, r3, #15
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 320              		.loc 1 176 57
 321 00fa 7B68     		ldr	r3, [r7, #4]
 322 00fc 9B6B     		ldr	r3, [r3, #56]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 10


 323              		.loc 1 176 71
 324 00fe 5B69     		ldr	r3, [r3, #20]
 325              		.loc 1 176 95
 326 0100 013B     		subs	r3, r3, #1
 327              		.loc 1 176 101
 328 0102 1B01     		lsls	r3, r3, #4
 329              		.loc 1 176 125
 330 0104 DBB2     		uxtb	r3, r3
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         snwtcfg = (uint32_t)(((exmc_norsram_init_struct->write_timing->asyn_address_setuptime - 1U)
 331              		.loc 1 175 123
 332 0106 1A43     		orrs	r2, r2, r3
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 333              		.loc 1 177 57
 334 0108 7B68     		ldr	r3, [r7, #4]
 335 010a 9B6B     		ldr	r3, [r3, #56]
 336              		.loc 1 177 71
 337 010c 1B69     		ldr	r3, [r3, #16]
 338              		.loc 1 177 93
 339 010e 013B     		subs	r3, r3, #1
 340              		.loc 1 177 99
 341 0110 1B02     		lsls	r3, r3, #8
 342              		.loc 1 177 122
 343 0112 9BB2     		uxth	r3, r3
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 344              		.loc 1 176 146
 345 0114 1A43     		orrs	r2, r2, r3
 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               exmc_norsram_init_struct->write_timing->asyn_access_mode);
 346              		.loc 1 178 55
 347 0116 7B68     		ldr	r3, [r7, #4]
 348 0118 9B6B     		ldr	r3, [r3, #56]
 349              		.loc 1 178 69
 350 011a 1B68     		ldr	r3, [r3]
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 351              		.loc 1 175 17
 352 011c 1343     		orrs	r3, r3, r2
 353 011e 3B61     		str	r3, [r7, #16]
 354 0120 02E0     		b	.L7
 355              	.L6:
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }else{
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 356              		.loc 1 180 17
 357 0122 6FF07043 		mvn	r3, #-268435456
 358 0126 3B61     		str	r3, [r7, #16]
 359              	.L7:
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the registers */
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 360              		.loc 1 184 5
 361 0128 7B68     		ldr	r3, [r7, #4]
 362 012a 1B68     		ldr	r3, [r3]
 363 012c 03F1A053 		add	r3, r3, #335544320
 364 0130 DB00     		lsls	r3, r3, #3
 365 0132 1A46     		mov	r2, r3
 366              		.loc 1 184 58
 367 0134 7B69     		ldr	r3, [r7, #20]
 368 0136 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 11


 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 369              		.loc 1 185 5
 370 0138 7B68     		ldr	r3, [r7, #4]
 371 013a 1B68     		ldr	r3, [r3]
 372 013c DB00     		lsls	r3, r3, #3
 373 013e 03F12043 		add	r3, r3, #-1610612736
 374 0142 0433     		adds	r3, r3, #4
 375 0144 1A46     		mov	r2, r3
 376              		.loc 1 185 59
 377 0146 FB68     		ldr	r3, [r7, #12]
 378 0148 1360     		str	r3, [r2]
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 379              		.loc 1 186 5
 380 014a 7B68     		ldr	r3, [r7, #4]
 381 014c 1B68     		ldr	r3, [r3]
 382 014e DB00     		lsls	r3, r3, #3
 383 0150 03F12043 		add	r3, r3, #-1610612736
 384 0154 03F58273 		add	r3, r3, #260
 385 0158 1A46     		mov	r2, r3
 386              		.loc 1 186 60
 387 015a 3B69     		ldr	r3, [r7, #16]
 388 015c 1360     		str	r3, [r2]
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 389              		.loc 1 187 1
 390 015e 00BF     		nop
 391 0160 1C37     		adds	r7, r7, #28
 392              	.LCFI9:
 393              		.cfi_def_cfa_offset 4
 394 0162 BD46     		mov	sp, r7
 395              	.LCFI10:
 396              		.cfi_def_cfa_register 13
 397              		@ sp needed
 398 0164 80BC     		pop	{r7}
 399              	.LCFI11:
 400              		.cfi_restore 7
 401              		.cfi_def_cfa_offset 0
 402 0166 7047     		bx	lr
 403              	.L9:
 404              		.align	2
 405              	.L8:
 406 0168 8100F7FF 		.word	-589695
 407              		.cfi_endproc
 408              	.LFE57:
 410              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
 411              		.align	1
 412              		.global	exmc_norsram_struct_para_init
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	exmc_norsram_struct_para_init:
 418              	.LFB58:
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      initialize the struct exmc_norsram_parameter_struct
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  none
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 12


 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 419              		.loc 1 196 1
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 8
 422              		@ frame_needed = 1, uses_anonymous_args = 0
 423              		@ link register save eliminated.
 424 0000 80B4     		push	{r7}
 425              	.LCFI12:
 426              		.cfi_def_cfa_offset 4
 427              		.cfi_offset 7, -4
 428 0002 83B0     		sub	sp, sp, #12
 429              	.LCFI13:
 430              		.cfi_def_cfa_offset 16
 431 0004 00AF     		add	r7, sp, #0
 432              	.LCFI14:
 433              		.cfi_def_cfa_register 7
 434 0006 7860     		str	r0, [r7, #4]
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the structure with default value */
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
 435              		.loc 1 198 46
 436 0008 7B68     		ldr	r3, [r7, #4]
 437 000a 0022     		movs	r2, #0
 438 000c 1A60     		str	r2, [r3]
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
 439              		.loc 1 199 48
 440 000e 7B68     		ldr	r3, [r7, #4]
 441 0010 0122     		movs	r2, #1
 442 0012 1A63     		str	r2, [r3, #48]
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
 443              		.loc 1 200 43
 444 0014 7B68     		ldr	r3, [r7, #4]
 445 0016 0022     		movs	r2, #0
 446 0018 DA62     		str	r2, [r3, #44]
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
 447              		.loc 1 201 45
 448 001a 7B68     		ldr	r3, [r7, #4]
 449 001c 0022     		movs	r2, #0
 450 001e 9A62     		str	r2, [r3, #40]
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
 451              		.loc 1 202 42
 452 0020 7B68     		ldr	r3, [r7, #4]
 453 0022 0022     		movs	r2, #0
 454 0024 5A62     		str	r2, [r3, #36]
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
 455              		.loc 1 203 46
 456 0026 7B68     		ldr	r3, [r7, #4]
 457 0028 0022     		movs	r2, #0
 458 002a 1A62     		str	r2, [r3, #32]
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 459              		.loc 1 204 47
 460 002c 7B68     		ldr	r3, [r7, #4]
 461 002e 0022     		movs	r2, #0
 462 0030 DA61     		str	r2, [r3, #28]
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 463              		.loc 1 205 44
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 13


 464 0032 7B68     		ldr	r3, [r7, #4]
 465 0034 0022     		movs	r2, #0
 466 0036 9A61     		str	r2, [r3, #24]
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 467              		.loc 1 206 44
 468 0038 7B68     		ldr	r3, [r7, #4]
 469 003a 0122     		movs	r2, #1
 470 003c 5A61     		str	r2, [r3, #20]
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
 471              		.loc 1 207 44
 472 003e 7B68     		ldr	r3, [r7, #4]
 473 0040 0122     		movs	r2, #1
 474 0042 1A61     		str	r2, [r3, #16]
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 475              		.loc 1 208 45
 476 0044 7B68     		ldr	r3, [r7, #4]
 477 0046 0022     		movs	r2, #0
 478 0048 9A60     		str	r2, [r3, #8]
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 479              		.loc 1 209 41
 480 004a 7B68     		ldr	r3, [r7, #4]
 481 004c 0022     		movs	r2, #0
 482 004e DA60     		str	r2, [r3, #12]
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 483              		.loc 1 210 42
 484 0050 7B68     		ldr	r3, [r7, #4]
 485 0052 0022     		movs	r2, #0
 486 0054 5A60     		str	r2, [r3, #4]
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* read/write timing configure */
 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
 487              		.loc 1 213 29
 488 0056 7B68     		ldr	r3, [r7, #4]
 489 0058 5B6B     		ldr	r3, [r3, #52]
 490              		.loc 1 213 73
 491 005a 0F22     		movs	r2, #15
 492 005c 9A61     		str	r2, [r3, #24]
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 493              		.loc 1 214 29
 494 005e 7B68     		ldr	r3, [r7, #4]
 495 0060 5B6B     		ldr	r3, [r3, #52]
 496              		.loc 1 214 72
 497 0062 0F22     		movs	r2, #15
 498 0064 5A61     		str	r2, [r3, #20]
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 499              		.loc 1 215 29
 500 0066 7B68     		ldr	r3, [r7, #4]
 501 0068 5B6B     		ldr	r3, [r3, #52]
 502              		.loc 1 215 70
 503 006a FF22     		movs	r2, #255
 504 006c 1A61     		str	r2, [r3, #16]
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 505              		.loc 1 216 29
 506 006e 7B68     		ldr	r3, [r7, #4]
 507 0070 5B6B     		ldr	r3, [r3, #52]
 508              		.loc 1 216 62
 509 0072 0F22     		movs	r2, #15
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 14


 510 0074 DA60     		str	r2, [r3, #12]
 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 511              		.loc 1 217 29
 512 0076 7B68     		ldr	r3, [r7, #4]
 513 0078 5B6B     		ldr	r3, [r3, #52]
 514              		.loc 1 217 67
 515 007a 4FF47002 		mov	r2, #15728640
 516 007e 9A60     		str	r2, [r3, #8]
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 517              		.loc 1 218 29
 518 0080 7B68     		ldr	r3, [r7, #4]
 519 0082 5B6B     		ldr	r3, [r3, #52]
 520              		.loc 1 218 67
 521 0084 4FF07062 		mov	r2, #251658240
 522 0088 5A60     		str	r2, [r3, #4]
 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 523              		.loc 1 219 29
 524 008a 7B68     		ldr	r3, [r7, #4]
 525 008c 5B6B     		ldr	r3, [r3, #52]
 526              		.loc 1 219 67
 527 008e 0022     		movs	r2, #0
 528 0090 1A60     		str	r2, [r3]
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* write timing configure, when extended mode is used */
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 529              		.loc 1 222 29
 530 0092 7B68     		ldr	r3, [r7, #4]
 531 0094 9B6B     		ldr	r3, [r3, #56]
 532              		.loc 1 222 68
 533 0096 0F22     		movs	r2, #15
 534 0098 9A61     		str	r2, [r3, #24]
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 535              		.loc 1 223 29
 536 009a 7B68     		ldr	r3, [r7, #4]
 537 009c 9B6B     		ldr	r3, [r3, #56]
 538              		.loc 1 223 67
 539 009e 0F22     		movs	r2, #15
 540 00a0 5A61     		str	r2, [r3, #20]
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 541              		.loc 1 224 29
 542 00a2 7B68     		ldr	r3, [r7, #4]
 543 00a4 9B6B     		ldr	r3, [r3, #56]
 544              		.loc 1 224 65
 545 00a6 FF22     		movs	r2, #255
 546 00a8 1A61     		str	r2, [r3, #16]
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 547              		.loc 1 225 29
 548 00aa 7B68     		ldr	r3, [r7, #4]
 549 00ac 9B6B     		ldr	r3, [r3, #56]
 550              		.loc 1 225 57
 551 00ae 0F22     		movs	r2, #15
 552 00b0 DA60     		str	r2, [r3, #12]
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 553              		.loc 1 226 29
 554 00b2 7B68     		ldr	r3, [r7, #4]
 555 00b4 9B6B     		ldr	r3, [r3, #56]
 556              		.loc 1 226 62
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 15


 557 00b6 0022     		movs	r2, #0
 558 00b8 1A60     		str	r2, [r3]
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 559              		.loc 1 227 1
 560 00ba 00BF     		nop
 561 00bc 0C37     		adds	r7, r7, #12
 562              	.LCFI15:
 563              		.cfi_def_cfa_offset 4
 564 00be BD46     		mov	sp, r7
 565              	.LCFI16:
 566              		.cfi_def_cfa_register 13
 567              		@ sp needed
 568 00c0 80BC     		pop	{r7}
 569              	.LCFI17:
 570              		.cfi_restore 7
 571              		.cfi_def_cfa_offset 0
 572 00c2 7047     		bx	lr
 573              		.cfi_endproc
 574              	.LFE58:
 576              		.section	.text.exmc_norsram_enable,"ax",%progbits
 577              		.align	1
 578              		.global	exmc_norsram_enable
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	exmc_norsram_enable:
 584              	.LFB59:
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  norsram_region: specifie the region of NOR/PSRAM bank
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_norsram_enable(uint32_t norsram_region)
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 585              		.loc 1 237 1
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 8
 588              		@ frame_needed = 1, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590 0000 80B4     		push	{r7}
 591              	.LCFI18:
 592              		.cfi_def_cfa_offset 4
 593              		.cfi_offset 7, -4
 594 0002 83B0     		sub	sp, sp, #12
 595              	.LCFI19:
 596              		.cfi_def_cfa_offset 16
 597 0004 00AF     		add	r7, sp, #0
 598              	.LCFI20:
 599              		.cfi_def_cfa_register 7
 600 0006 7860     		str	r0, [r7, #4]
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNCTL(norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 601              		.loc 1 238 5
 602 0008 7B68     		ldr	r3, [r7, #4]
 603 000a 03F1A053 		add	r3, r3, #335544320
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 16


 604 000e DB00     		lsls	r3, r3, #3
 605 0010 1B68     		ldr	r3, [r3]
 606 0012 7A68     		ldr	r2, [r7, #4]
 607 0014 02F1A052 		add	r2, r2, #335544320
 608 0018 D200     		lsls	r2, r2, #3
 609              		.loc 1 238 32
 610 001a 43F00103 		orr	r3, r3, #1
 611 001e 1360     		str	r3, [r2]
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 612              		.loc 1 239 1
 613 0020 00BF     		nop
 614 0022 0C37     		adds	r7, r7, #12
 615              	.LCFI21:
 616              		.cfi_def_cfa_offset 4
 617 0024 BD46     		mov	sp, r7
 618              	.LCFI22:
 619              		.cfi_def_cfa_register 13
 620              		@ sp needed
 621 0026 80BC     		pop	{r7}
 622              	.LCFI23:
 623              		.cfi_restore 7
 624              		.cfi_def_cfa_offset 0
 625 0028 7047     		bx	lr
 626              		.cfi_endproc
 627              	.LFE59:
 629              		.section	.text.exmc_norsram_disable,"ax",%progbits
 630              		.align	1
 631              		.global	exmc_norsram_disable
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 636              	exmc_norsram_disable:
 637              	.LFB60:
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  norsram_region: specifie the region of NOR/PSRAM Bank
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_norsram_disable(uint32_t norsram_region)
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 638              		.loc 1 249 1
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 8
 641              		@ frame_needed = 1, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 643 0000 80B4     		push	{r7}
 644              	.LCFI24:
 645              		.cfi_def_cfa_offset 4
 646              		.cfi_offset 7, -4
 647 0002 83B0     		sub	sp, sp, #12
 648              	.LCFI25:
 649              		.cfi_def_cfa_offset 16
 650 0004 00AF     		add	r7, sp, #0
 651              	.LCFI26:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 17


 652              		.cfi_def_cfa_register 7
 653 0006 7860     		str	r0, [r7, #4]
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_SNCTL(norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 654              		.loc 1 250 5
 655 0008 7B68     		ldr	r3, [r7, #4]
 656 000a 03F1A053 		add	r3, r3, #335544320
 657 000e DB00     		lsls	r3, r3, #3
 658 0010 1B68     		ldr	r3, [r3]
 659 0012 7A68     		ldr	r2, [r7, #4]
 660 0014 02F1A052 		add	r2, r2, #335544320
 661 0018 D200     		lsls	r2, r2, #3
 662              		.loc 1 250 32
 663 001a 23F00103 		bic	r3, r3, #1
 664 001e 1360     		str	r3, [r2]
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 665              		.loc 1 251 1
 666 0020 00BF     		nop
 667 0022 0C37     		adds	r7, r7, #12
 668              	.LCFI27:
 669              		.cfi_def_cfa_offset 4
 670 0024 BD46     		mov	sp, r7
 671              	.LCFI28:
 672              		.cfi_def_cfa_register 13
 673              		@ sp needed
 674 0026 80BC     		pop	{r7}
 675              	.LCFI29:
 676              		.cfi_restore 7
 677              		.cfi_def_cfa_offset 0
 678 0028 7047     		bx	lr
 679              		.cfi_endproc
 680              	.LFE60:
 682              		.section	.text.exmc_nand_deinit,"ax",%progbits
 683              		.align	1
 684              		.global	exmc_nand_deinit
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	exmc_nand_deinit:
 690              	.LFB61:
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      deinitialize EXMC NAND bank
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  nand_bank: select the bank of NAND
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_nand_deinit(uint32_t nand_bank)
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 691              		.loc 1 261 1
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 8
 694              		@ frame_needed = 1, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 696 0000 80B4     		push	{r7}
 697              	.LCFI30:
 698              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 18


 699              		.cfi_offset 7, -4
 700 0002 83B0     		sub	sp, sp, #12
 701              	.LCFI31:
 702              		.cfi_def_cfa_offset 16
 703 0004 00AF     		add	r7, sp, #0
 704              	.LCFI32:
 705              		.cfi_def_cfa_register 7
 706 0006 7860     		str	r0, [r7, #4]
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL(nand_bank) = BANK1_2_NPCTL_RESET;
 707              		.loc 1 263 5
 708 0008 7B68     		ldr	r3, [r7, #4]
 709 000a 03F1A063 		add	r3, r3, #83886080
 710 000e 0233     		adds	r3, r3, #2
 711 0010 5B01     		lsls	r3, r3, #5
 712 0012 1A46     		mov	r2, r3
 713              		.loc 1 263 27
 714 0014 1823     		movs	r3, #24
 715 0016 1360     		str	r3, [r2]
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPINTEN(nand_bank) = BANK1_2_NPINTEN_RESET;
 716              		.loc 1 264 5
 717 0018 7B68     		ldr	r3, [r7, #4]
 718 001a 5B01     		lsls	r3, r3, #5
 719 001c 03F12043 		add	r3, r3, #-1610612736
 720 0020 4433     		adds	r3, r3, #68
 721 0022 1A46     		mov	r2, r3
 722              		.loc 1 264 29
 723 0024 4023     		movs	r3, #64
 724 0026 1360     		str	r3, [r2]
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTCFG(nand_bank) = BANK1_2_NPCTCFG_RESET;
 725              		.loc 1 265 5
 726 0028 7B68     		ldr	r3, [r7, #4]
 727 002a 5B01     		lsls	r3, r3, #5
 728 002c 03F12043 		add	r3, r3, #-1610612736
 729 0030 4833     		adds	r3, r3, #72
 730 0032 1A46     		mov	r2, r3
 731              		.loc 1 265 29
 732 0034 4FF0FC33 		mov	r3, #-50529028
 733 0038 1360     		str	r3, [r2]
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPATCFG(nand_bank) = BANK1_2_NPATCFG_RESET;
 734              		.loc 1 266 5
 735 003a 7B68     		ldr	r3, [r7, #4]
 736 003c 5B01     		lsls	r3, r3, #5
 737 003e 03F12043 		add	r3, r3, #-1610612736
 738 0042 4C33     		adds	r3, r3, #76
 739 0044 1A46     		mov	r2, r3
 740              		.loc 1 266 29
 741 0046 4FF0FC33 		mov	r3, #-50529028
 742 004a 1360     		str	r3, [r2]
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 743              		.loc 1 267 1
 744 004c 00BF     		nop
 745 004e 0C37     		adds	r7, r7, #12
 746              	.LCFI33:
 747              		.cfi_def_cfa_offset 4
 748 0050 BD46     		mov	sp, r7
 749              	.LCFI34:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 19


 750              		.cfi_def_cfa_register 13
 751              		@ sp needed
 752 0052 80BC     		pop	{r7}
 753              	.LCFI35:
 754              		.cfi_restore 7
 755              		.cfi_def_cfa_offset 0
 756 0054 7047     		bx	lr
 757              		.cfi_endproc
 758              	.LFE61:
 760              		.section	.text.exmc_nand_init,"ax",%progbits
 761              		.align	1
 762              		.global	exmc_nand_init
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	exmc_nand_init:
 768              	.LFB62:
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      initialize EXMC NAND bank
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   wait_feature: ENABLE or DISABLE
 279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct* exmc_nand_init_struct)
 285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 769              		.loc 1 285 1
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 24
 772              		@ frame_needed = 1, uses_anonymous_args = 0
 773              		@ link register save eliminated.
 774 0000 80B4     		push	{r7}
 775              	.LCFI36:
 776              		.cfi_def_cfa_offset 4
 777              		.cfi_offset 7, -4
 778 0002 87B0     		sub	sp, sp, #28
 779              	.LCFI37:
 780              		.cfi_def_cfa_offset 32
 781 0004 00AF     		add	r7, sp, #0
 782              	.LCFI38:
 783              		.cfi_def_cfa_register 7
 784 0006 7860     		str	r0, [r7, #4]
 286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 785              		.loc 1 286 14
 786 0008 0023     		movs	r3, #0
 787 000a 7B61     		str	r3, [r7, #20]
 788              		.loc 1 286 35
 789 000c 0023     		movs	r3, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 20


 790 000e 3B61     		str	r3, [r7, #16]
 791              		.loc 1 286 58
 792 0010 0023     		movs	r3, #0
 793 0012 FB60     		str	r3, [r7, #12]
 287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET)|
 794              		.loc 1 288 45
 795 0014 7B68     		ldr	r3, [r7, #4]
 796 0016 9B69     		ldr	r3, [r3, #24]
 797              		.loc 1 288 13
 798 0018 5A00     		lsls	r2, r3, #1
 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        EXMC_NPCTL_NDTP |
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_nand_init_struct->databus_width |
 799              		.loc 1 290 45
 800 001a 7B68     		ldr	r3, [r7, #4]
 801 001c 5B69     		ldr	r3, [r3, #20]
 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        EXMC_NPCTL_NDTP |
 802              		.loc 1 289 40
 803 001e 1A43     		orrs	r2, r2, r3
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 804              		.loc 1 291 45
 805 0020 7B68     		ldr	r3, [r7, #4]
 806 0022 1B69     		ldr	r3, [r3, #16]
 807              		.loc 1 291 57
 808 0024 9B01     		lsls	r3, r3, #6
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 809              		.loc 1 290 61
 810 0026 1A43     		orrs	r2, r2, r3
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ecc_size |
 811              		.loc 1 292 45
 812 0028 7B68     		ldr	r3, [r7, #4]
 813 002a 5B68     		ldr	r3, [r3, #4]
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 814              		.loc 1 291 79
 815 002c 1A43     		orrs	r2, r2, r3
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ctr_latency |
 816              		.loc 1 293 45
 817 002e 7B68     		ldr	r3, [r7, #4]
 818 0030 DB68     		ldr	r3, [r3, #12]
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ecc_size |
 819              		.loc 1 292 56
 820 0032 1A43     		orrs	r2, r2, r3
 294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_nand_init_struct->atr_latency;
 821              		.loc 1 294 45
 822 0034 7B68     		ldr	r3, [r7, #4]
 823 0036 9B68     		ldr	r3, [r3, #8]
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ctr_latency |
 824              		.loc 1 293 59
 825 0038 1343     		orrs	r3, r3, r2
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                        EXMC_NPCTL_NDTP |
 826              		.loc 1 288 11
 827 003a 43F00803 		orr	r3, r3, #8
 828 003e 7B61     		str	r3, [r7, #20]
 295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 829              		.loc 1 296 48
 830 0040 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 21


 831 0042 DB69     		ldr	r3, [r3, #28]
 832              		.loc 1 296 69
 833 0044 DB68     		ldr	r3, [r3, #12]
 834              		.loc 1 296 81
 835 0046 013B     		subs	r3, r3, #1
 836              		.loc 1 296 15
 837 0048 DAB2     		uxtb	r2, r3
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 838              		.loc 1 297 49
 839 004a 7B68     		ldr	r3, [r7, #4]
 840 004c DB69     		ldr	r3, [r3, #28]
 841              		.loc 1 297 70
 842 004e 9B68     		ldr	r3, [r3, #8]
 843              		.loc 1 297 81
 844 0050 013B     		subs	r3, r3, #1
 845              		.loc 1 297 87
 846 0052 1B02     		lsls	r3, r3, #8
 847              		.loc 1 297 114
 848 0054 9BB2     		uxth	r3, r3
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 849              		.loc 1 296 111
 850 0056 1A43     		orrs	r2, r2, r3
 298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OF
 851              		.loc 1 298 48
 852 0058 7B68     		ldr	r3, [r7, #4]
 853 005a DB69     		ldr	r3, [r3, #28]
 854              		.loc 1 298 69
 855 005c 5B68     		ldr	r3, [r3, #4]
 856              		.loc 1 298 80
 857 005e 1B04     		lsls	r3, r3, #16
 858              		.loc 1 298 106
 859 0060 03F47F03 		and	r3, r3, #16711680
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 860              		.loc 1 297 139
 861 0064 1A43     		orrs	r2, r2, r3
 299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPC
 862              		.loc 1 299 49
 863 0066 7B68     		ldr	r3, [r7, #4]
 864 0068 DB69     		ldr	r3, [r3, #28]
 865              		.loc 1 299 70
 866 006a 1B68     		ldr	r3, [r3]
 867              		.loc 1 299 88
 868 006c 013B     		subs	r3, r3, #1
 869              		.loc 1 299 120
 870 006e 1B06     		lsls	r3, r3, #24
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 871              		.loc 1 296 13
 872 0070 1343     		orrs	r3, r3, r2
 873 0072 3B61     		str	r3, [r7, #16]
 300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 874              		.loc 1 301 48
 875 0074 7B68     		ldr	r3, [r7, #4]
 876 0076 1B6A     		ldr	r3, [r3, #32]
 877              		.loc 1 301 72
 878 0078 DB68     		ldr	r3, [r3, #12]
 879              		.loc 1 301 84
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 22


 880 007a 013B     		subs	r3, r3, #1
 881              		.loc 1 301 15
 882 007c DAB2     		uxtb	r2, r3
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 883              		.loc 1 302 49
 884 007e 7B68     		ldr	r3, [r7, #4]
 885 0080 1B6A     		ldr	r3, [r3, #32]
 886              		.loc 1 302 73
 887 0082 9B68     		ldr	r3, [r3, #8]
 888              		.loc 1 302 84
 889 0084 013B     		subs	r3, r3, #1
 890              		.loc 1 302 90
 891 0086 1B02     		lsls	r3, r3, #8
 892              		.loc 1 302 117
 893 0088 9BB2     		uxth	r3, r3
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 894              		.loc 1 301 114
 895 008a 1A43     		orrs	r2, r2, r3
 303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD
 896              		.loc 1 303 48
 897 008c 7B68     		ldr	r3, [r7, #4]
 898 008e 1B6A     		ldr	r3, [r3, #32]
 899              		.loc 1 303 72
 900 0090 5B68     		ldr	r3, [r3, #4]
 901              		.loc 1 303 83
 902 0092 1B04     		lsls	r3, r3, #16
 903              		.loc 1 303 109
 904 0094 03F47F03 		and	r3, r3, #16711680
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 905              		.loc 1 302 142
 906 0098 1A43     		orrs	r2, r2, r3
 304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->databus_hiztime -1U) << N
 907              		.loc 1 304 49
 908 009a 7B68     		ldr	r3, [r7, #4]
 909 009c 1B6A     		ldr	r3, [r3, #32]
 910              		.loc 1 304 73
 911 009e 1B68     		ldr	r3, [r3]
 912              		.loc 1 304 91
 913 00a0 013B     		subs	r3, r3, #1
 914              		.loc 1 304 122
 915 00a2 1B06     		lsls	r3, r3, #24
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 916              		.loc 1 301 13
 917 00a4 1343     		orrs	r3, r3, r2
 918 00a6 FB60     		str	r3, [r7, #12]
 305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND initialize */
 307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 919              		.loc 1 307 5
 920 00a8 7B68     		ldr	r3, [r7, #4]
 921 00aa 1B68     		ldr	r3, [r3]
 922 00ac 03F1A063 		add	r3, r3, #83886080
 923 00b0 0233     		adds	r3, r3, #2
 924 00b2 5B01     		lsls	r3, r3, #5
 925 00b4 1A46     		mov	r2, r3
 926              		.loc 1 307 50
 927 00b6 7B69     		ldr	r3, [r7, #20]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 23


 928 00b8 1360     		str	r3, [r2]
 308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 929              		.loc 1 308 5
 930 00ba 7B68     		ldr	r3, [r7, #4]
 931 00bc 1B68     		ldr	r3, [r3]
 932 00be 5B01     		lsls	r3, r3, #5
 933 00c0 03F12043 		add	r3, r3, #-1610612736
 934 00c4 4833     		adds	r3, r3, #72
 935 00c6 1A46     		mov	r2, r3
 936              		.loc 1 308 52
 937 00c8 3B69     		ldr	r3, [r7, #16]
 938 00ca 1360     		str	r3, [r2]
 309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 939              		.loc 1 309 5
 940 00cc 7B68     		ldr	r3, [r7, #4]
 941 00ce 1B68     		ldr	r3, [r3]
 942 00d0 5B01     		lsls	r3, r3, #5
 943 00d2 03F12043 		add	r3, r3, #-1610612736
 944 00d6 4C33     		adds	r3, r3, #76
 945 00d8 1A46     		mov	r2, r3
 946              		.loc 1 309 52
 947 00da FB68     		ldr	r3, [r7, #12]
 948 00dc 1360     		str	r3, [r2]
 310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 949              		.loc 1 310 1
 950 00de 00BF     		nop
 951 00e0 1C37     		adds	r7, r7, #28
 952              	.LCFI39:
 953              		.cfi_def_cfa_offset 4
 954 00e2 BD46     		mov	sp, r7
 955              	.LCFI40:
 956              		.cfi_def_cfa_register 13
 957              		@ sp needed
 958 00e4 80BC     		pop	{r7}
 959              	.LCFI41:
 960              		.cfi_restore 7
 961              		.cfi_def_cfa_offset 0
 962 00e6 7047     		bx	lr
 963              		.cfi_endproc
 964              	.LFE62:
 966              		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 967              		.align	1
 968              		.global	exmc_nand_struct_para_init
 969              		.syntax unified
 970              		.thumb
 971              		.thumb_func
 973              	exmc_nand_struct_para_init:
 974              	.LFB63:
 311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      initialize the struct exmc_nand_init_struct
 314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  none
 315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] the initialized struct exmc_nand_init_struct pointer
 316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct* exmc_nand_init_struct)
 319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 24


 975              		.loc 1 319 1
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 8
 978              		@ frame_needed = 1, uses_anonymous_args = 0
 979              		@ link register save eliminated.
 980 0000 80B4     		push	{r7}
 981              	.LCFI42:
 982              		.cfi_def_cfa_offset 4
 983              		.cfi_offset 7, -4
 984 0002 83B0     		sub	sp, sp, #12
 985              	.LCFI43:
 986              		.cfi_def_cfa_offset 16
 987 0004 00AF     		add	r7, sp, #0
 988              	.LCFI44:
 989              		.cfi_def_cfa_register 7
 990 0006 7860     		str	r0, [r7, #4]
 320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the structure with default value */
 321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 991              		.loc 1 321 38
 992 0008 7B68     		ldr	r3, [r7, #4]
 993 000a 0122     		movs	r2, #1
 994 000c 1A60     		str	r2, [r3]
 322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 995              		.loc 1 322 41
 996 000e 7B68     		ldr	r3, [r7, #4]
 997 0010 0022     		movs	r2, #0
 998 0012 9A61     		str	r2, [r3, #24]
 323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
 999              		.loc 1 323 42
 1000 0014 7B68     		ldr	r3, [r7, #4]
 1001 0016 0022     		movs	r2, #0
 1002 0018 5A61     		str	r2, [r3, #20]
 324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 1003              		.loc 1 324 38
 1004 001a 7B68     		ldr	r3, [r7, #4]
 1005 001c 0022     		movs	r2, #0
 1006 001e 1A61     		str	r2, [r3, #16]
 325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 1007              		.loc 1 325 37
 1008 0020 7B68     		ldr	r3, [r7, #4]
 1009 0022 0022     		movs	r2, #0
 1010 0024 5A60     		str	r2, [r3, #4]
 326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 1011              		.loc 1 326 40
 1012 0026 7B68     		ldr	r3, [r7, #4]
 1013 0028 0022     		movs	r2, #0
 1014 002a DA60     		str	r2, [r3, #12]
 327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 1015              		.loc 1 327 40
 1016 002c 7B68     		ldr	r3, [r7, #4]
 1017 002e 0022     		movs	r2, #0
 1018 0030 9A60     		str	r2, [r3, #8]
 328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 1019              		.loc 1 328 26
 1020 0032 7B68     		ldr	r3, [r7, #4]
 1021 0034 DB69     		ldr	r3, [r3, #28]
 1022              		.loc 1 328 59
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 25


 1023 0036 FC22     		movs	r2, #252
 1024 0038 DA60     		str	r2, [r3, #12]
 329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 1025              		.loc 1 329 26
 1026 003a 7B68     		ldr	r3, [r7, #4]
 1027 003c DB69     		ldr	r3, [r3, #28]
 1028              		.loc 1 329 58
 1029 003e FC22     		movs	r2, #252
 1030 0040 9A60     		str	r2, [r3, #8]
 330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 1031              		.loc 1 330 26
 1032 0042 7B68     		ldr	r3, [r7, #4]
 1033 0044 DB69     		ldr	r3, [r3, #28]
 1034              		.loc 1 330 58
 1035 0046 FC22     		movs	r2, #252
 1036 0048 5A60     		str	r2, [r3, #4]
 331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 1037              		.loc 1 331 26
 1038 004a 7B68     		ldr	r3, [r7, #4]
 1039 004c DB69     		ldr	r3, [r3, #28]
 1040              		.loc 1 331 65
 1041 004e FC22     		movs	r2, #252
 1042 0050 1A60     		str	r2, [r3]
 332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 1043              		.loc 1 332 26
 1044 0052 7B68     		ldr	r3, [r7, #4]
 1045 0054 1B6A     		ldr	r3, [r3, #32]
 1046              		.loc 1 332 62
 1047 0056 FC22     		movs	r2, #252
 1048 0058 DA60     		str	r2, [r3, #12]
 333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 1049              		.loc 1 333 26
 1050 005a 7B68     		ldr	r3, [r7, #4]
 1051 005c 1B6A     		ldr	r3, [r3, #32]
 1052              		.loc 1 333 61
 1053 005e FC22     		movs	r2, #252
 1054 0060 9A60     		str	r2, [r3, #8]
 334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
 1055              		.loc 1 334 26
 1056 0062 7B68     		ldr	r3, [r7, #4]
 1057 0064 1B6A     		ldr	r3, [r3, #32]
 1058              		.loc 1 334 61
 1059 0066 FC22     		movs	r2, #252
 1060 0068 5A60     		str	r2, [r3, #4]
 335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 1061              		.loc 1 335 26
 1062 006a 7B68     		ldr	r3, [r7, #4]
 1063 006c 1B6A     		ldr	r3, [r3, #32]
 1064              		.loc 1 335 68
 1065 006e FC22     		movs	r2, #252
 1066 0070 1A60     		str	r2, [r3]
 336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1067              		.loc 1 336 1
 1068 0072 00BF     		nop
 1069 0074 0C37     		adds	r7, r7, #12
 1070              	.LCFI45:
 1071              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 26


 1072 0076 BD46     		mov	sp, r7
 1073              	.LCFI46:
 1074              		.cfi_def_cfa_register 13
 1075              		@ sp needed
 1076 0078 80BC     		pop	{r7}
 1077              	.LCFI47:
 1078              		.cfi_restore 7
 1079              		.cfi_def_cfa_offset 0
 1080 007a 7047     		bx	lr
 1081              		.cfi_endproc
 1082              	.LFE63:
 1084              		.section	.text.exmc_nand_enable,"ax",%progbits
 1085              		.align	1
 1086              		.global	exmc_nand_enable
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1091              	exmc_nand_enable:
 1092              	.LFB64:
 337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      enable NAND bank
 340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_nand_enable(uint32_t nand_bank)
 346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1093              		.loc 1 346 1
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 8
 1096              		@ frame_needed = 1, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
 1098 0000 80B4     		push	{r7}
 1099              	.LCFI48:
 1100              		.cfi_def_cfa_offset 4
 1101              		.cfi_offset 7, -4
 1102 0002 83B0     		sub	sp, sp, #12
 1103              	.LCFI49:
 1104              		.cfi_def_cfa_offset 16
 1105 0004 00AF     		add	r7, sp, #0
 1106              	.LCFI50:
 1107              		.cfi_def_cfa_register 7
 1108 0006 7860     		str	r0, [r7, #4]
 347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL(nand_bank) |= EXMC_NPCTL_NDBKEN;
 1109              		.loc 1 347 5
 1110 0008 7B68     		ldr	r3, [r7, #4]
 1111 000a 03F1A063 		add	r3, r3, #83886080
 1112 000e 0233     		adds	r3, r3, #2
 1113 0010 5B01     		lsls	r3, r3, #5
 1114 0012 1A68     		ldr	r2, [r3]
 1115 0014 7B68     		ldr	r3, [r7, #4]
 1116 0016 03F1A063 		add	r3, r3, #83886080
 1117 001a 0233     		adds	r3, r3, #2
 1118 001c 5B01     		lsls	r3, r3, #5
 1119 001e 1946     		mov	r1, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 27


 1120              		.loc 1 347 27
 1121 0020 42F00403 		orr	r3, r2, #4
 1122 0024 0B60     		str	r3, [r1]
 348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1123              		.loc 1 348 1
 1124 0026 00BF     		nop
 1125 0028 0C37     		adds	r7, r7, #12
 1126              	.LCFI51:
 1127              		.cfi_def_cfa_offset 4
 1128 002a BD46     		mov	sp, r7
 1129              	.LCFI52:
 1130              		.cfi_def_cfa_register 13
 1131              		@ sp needed
 1132 002c 80BC     		pop	{r7}
 1133              	.LCFI53:
 1134              		.cfi_restore 7
 1135              		.cfi_def_cfa_offset 0
 1136 002e 7047     		bx	lr
 1137              		.cfi_endproc
 1138              	.LFE64:
 1140              		.section	.text.exmc_nand_disable,"ax",%progbits
 1141              		.align	1
 1142              		.global	exmc_nand_disable
 1143              		.syntax unified
 1144              		.thumb
 1145              		.thumb_func
 1147              	exmc_nand_disable:
 1148              	.LFB65:
 349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      disable NAND bank
 352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_nand_disable(uint32_t nand_bank)
 358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1149              		.loc 1 358 1
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 8
 1152              		@ frame_needed = 1, uses_anonymous_args = 0
 1153              		@ link register save eliminated.
 1154 0000 80B4     		push	{r7}
 1155              	.LCFI54:
 1156              		.cfi_def_cfa_offset 4
 1157              		.cfi_offset 7, -4
 1158 0002 83B0     		sub	sp, sp, #12
 1159              	.LCFI55:
 1160              		.cfi_def_cfa_offset 16
 1161 0004 00AF     		add	r7, sp, #0
 1162              	.LCFI56:
 1163              		.cfi_def_cfa_register 7
 1164 0006 7860     		str	r0, [r7, #4]
 359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL(nand_bank) &= ~EXMC_NPCTL_NDBKEN;
 1165              		.loc 1 359 5
 1166 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 28


 1167 000a 03F1A063 		add	r3, r3, #83886080
 1168 000e 0233     		adds	r3, r3, #2
 1169 0010 5B01     		lsls	r3, r3, #5
 1170 0012 1A68     		ldr	r2, [r3]
 1171 0014 7B68     		ldr	r3, [r7, #4]
 1172 0016 03F1A063 		add	r3, r3, #83886080
 1173 001a 0233     		adds	r3, r3, #2
 1174 001c 5B01     		lsls	r3, r3, #5
 1175 001e 1946     		mov	r1, r3
 1176              		.loc 1 359 27
 1177 0020 22F00403 		bic	r3, r2, #4
 1178 0024 0B60     		str	r3, [r1]
 360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1179              		.loc 1 360 1
 1180 0026 00BF     		nop
 1181 0028 0C37     		adds	r7, r7, #12
 1182              	.LCFI57:
 1183              		.cfi_def_cfa_offset 4
 1184 002a BD46     		mov	sp, r7
 1185              	.LCFI58:
 1186              		.cfi_def_cfa_register 13
 1187              		@ sp needed
 1188 002c 80BC     		pop	{r7}
 1189              	.LCFI59:
 1190              		.cfi_restore 7
 1191              		.cfi_def_cfa_offset 0
 1192 002e 7047     		bx	lr
 1193              		.cfi_endproc
 1194              	.LFE65:
 1196              		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 1197              		.align	1
 1198              		.global	exmc_nand_ecc_config
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	exmc_nand_ecc_config:
 1204              	.LFB66:
 361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      enable or disable the EXMC NAND ECC function
 364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_nand_ecc_config(uint32_t nand_bank, ControlStatus newvalue)
 371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1205              		.loc 1 371 1
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 8
 1208              		@ frame_needed = 1, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 1210 0000 80B4     		push	{r7}
 1211              	.LCFI60:
 1212              		.cfi_def_cfa_offset 4
 1213              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 29


 1214 0002 83B0     		sub	sp, sp, #12
 1215              	.LCFI61:
 1216              		.cfi_def_cfa_offset 16
 1217 0004 00AF     		add	r7, sp, #0
 1218              	.LCFI62:
 1219              		.cfi_def_cfa_register 7
 1220 0006 7860     		str	r0, [r7, #4]
 1221 0008 0B46     		mov	r3, r1
 1222 000a FB70     		strb	r3, [r7, #3]
 372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     if (ENABLE == newvalue){
 1223              		.loc 1 372 8
 1224 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1225 000e 012B     		cmp	r3, #1
 1226 0010 0FD1     		bne	.L19
 373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         /* enable the selected NAND bank ECC function */
 374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         EXMC_NPCTL(nand_bank) |= EXMC_NPCTL_ECCEN;
 1227              		.loc 1 374 9
 1228 0012 7B68     		ldr	r3, [r7, #4]
 1229 0014 03F1A063 		add	r3, r3, #83886080
 1230 0018 0233     		adds	r3, r3, #2
 1231 001a 5B01     		lsls	r3, r3, #5
 1232 001c 1A68     		ldr	r2, [r3]
 1233 001e 7B68     		ldr	r3, [r7, #4]
 1234 0020 03F1A063 		add	r3, r3, #83886080
 1235 0024 0233     		adds	r3, r3, #2
 1236 0026 5B01     		lsls	r3, r3, #5
 1237 0028 1946     		mov	r1, r3
 1238              		.loc 1 374 31
 1239 002a 42F04003 		orr	r3, r2, #64
 1240 002e 0B60     		str	r3, [r1]
 375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }else{
 376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         /* disable the selected NAND bank ECC function */
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         EXMC_NPCTL(nand_bank) &= ~EXMC_NPCTL_ECCEN;
 378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1241              		.loc 1 379 1
 1242 0030 0EE0     		b	.L21
 1243              	.L19:
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 1244              		.loc 1 377 9
 1245 0032 7B68     		ldr	r3, [r7, #4]
 1246 0034 03F1A063 		add	r3, r3, #83886080
 1247 0038 0233     		adds	r3, r3, #2
 1248 003a 5B01     		lsls	r3, r3, #5
 1249 003c 1A68     		ldr	r2, [r3]
 1250 003e 7B68     		ldr	r3, [r7, #4]
 1251 0040 03F1A063 		add	r3, r3, #83886080
 1252 0044 0233     		adds	r3, r3, #2
 1253 0046 5B01     		lsls	r3, r3, #5
 1254 0048 1946     		mov	r1, r3
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 1255              		.loc 1 377 31
 1256 004a 22F04003 		bic	r3, r2, #64
 1257 004e 0B60     		str	r3, [r1]
 1258              	.L21:
 1259              		.loc 1 379 1
 1260 0050 00BF     		nop
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 30


 1261 0052 0C37     		adds	r7, r7, #12
 1262              	.LCFI63:
 1263              		.cfi_def_cfa_offset 4
 1264 0054 BD46     		mov	sp, r7
 1265              	.LCFI64:
 1266              		.cfi_def_cfa_register 13
 1267              		@ sp needed
 1268 0056 80BC     		pop	{r7}
 1269              	.LCFI65:
 1270              		.cfi_restore 7
 1271              		.cfi_def_cfa_offset 0
 1272 0058 7047     		bx	lr
 1273              		.cfi_endproc
 1274              	.LFE66:
 1276              		.section	.text.exmc_ecc_get,"ax",%progbits
 1277              		.align	1
 1278              		.global	exmc_ecc_get
 1279              		.syntax unified
 1280              		.thumb
 1281              		.thumb_func
 1283              	exmc_ecc_get:
 1284              	.LFB67:
 380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      get the EXMC ECC value
 383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     the error correction code(ECC) value
 387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** uint32_t exmc_ecc_get(uint32_t nand_bank)
 389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1285              		.loc 1 389 1
 1286              		.cfi_startproc
 1287              		@ args = 0, pretend = 0, frame = 8
 1288              		@ frame_needed = 1, uses_anonymous_args = 0
 1289              		@ link register save eliminated.
 1290 0000 80B4     		push	{r7}
 1291              	.LCFI66:
 1292              		.cfi_def_cfa_offset 4
 1293              		.cfi_offset 7, -4
 1294 0002 83B0     		sub	sp, sp, #12
 1295              	.LCFI67:
 1296              		.cfi_def_cfa_offset 16
 1297 0004 00AF     		add	r7, sp, #0
 1298              	.LCFI68:
 1299              		.cfi_def_cfa_register 7
 1300 0006 7860     		str	r0, [r7, #4]
 390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     return (EXMC_NECC(nand_bank));
 1301              		.loc 1 390 13
 1302 0008 7B68     		ldr	r3, [r7, #4]
 1303 000a 5B01     		lsls	r3, r3, #5
 1304 000c 03F12043 		add	r3, r3, #-1610612736
 1305 0010 5433     		adds	r3, r3, #84
 1306 0012 1B68     		ldr	r3, [r3]
 391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1307              		.loc 1 391 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 31


 1308 0014 1846     		mov	r0, r3
 1309 0016 0C37     		adds	r7, r7, #12
 1310              	.LCFI69:
 1311              		.cfi_def_cfa_offset 4
 1312 0018 BD46     		mov	sp, r7
 1313              	.LCFI70:
 1314              		.cfi_def_cfa_register 13
 1315              		@ sp needed
 1316 001a 80BC     		pop	{r7}
 1317              	.LCFI71:
 1318              		.cfi_restore 7
 1319              		.cfi_def_cfa_offset 0
 1320 001c 7047     		bx	lr
 1321              		.cfi_endproc
 1322              	.LFE67:
 1324              		.section	.text.exmc_pccard_deinit,"ax",%progbits
 1325              		.align	1
 1326              		.global	exmc_pccard_deinit
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1331              	exmc_pccard_deinit:
 1332              	.LFB68:
 392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      deinitialize EXMC PC card bank
 395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  none
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_pccard_deinit(void)
 400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1333              		.loc 1 400 1
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 1, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338 0000 80B4     		push	{r7}
 1339              	.LCFI72:
 1340              		.cfi_def_cfa_offset 4
 1341              		.cfi_offset 7, -4
 1342 0002 00AF     		add	r7, sp, #0
 1343              	.LCFI73:
 1344              		.cfi_def_cfa_register 7
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* EXMC_BANK3_PCCARD */
 402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 1345              		.loc 1 402 5
 1346 0004 0A4B     		ldr	r3, .L25
 1347              		.loc 1 402 17
 1348 0006 1822     		movs	r2, #24
 1349 0008 1A60     		str	r2, [r3]
 403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 1350              		.loc 1 403 5
 1351 000a 0A4B     		ldr	r3, .L25+4
 1352              		.loc 1 403 19
 1353 000c 4022     		movs	r2, #64
 1354 000e 1A60     		str	r2, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 32


 404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 1355              		.loc 1 404 5
 1356 0010 094B     		ldr	r3, .L25+8
 1357              		.loc 1 404 19
 1358 0012 4FF0FC32 		mov	r2, #-50529028
 1359 0016 1A60     		str	r2, [r3]
 405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 1360              		.loc 1 405 5
 1361 0018 084B     		ldr	r3, .L25+12
 1362              		.loc 1 405 19
 1363 001a 4FF0FC32 		mov	r2, #-50529028
 1364 001e 1A60     		str	r2, [r3]
 406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 1365              		.loc 1 406 5
 1366 0020 074B     		ldr	r3, .L25+16
 1367              		.loc 1 406 19
 1368 0022 4FF0FC32 		mov	r2, #-50529028
 1369 0026 1A60     		str	r2, [r3]
 407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1370              		.loc 1 407 1
 1371 0028 00BF     		nop
 1372 002a BD46     		mov	sp, r7
 1373              	.LCFI74:
 1374              		.cfi_def_cfa_register 13
 1375              		@ sp needed
 1376 002c 80BC     		pop	{r7}
 1377              	.LCFI75:
 1378              		.cfi_restore 7
 1379              		.cfi_def_cfa_offset 0
 1380 002e 7047     		bx	lr
 1381              	.L26:
 1382              		.align	2
 1383              	.L25:
 1384 0030 A00000A0 		.word	-1610612576
 1385 0034 A40000A0 		.word	-1610612572
 1386 0038 A80000A0 		.word	-1610612568
 1387 003c AC0000A0 		.word	-1610612564
 1388 0040 B00000A0 		.word	-1610612560
 1389              		.cfi_endproc
 1390              	.LFE68:
 1392              		.section	.text.exmc_pccard_init,"ax",%progbits
 1393              		.align	1
 1394              		.global	exmc_pccard_init
 1395              		.syntax unified
 1396              		.thumb
 1397              		.thumb_func
 1399              	exmc_pccard_init:
 1400              	.LFB69:
 408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      initialize EXMC PC card bank
 411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   wait_feature: ENABLE or DISABLE
 415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 33


 417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)
 422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1401              		.loc 1 422 1
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 8
 1404              		@ frame_needed = 1, uses_anonymous_args = 0
 1405              		@ link register save eliminated.
 1406 0000 80B4     		push	{r7}
 1407              	.LCFI76:
 1408              		.cfi_def_cfa_offset 4
 1409              		.cfi_offset 7, -4
 1410 0002 83B0     		sub	sp, sp, #12
 1411              	.LCFI77:
 1412              		.cfi_def_cfa_offset 16
 1413 0004 00AF     		add	r7, sp, #0
 1414              	.LCFI78:
 1415              		.cfi_def_cfa_register 7
 1416 0006 7860     		str	r0, [r7, #4]
 423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 1417              		.loc 1 424 53
 1418 0008 7B68     		ldr	r3, [r7, #4]
 1419 000a 9B68     		ldr	r3, [r3, #8]
 1420              		.loc 1 424 19
 1421 000c 5A00     		lsls	r2, r3, #1
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->ctr_latency |
 1422              		.loc 1 426 53
 1423 000e 7B68     		ldr	r3, [r7, #4]
 1424 0010 5B68     		ldr	r3, [r3, #4]
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 1425              		.loc 1 425 58
 1426 0012 1A43     		orrs	r2, r2, r3
 427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 1427              		.loc 1 427 53
 1428 0014 7B68     		ldr	r3, [r7, #4]
 1429 0016 1B68     		ldr	r3, [r3]
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 1430              		.loc 1 426 67
 1431 0018 1343     		orrs	r3, r3, r2
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 1432              		.loc 1 424 5
 1433 001a 2C4A     		ldr	r2, .L28
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 1434              		.loc 1 426 67
 1435 001c 43F01003 		orr	r3, r3, #16
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 1436              		.loc 1 424 17
 1437 0020 1360     		str	r3, [r2]
 428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U)& EXMC
 1438              		.loc 1 430 56
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 34


 1439 0022 7B68     		ldr	r3, [r7, #4]
 1440 0024 DB68     		ldr	r3, [r3, #12]
 1441              		.loc 1 430 77
 1442 0026 DB68     		ldr	r3, [r3, #12]
 1443              		.loc 1 430 89
 1444 0028 013B     		subs	r3, r3, #1
 1445              		.loc 1 430 21
 1446 002a DAB2     		uxtb	r2, r3
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1447              		.loc 1 431 57
 1448 002c 7B68     		ldr	r3, [r7, #4]
 1449 002e DB68     		ldr	r3, [r3, #12]
 1450              		.loc 1 431 78
 1451 0030 9B68     		ldr	r3, [r3, #8]
 1452              		.loc 1 431 89
 1453 0032 013B     		subs	r3, r3, #1
 1454              		.loc 1 431 95
 1455 0034 1B02     		lsls	r3, r3, #8
 1456              		.loc 1 431 122
 1457 0036 9BB2     		uxth	r3, r3
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1458              		.loc 1 430 118
 1459 0038 1A43     		orrs	r2, r2, r3
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_C
 1460              		.loc 1 432 56
 1461 003a 7B68     		ldr	r3, [r7, #4]
 1462 003c DB68     		ldr	r3, [r3, #12]
 1463              		.loc 1 432 77
 1464 003e 5B68     		ldr	r3, [r3, #4]
 1465              		.loc 1 432 88
 1466 0040 1B04     		lsls	r3, r3, #16
 1467              		.loc 1 432 114
 1468 0042 03F47F03 		and	r3, r3, #16711680
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1469              		.loc 1 431 147
 1470 0046 1A43     		orrs	r2, r2, r3
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U
 1471              		.loc 1 433 57
 1472 0048 7B68     		ldr	r3, [r7, #4]
 1473 004a DB68     		ldr	r3, [r3, #12]
 1474              		.loc 1 433 78
 1475 004c 1B68     		ldr	r3, [r3]
 1476              		.loc 1 433 96
 1477 004e 013B     		subs	r3, r3, #1
 1478              		.loc 1 433 128
 1479 0050 1B06     		lsls	r3, r3, #24
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1480              		.loc 1 430 5
 1481 0052 1F49     		ldr	r1, .L28+4
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_C
 1482              		.loc 1 432 138
 1483 0054 1343     		orrs	r3, r3, r2
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1484              		.loc 1 430 19
 1485 0056 0B60     		str	r3, [r1]
 434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 35


 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
 1486              		.loc 1 436 56
 1487 0058 7B68     		ldr	r3, [r7, #4]
 1488 005a 1B69     		ldr	r3, [r3, #16]
 1489              		.loc 1 436 80
 1490 005c DB68     		ldr	r3, [r3, #12]
 1491              		.loc 1 436 92
 1492 005e 013B     		subs	r3, r3, #1
 1493              		.loc 1 436 21
 1494 0060 DAB2     		uxtb	r2, r3
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1495              		.loc 1 437 57
 1496 0062 7B68     		ldr	r3, [r7, #4]
 1497 0064 1B69     		ldr	r3, [r3, #16]
 1498              		.loc 1 437 81
 1499 0066 9B68     		ldr	r3, [r3, #8]
 1500              		.loc 1 437 92
 1501 0068 013B     		subs	r3, r3, #1
 1502              		.loc 1 437 98
 1503 006a 1B02     		lsls	r3, r3, #8
 1504              		.loc 1 437 125
 1505 006c 9BB2     		uxth	r3, r3
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1506              		.loc 1 436 122
 1507 006e 1A43     		orrs	r2, r2, r3
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCF
 1508              		.loc 1 438 56
 1509 0070 7B68     		ldr	r3, [r7, #4]
 1510 0072 1B69     		ldr	r3, [r3, #16]
 1511              		.loc 1 438 80
 1512 0074 5B68     		ldr	r3, [r3, #4]
 1513              		.loc 1 438 91
 1514 0076 1B04     		lsls	r3, r3, #16
 1515              		.loc 1 438 117
 1516 0078 03F47F03 		and	r3, r3, #16711680
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1517              		.loc 1 437 150
 1518 007c 1A43     		orrs	r2, r2, r3
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime -
 1519              		.loc 1 439 57
 1520 007e 7B68     		ldr	r3, [r7, #4]
 1521 0080 1B69     		ldr	r3, [r3, #16]
 1522              		.loc 1 439 81
 1523 0082 1B68     		ldr	r3, [r3]
 1524              		.loc 1 439 99
 1525 0084 013B     		subs	r3, r3, #1
 1526              		.loc 1 439 130
 1527 0086 1B06     		lsls	r3, r3, #24
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1528              		.loc 1 436 5
 1529 0088 1249     		ldr	r1, .L28+8
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCF
 1530              		.loc 1 438 140
 1531 008a 1343     		orrs	r3, r3, r2
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1532              		.loc 1 436 19
 1533 008c 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 36


 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 1534              		.loc 1 442 56
 1535 008e 7B68     		ldr	r3, [r7, #4]
 1536 0090 5B69     		ldr	r3, [r3, #20]
 1537              		.loc 1 442 73
 1538 0092 DB68     		ldr	r3, [r3, #12]
 1539              		.loc 1 442 85
 1540 0094 013B     		subs	r3, r3, #1
 1541              		.loc 1 442 21
 1542 0096 DAB2     		uxtb	r2, r3
 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1543              		.loc 1 443 57
 1544 0098 7B68     		ldr	r3, [r7, #4]
 1545 009a 5B69     		ldr	r3, [r3, #20]
 1546              		.loc 1 443 74
 1547 009c 9B68     		ldr	r3, [r3, #8]
 1548              		.loc 1 443 85
 1549 009e 013B     		subs	r3, r3, #1
 1550              		.loc 1 443 91
 1551 00a0 1B02     		lsls	r3, r3, #8
 1552              		.loc 1 443 117
 1553 00a2 9BB2     		uxth	r3, r3
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1554              		.loc 1 442 115
 1555 00a4 1A43     		orrs	r2, r2, r3
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD
 1556              		.loc 1 444 56
 1557 00a6 7B68     		ldr	r3, [r7, #4]
 1558 00a8 5B69     		ldr	r3, [r3, #20]
 1559              		.loc 1 444 73
 1560 00aa 5B68     		ldr	r3, [r3, #4]
 1561              		.loc 1 444 84
 1562 00ac 1B04     		lsls	r3, r3, #16
 1563              		.loc 1 444 109
 1564 00ae 03F47F03 		and	r3, r3, #16711680
 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1565              		.loc 1 443 142
 1566 00b2 1A43     		orrs	r2, r2, r3
 445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCF
 1567              		.loc 1 445 56
 1568 00b4 7B68     		ldr	r3, [r7, #4]
 1569 00b6 5B69     		ldr	r3, [r3, #20]
 1570              		.loc 1 445 73
 1571 00b8 1B68     		ldr	r3, [r3]
 1572              		.loc 1 445 116
 1573 00ba 1B06     		lsls	r3, r3, #24
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1574              		.loc 1 442 5
 1575 00bc 0649     		ldr	r1, .L28+12
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD
 1576              		.loc 1 444 132
 1577 00be 1343     		orrs	r3, r3, r2
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1578              		.loc 1 442 19
 1579 00c0 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 37


 446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1580              		.loc 1 446 1
 1581 00c2 00BF     		nop
 1582 00c4 0C37     		adds	r7, r7, #12
 1583              	.LCFI79:
 1584              		.cfi_def_cfa_offset 4
 1585 00c6 BD46     		mov	sp, r7
 1586              	.LCFI80:
 1587              		.cfi_def_cfa_register 13
 1588              		@ sp needed
 1589 00c8 80BC     		pop	{r7}
 1590              	.LCFI81:
 1591              		.cfi_restore 7
 1592              		.cfi_def_cfa_offset 0
 1593 00ca 7047     		bx	lr
 1594              	.L29:
 1595              		.align	2
 1596              	.L28:
 1597 00cc A00000A0 		.word	-1610612576
 1598 00d0 A80000A0 		.word	-1610612568
 1599 00d4 AC0000A0 		.word	-1610612564
 1600 00d8 B00000A0 		.word	-1610612560
 1601              		.cfi_endproc
 1602              	.LFE69:
 1604              		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 1605              		.align	1
 1606              		.global	exmc_pccard_struct_para_init
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1611              	exmc_pccard_struct_para_init:
 1612              	.LFB70:
 447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      initialize the struct exmc_pccard_parameter_struct
 450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  none
 451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1613              		.loc 1 455 1
 1614              		.cfi_startproc
 1615              		@ args = 0, pretend = 0, frame = 8
 1616              		@ frame_needed = 1, uses_anonymous_args = 0
 1617              		@ link register save eliminated.
 1618 0000 80B4     		push	{r7}
 1619              	.LCFI82:
 1620              		.cfi_def_cfa_offset 4
 1621              		.cfi_offset 7, -4
 1622 0002 83B0     		sub	sp, sp, #12
 1623              	.LCFI83:
 1624              		.cfi_def_cfa_offset 16
 1625 0004 00AF     		add	r7, sp, #0
 1626              	.LCFI84:
 1627              		.cfi_def_cfa_register 7
 1628 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 38


 456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* configure the structure with default value */
 457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 1629              		.loc 1 457 43
 1630 0008 7B68     		ldr	r3, [r7, #4]
 1631 000a 0022     		movs	r2, #0
 1632 000c 9A60     		str	r2, [r3, #8]
 458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 1633              		.loc 1 458 42
 1634 000e 7B68     		ldr	r3, [r7, #4]
 1635 0010 0022     		movs	r2, #0
 1636 0012 5A60     		str	r2, [r3, #4]
 459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 1637              		.loc 1 459 42
 1638 0014 7B68     		ldr	r3, [r7, #4]
 1639 0016 0022     		movs	r2, #0
 1640 0018 1A60     		str	r2, [r3]
 460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 1641              		.loc 1 460 28
 1642 001a 7B68     		ldr	r3, [r7, #4]
 1643 001c DB68     		ldr	r3, [r3, #12]
 1644              		.loc 1 460 61
 1645 001e FC22     		movs	r2, #252
 1646 0020 DA60     		str	r2, [r3, #12]
 461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 1647              		.loc 1 461 28
 1648 0022 7B68     		ldr	r3, [r7, #4]
 1649 0024 DB68     		ldr	r3, [r3, #12]
 1650              		.loc 1 461 60
 1651 0026 FC22     		movs	r2, #252
 1652 0028 9A60     		str	r2, [r3, #8]
 462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 1653              		.loc 1 462 28
 1654 002a 7B68     		ldr	r3, [r7, #4]
 1655 002c DB68     		ldr	r3, [r3, #12]
 1656              		.loc 1 462 60
 1657 002e FC22     		movs	r2, #252
 1658 0030 5A60     		str	r2, [r3, #4]
 463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 1659              		.loc 1 463 28
 1660 0032 7B68     		ldr	r3, [r7, #4]
 1661 0034 DB68     		ldr	r3, [r3, #12]
 1662              		.loc 1 463 67
 1663 0036 FC22     		movs	r2, #252
 1664 0038 1A60     		str	r2, [r3]
 464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 1665              		.loc 1 464 28
 1666 003a 7B68     		ldr	r3, [r7, #4]
 1667 003c 1B69     		ldr	r3, [r3, #16]
 1668              		.loc 1 464 64
 1669 003e FC22     		movs	r2, #252
 1670 0040 DA60     		str	r2, [r3, #12]
 465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 1671              		.loc 1 465 28
 1672 0042 7B68     		ldr	r3, [r7, #4]
 1673 0044 1B69     		ldr	r3, [r3, #16]
 1674              		.loc 1 465 63
 1675 0046 FC22     		movs	r2, #252
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 39


 1676 0048 9A60     		str	r2, [r3, #8]
 466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 1677              		.loc 1 466 28
 1678 004a 7B68     		ldr	r3, [r7, #4]
 1679 004c 1B69     		ldr	r3, [r3, #16]
 1680              		.loc 1 466 63
 1681 004e FC22     		movs	r2, #252
 1682 0050 5A60     		str	r2, [r3, #4]
 467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 1683              		.loc 1 467 28
 1684 0052 7B68     		ldr	r3, [r7, #4]
 1685 0054 1B69     		ldr	r3, [r3, #16]
 1686              		.loc 1 467 70
 1687 0056 FC22     		movs	r2, #252
 1688 0058 1A60     		str	r2, [r3]
 468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 1689              		.loc 1 468 28
 1690 005a 7B68     		ldr	r3, [r7, #4]
 1691 005c 5B69     		ldr	r3, [r3, #20]
 1692              		.loc 1 468 57
 1693 005e FC22     		movs	r2, #252
 1694 0060 DA60     		str	r2, [r3, #12]
 469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 1695              		.loc 1 469 28
 1696 0062 7B68     		ldr	r3, [r7, #4]
 1697 0064 5B69     		ldr	r3, [r3, #20]
 1698              		.loc 1 469 56
 1699 0066 FC22     		movs	r2, #252
 1700 0068 9A60     		str	r2, [r3, #8]
 470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 1701              		.loc 1 470 28
 1702 006a 7B68     		ldr	r3, [r7, #4]
 1703 006c 5B69     		ldr	r3, [r3, #20]
 1704              		.loc 1 470 56
 1705 006e FC22     		movs	r2, #252
 1706 0070 5A60     		str	r2, [r3, #4]
 471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 1707              		.loc 1 471 28
 1708 0072 7B68     		ldr	r3, [r7, #4]
 1709 0074 5B69     		ldr	r3, [r3, #20]
 1710              		.loc 1 471 63
 1711 0076 FC22     		movs	r2, #252
 1712 0078 1A60     		str	r2, [r3]
 472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1713              		.loc 1 472 1
 1714 007a 00BF     		nop
 1715 007c 0C37     		adds	r7, r7, #12
 1716              	.LCFI85:
 1717              		.cfi_def_cfa_offset 4
 1718 007e BD46     		mov	sp, r7
 1719              	.LCFI86:
 1720              		.cfi_def_cfa_register 13
 1721              		@ sp needed
 1722 0080 80BC     		pop	{r7}
 1723              	.LCFI87:
 1724              		.cfi_restore 7
 1725              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 40


 1726 0082 7047     		bx	lr
 1727              		.cfi_endproc
 1728              	.LFE70:
 1730              		.section	.text.exmc_pccard_enable,"ax",%progbits
 1731              		.align	1
 1732              		.global	exmc_pccard_enable
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1737              	exmc_pccard_enable:
 1738              	.LFB71:
 473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      enable PC Card Bank
 476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  none
 477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_pccard_enable(void)
 481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1739              		.loc 1 481 1
 1740              		.cfi_startproc
 1741              		@ args = 0, pretend = 0, frame = 0
 1742              		@ frame_needed = 1, uses_anonymous_args = 0
 1743              		@ link register save eliminated.
 1744 0000 80B4     		push	{r7}
 1745              	.LCFI88:
 1746              		.cfi_def_cfa_offset 4
 1747              		.cfi_offset 7, -4
 1748 0002 00AF     		add	r7, sp, #0
 1749              	.LCFI89:
 1750              		.cfi_def_cfa_register 7
 482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 1751              		.loc 1 482 5
 1752 0004 044B     		ldr	r3, .L32
 1753 0006 1B68     		ldr	r3, [r3]
 1754 0008 034A     		ldr	r2, .L32
 1755              		.loc 1 482 17
 1756 000a 43F00403 		orr	r3, r3, #4
 1757 000e 1360     		str	r3, [r2]
 483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1758              		.loc 1 483 1
 1759 0010 00BF     		nop
 1760 0012 BD46     		mov	sp, r7
 1761              	.LCFI90:
 1762              		.cfi_def_cfa_register 13
 1763              		@ sp needed
 1764 0014 80BC     		pop	{r7}
 1765              	.LCFI91:
 1766              		.cfi_restore 7
 1767              		.cfi_def_cfa_offset 0
 1768 0016 7047     		bx	lr
 1769              	.L33:
 1770              		.align	2
 1771              	.L32:
 1772 0018 A00000A0 		.word	-1610612576
 1773              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 41


 1774              	.LFE71:
 1776              		.section	.text.exmc_pccard_disable,"ax",%progbits
 1777              		.align	1
 1778              		.global	exmc_pccard_disable
 1779              		.syntax unified
 1780              		.thumb
 1781              		.thumb_func
 1783              	exmc_pccard_disable:
 1784              	.LFB72:
 484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      disable PC Card Bank
 487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  none
 488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_pccard_disable(void)
 492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1785              		.loc 1 492 1
 1786              		.cfi_startproc
 1787              		@ args = 0, pretend = 0, frame = 0
 1788              		@ frame_needed = 1, uses_anonymous_args = 0
 1789              		@ link register save eliminated.
 1790 0000 80B4     		push	{r7}
 1791              	.LCFI92:
 1792              		.cfi_def_cfa_offset 4
 1793              		.cfi_offset 7, -4
 1794 0002 00AF     		add	r7, sp, #0
 1795              	.LCFI93:
 1796              		.cfi_def_cfa_register 7
 493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****    EXMC_NPCTL3 &= ~EXMC_NPCTL_NDBKEN;
 1797              		.loc 1 493 4
 1798 0004 044B     		ldr	r3, .L35
 1799 0006 1B68     		ldr	r3, [r3]
 1800 0008 034A     		ldr	r2, .L35
 1801              		.loc 1 493 16
 1802 000a 23F00403 		bic	r3, r3, #4
 1803 000e 1360     		str	r3, [r2]
 494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1804              		.loc 1 494 1
 1805 0010 00BF     		nop
 1806 0012 BD46     		mov	sp, r7
 1807              	.LCFI94:
 1808              		.cfi_def_cfa_register 13
 1809              		@ sp needed
 1810 0014 80BC     		pop	{r7}
 1811              	.LCFI95:
 1812              		.cfi_restore 7
 1813              		.cfi_def_cfa_offset 0
 1814 0016 7047     		bx	lr
 1815              	.L36:
 1816              		.align	2
 1817              	.L35:
 1818 0018 A00000A0 		.word	-1610612576
 1819              		.cfi_endproc
 1820              	.LFE72:
 1822              		.section	.text.exmc_interrupt_enable,"ax",%progbits
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 42


 1823              		.align	1
 1824              		.global	exmc_interrupt_enable
 1825              		.syntax unified
 1826              		.thumb
 1827              		.thumb_func
 1829              	exmc_interrupt_enable:
 1830              	.LFB73:
 495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      enable EXMC interrupt
 498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_interrupt_enable(uint32_t bank, uint32_t interrupt_source)
 512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1831              		.loc 1 512 1
 1832              		.cfi_startproc
 1833              		@ args = 0, pretend = 0, frame = 8
 1834              		@ frame_needed = 1, uses_anonymous_args = 0
 1835              		@ link register save eliminated.
 1836 0000 80B4     		push	{r7}
 1837              	.LCFI96:
 1838              		.cfi_def_cfa_offset 4
 1839              		.cfi_offset 7, -4
 1840 0002 83B0     		sub	sp, sp, #12
 1841              	.LCFI97:
 1842              		.cfi_def_cfa_offset 16
 1843 0004 00AF     		add	r7, sp, #0
 1844              	.LCFI98:
 1845              		.cfi_def_cfa_register 7
 1846 0006 7860     		str	r0, [r7, #4]
 1847 0008 3960     		str	r1, [r7]
 513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* NAND bank1, bank2 or PC card bank3 */
 514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) |= interrupt_source;
 1848              		.loc 1 514 5
 1849 000a 7B68     		ldr	r3, [r7, #4]
 1850 000c 5B01     		lsls	r3, r3, #5
 1851 000e 03F12043 		add	r3, r3, #-1610612736
 1852 0012 4433     		adds	r3, r3, #68
 1853 0014 1A68     		ldr	r2, [r3]
 1854 0016 7B68     		ldr	r3, [r7, #4]
 1855 0018 5B01     		lsls	r3, r3, #5
 1856 001a 03F12043 		add	r3, r3, #-1610612736
 1857 001e 4433     		adds	r3, r3, #68
 1858 0020 1946     		mov	r1, r3
 1859              		.loc 1 514 24
 1860 0022 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 43


 1861 0024 1343     		orrs	r3, r3, r2
 1862 0026 0B60     		str	r3, [r1]
 515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1863              		.loc 1 515 1
 1864 0028 00BF     		nop
 1865 002a 0C37     		adds	r7, r7, #12
 1866              	.LCFI99:
 1867              		.cfi_def_cfa_offset 4
 1868 002c BD46     		mov	sp, r7
 1869              	.LCFI100:
 1870              		.cfi_def_cfa_register 13
 1871              		@ sp needed
 1872 002e 80BC     		pop	{r7}
 1873              	.LCFI101:
 1874              		.cfi_restore 7
 1875              		.cfi_def_cfa_offset 0
 1876 0030 7047     		bx	lr
 1877              		.cfi_endproc
 1878              	.LFE73:
 1880              		.section	.text.exmc_interrupt_disable,"ax",%progbits
 1881              		.align	1
 1882              		.global	exmc_interrupt_disable
 1883              		.syntax unified
 1884              		.thumb
 1885              		.thumb_func
 1887              	exmc_interrupt_disable:
 1888              	.LFB74:
 516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 518:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      disable EXMC interrupt
 519:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 521:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 523:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 525:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 527:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 529:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 531:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_interrupt_disable(uint32_t bank, uint32_t interrupt_source)
 533:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1889              		.loc 1 533 1
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 8
 1892              		@ frame_needed = 1, uses_anonymous_args = 0
 1893              		@ link register save eliminated.
 1894 0000 80B4     		push	{r7}
 1895              	.LCFI102:
 1896              		.cfi_def_cfa_offset 4
 1897              		.cfi_offset 7, -4
 1898 0002 83B0     		sub	sp, sp, #12
 1899              	.LCFI103:
 1900              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 44


 1901 0004 00AF     		add	r7, sp, #0
 1902              	.LCFI104:
 1903              		.cfi_def_cfa_register 7
 1904 0006 7860     		str	r0, [r7, #4]
 1905 0008 3960     		str	r1, [r7]
 534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 535:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) &= ~interrupt_source;
 1906              		.loc 1 535 5
 1907 000a 7B68     		ldr	r3, [r7, #4]
 1908 000c 5B01     		lsls	r3, r3, #5
 1909 000e 03F12043 		add	r3, r3, #-1610612736
 1910 0012 4433     		adds	r3, r3, #68
 1911 0014 1968     		ldr	r1, [r3]
 1912              		.loc 1 535 27
 1913 0016 3B68     		ldr	r3, [r7]
 1914 0018 DA43     		mvns	r2, r3
 1915              		.loc 1 535 5
 1916 001a 7B68     		ldr	r3, [r7, #4]
 1917 001c 5B01     		lsls	r3, r3, #5
 1918 001e 03F12043 		add	r3, r3, #-1610612736
 1919 0022 4433     		adds	r3, r3, #68
 1920 0024 1846     		mov	r0, r3
 1921              		.loc 1 535 24
 1922 0026 01EA0203 		and	r3, r1, r2
 1923 002a 0360     		str	r3, [r0]
 536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1924              		.loc 1 536 1
 1925 002c 00BF     		nop
 1926 002e 0C37     		adds	r7, r7, #12
 1927              	.LCFI105:
 1928              		.cfi_def_cfa_offset 4
 1929 0030 BD46     		mov	sp, r7
 1930              	.LCFI106:
 1931              		.cfi_def_cfa_register 13
 1932              		@ sp needed
 1933 0032 80BC     		pop	{r7}
 1934              	.LCFI107:
 1935              		.cfi_restore 7
 1936              		.cfi_def_cfa_offset 0
 1937 0034 7047     		bx	lr
 1938              		.cfi_endproc
 1939              	.LFE74:
 1941              		.section	.text.exmc_flag_get,"ax",%progbits
 1942              		.align	1
 1943              		.global	exmc_flag_get
 1944              		.syntax unified
 1945              		.thumb
 1946              		.thumb_func
 1948              	exmc_flag_get:
 1949              	.LFB75:
 537:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 538:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 539:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      check EXMC flag is set or not
 540:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 541:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 542:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 543:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 45


 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
 545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  flag: specify get which flag
 546:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 547:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
 548:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
 549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
 551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 552:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     FlagStatus: SET or RESET
 553:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** FlagStatus exmc_flag_get(uint32_t bank, uint32_t flag)
 555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 1950              		.loc 1 555 1
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 16
 1953              		@ frame_needed = 1, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
 1955 0000 80B4     		push	{r7}
 1956              	.LCFI108:
 1957              		.cfi_def_cfa_offset 4
 1958              		.cfi_offset 7, -4
 1959 0002 85B0     		sub	sp, sp, #20
 1960              	.LCFI109:
 1961              		.cfi_def_cfa_offset 24
 1962 0004 00AF     		add	r7, sp, #0
 1963              	.LCFI110:
 1964              		.cfi_def_cfa_register 7
 1965 0006 7860     		str	r0, [r7, #4]
 1966 0008 3960     		str	r1, [r7]
 556:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     uint32_t status = 0x00000000U;
 1967              		.loc 1 556 14
 1968 000a 0023     		movs	r3, #0
 1969 000c FB60     		str	r3, [r7, #12]
 557:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 558:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 559:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     status = EXMC_NPINTEN(bank);
 1970              		.loc 1 559 14
 1971 000e 7B68     		ldr	r3, [r7, #4]
 1972 0010 5B01     		lsls	r3, r3, #5
 1973 0012 03F12043 		add	r3, r3, #-1610612736
 1974 0016 4433     		adds	r3, r3, #68
 1975              		.loc 1 559 12
 1976 0018 1B68     		ldr	r3, [r3]
 1977 001a FB60     		str	r3, [r7, #12]
 560:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     
 561:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     if ((status & flag) != (uint32_t)flag ){
 1978              		.loc 1 561 17
 1979 001c FA68     		ldr	r2, [r7, #12]
 1980 001e 3B68     		ldr	r3, [r7]
 1981 0020 1340     		ands	r3, r3, r2
 1982              		.loc 1 561 8
 1983 0022 3A68     		ldr	r2, [r7]
 1984 0024 9A42     		cmp	r2, r3
 1985 0026 01D0     		beq	.L40
 562:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         /* flag is reset */
 563:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         return RESET;
 1986              		.loc 1 563 16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 46


 1987 0028 0023     		movs	r3, #0
 1988 002a 00E0     		b	.L41
 1989              	.L40:
 564:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }else{
 565:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         /* flag is set */
 566:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         return SET;
 1990              		.loc 1 566 16
 1991 002c 0123     		movs	r3, #1
 1992              	.L41:
 567:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 568:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 1993              		.loc 1 568 1
 1994 002e 1846     		mov	r0, r3
 1995 0030 1437     		adds	r7, r7, #20
 1996              	.LCFI111:
 1997              		.cfi_def_cfa_offset 4
 1998 0032 BD46     		mov	sp, r7
 1999              	.LCFI112:
 2000              		.cfi_def_cfa_register 13
 2001              		@ sp needed
 2002 0034 80BC     		pop	{r7}
 2003              	.LCFI113:
 2004              		.cfi_restore 7
 2005              		.cfi_def_cfa_offset 0
 2006 0036 7047     		bx	lr
 2007              		.cfi_endproc
 2008              	.LFE75:
 2010              		.section	.text.exmc_flag_clear,"ax",%progbits
 2011              		.align	1
 2012              		.global	exmc_flag_clear
 2013              		.syntax unified
 2014              		.thumb
 2015              		.thumb_func
 2017              	exmc_flag_clear:
 2018              	.LFB76:
 569:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 570:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 571:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      clear EXMC flag
 572:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  bank: specifie the NAND bank, PCCARD bank
 573:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 574:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 575:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 576:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  flag: specify get which flag
 578:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 579:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
 580:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
 581:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
 582:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
 583:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 584:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 585:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 586:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_flag_clear(uint32_t bank, uint32_t flag)
 587:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 2019              		.loc 1 587 1
 2020              		.cfi_startproc
 2021              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 47


 2022              		@ frame_needed = 1, uses_anonymous_args = 0
 2023              		@ link register save eliminated.
 2024 0000 80B4     		push	{r7}
 2025              	.LCFI114:
 2026              		.cfi_def_cfa_offset 4
 2027              		.cfi_offset 7, -4
 2028 0002 83B0     		sub	sp, sp, #12
 2029              	.LCFI115:
 2030              		.cfi_def_cfa_offset 16
 2031 0004 00AF     		add	r7, sp, #0
 2032              	.LCFI116:
 2033              		.cfi_def_cfa_register 7
 2034 0006 7860     		str	r0, [r7, #4]
 2035 0008 3960     		str	r1, [r7]
 588:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 589:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) &= ~flag;
 2036              		.loc 1 589 5
 2037 000a 7B68     		ldr	r3, [r7, #4]
 2038 000c 5B01     		lsls	r3, r3, #5
 2039 000e 03F12043 		add	r3, r3, #-1610612736
 2040 0012 4433     		adds	r3, r3, #68
 2041 0014 1968     		ldr	r1, [r3]
 2042              		.loc 1 589 27
 2043 0016 3B68     		ldr	r3, [r7]
 2044 0018 DA43     		mvns	r2, r3
 2045              		.loc 1 589 5
 2046 001a 7B68     		ldr	r3, [r7, #4]
 2047 001c 5B01     		lsls	r3, r3, #5
 2048 001e 03F12043 		add	r3, r3, #-1610612736
 2049 0022 4433     		adds	r3, r3, #68
 2050 0024 1846     		mov	r0, r3
 2051              		.loc 1 589 24
 2052 0026 01EA0203 		and	r3, r1, r2
 2053 002a 0360     		str	r3, [r0]
 590:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 2054              		.loc 1 590 1
 2055 002c 00BF     		nop
 2056 002e 0C37     		adds	r7, r7, #12
 2057              	.LCFI117:
 2058              		.cfi_def_cfa_offset 4
 2059 0030 BD46     		mov	sp, r7
 2060              	.LCFI118:
 2061              		.cfi_def_cfa_register 13
 2062              		@ sp needed
 2063 0032 80BC     		pop	{r7}
 2064              	.LCFI119:
 2065              		.cfi_restore 7
 2066              		.cfi_def_cfa_offset 0
 2067 0034 7047     		bx	lr
 2068              		.cfi_endproc
 2069              	.LFE76:
 2071              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 2072              		.align	1
 2073              		.global	exmc_interrupt_flag_get
 2074              		.syntax unified
 2075              		.thumb
 2076              		.thumb_func
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 48


 2078              	exmc_interrupt_flag_get:
 2079              	.LFB77:
 591:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 592:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 593:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      check EXMC interrupt flag is set or not
 594:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 595:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 596:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 597:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 598:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 599:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 600:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 601:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 602:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 603:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 604:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 605:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     FlagStatus: SET or RESET
 606:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 607:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t bank, uint32_t interrupt_source)
 608:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 2080              		.loc 1 608 1
 2081              		.cfi_startproc
 2082              		@ args = 0, pretend = 0, frame = 24
 2083              		@ frame_needed = 1, uses_anonymous_args = 0
 2084              		@ link register save eliminated.
 2085 0000 80B4     		push	{r7}
 2086              	.LCFI120:
 2087              		.cfi_def_cfa_offset 4
 2088              		.cfi_offset 7, -4
 2089 0002 87B0     		sub	sp, sp, #28
 2090              	.LCFI121:
 2091              		.cfi_def_cfa_offset 32
 2092 0004 00AF     		add	r7, sp, #0
 2093              	.LCFI122:
 2094              		.cfi_def_cfa_register 7
 2095 0006 7860     		str	r0, [r7, #4]
 2096 0008 3960     		str	r1, [r7]
 609:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     uint32_t status = 0x00000000U,interrupt_enable = 0x00000000U,interrupt_state = 0x00000000U;
 2097              		.loc 1 609 14
 2098 000a 0023     		movs	r3, #0
 2099 000c 7B61     		str	r3, [r7, #20]
 2100              		.loc 1 609 35
 2101 000e 0023     		movs	r3, #0
 2102 0010 3B61     		str	r3, [r7, #16]
 2103              		.loc 1 609 66
 2104 0012 0023     		movs	r3, #0
 2105 0014 FB60     		str	r3, [r7, #12]
 610:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 611:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 612:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     status = EXMC_NPINTEN(bank);
 2106              		.loc 1 612 14
 2107 0016 7B68     		ldr	r3, [r7, #4]
 2108 0018 5B01     		lsls	r3, r3, #5
 2109 001a 03F12043 		add	r3, r3, #-1610612736
 2110 001e 4433     		adds	r3, r3, #68
 2111              		.loc 1 612 12
 2112 0020 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 49


 2113 0022 7B61     		str	r3, [r7, #20]
 613:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     interrupt_state = (status & (interrupt_source >> INTEN_INTS_OFFSET));
 2114              		.loc 1 613 51
 2115 0024 3B68     		ldr	r3, [r7]
 2116 0026 DB08     		lsrs	r3, r3, #3
 2117              		.loc 1 613 21
 2118 0028 7A69     		ldr	r2, [r7, #20]
 2119 002a 1340     		ands	r3, r3, r2
 2120 002c FB60     		str	r3, [r7, #12]
 614:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 615:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     interrupt_enable = (status & interrupt_source);
 2121              		.loc 1 615 22
 2122 002e 7A69     		ldr	r2, [r7, #20]
 2123 0030 3B68     		ldr	r3, [r7]
 2124 0032 1340     		ands	r3, r3, r2
 2125 0034 3B61     		str	r3, [r7, #16]
 616:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 617:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     if ((interrupt_enable) && (interrupt_state)){
 2126              		.loc 1 617 8
 2127 0036 3B69     		ldr	r3, [r7, #16]
 2128 0038 002B     		cmp	r3, #0
 2129 003a 04D0     		beq	.L44
 2130              		.loc 1 617 28 discriminator 1
 2131 003c FB68     		ldr	r3, [r7, #12]
 2132 003e 002B     		cmp	r3, #0
 2133 0040 01D0     		beq	.L44
 618:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         /* interrupt flag is set */
 619:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         return SET;
 2134              		.loc 1 619 16
 2135 0042 0123     		movs	r3, #1
 2136 0044 00E0     		b	.L45
 2137              	.L44:
 620:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }else{
 621:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         /* interrupt flag is reset */
 622:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****         return RESET;
 2138              		.loc 1 622 16
 2139 0046 0023     		movs	r3, #0
 2140              	.L45:
 623:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     }
 624:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 2141              		.loc 1 624 1
 2142 0048 1846     		mov	r0, r3
 2143 004a 1C37     		adds	r7, r7, #28
 2144              	.LCFI123:
 2145              		.cfi_def_cfa_offset 4
 2146 004c BD46     		mov	sp, r7
 2147              	.LCFI124:
 2148              		.cfi_def_cfa_register 13
 2149              		@ sp needed
 2150 004e 80BC     		pop	{r7}
 2151              	.LCFI125:
 2152              		.cfi_restore 7
 2153              		.cfi_def_cfa_offset 0
 2154 0050 7047     		bx	lr
 2155              		.cfi_endproc
 2156              	.LFE77:
 2158              		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 50


 2159              		.align	1
 2160              		.global	exmc_interrupt_flag_clear
 2161              		.syntax unified
 2162              		.thumb
 2163              		.thumb_func
 2165              	exmc_interrupt_flag_clear:
 2166              	.LFB78:
 625:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** 
 626:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** /*!
 627:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \brief      clear EXMC interrupt flag
 628:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 629:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 630:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 631:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 632:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 633:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 634:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 635:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 636:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 637:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 638:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \param[out] none
 639:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     \retval     none
 640:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** */
 641:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** void exmc_interrupt_flag_clear(uint32_t bank, uint32_t interrupt_source)
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** {
 2167              		.loc 1 642 1
 2168              		.cfi_startproc
 2169              		@ args = 0, pretend = 0, frame = 8
 2170              		@ frame_needed = 1, uses_anonymous_args = 0
 2171              		@ link register save eliminated.
 2172 0000 80B4     		push	{r7}
 2173              	.LCFI126:
 2174              		.cfi_def_cfa_offset 4
 2175              		.cfi_offset 7, -4
 2176 0002 83B0     		sub	sp, sp, #12
 2177              	.LCFI127:
 2178              		.cfi_def_cfa_offset 16
 2179 0004 00AF     		add	r7, sp, #0
 2180              	.LCFI128:
 2181              		.cfi_def_cfa_register 7
 2182 0006 7860     		str	r0, [r7, #4]
 2183 0008 3960     		str	r1, [r7]
 643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     /* NAND bank1, bank2 or PC card bank3 */
 644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) &= ~(interrupt_source >> INTEN_INTS_OFFSET);
 2184              		.loc 1 644 5
 2185 000a 7B68     		ldr	r3, [r7, #4]
 2186 000c 5B01     		lsls	r3, r3, #5
 2187 000e 03F12043 		add	r3, r3, #-1610612736
 2188 0012 4433     		adds	r3, r3, #68
 2189 0014 1968     		ldr	r1, [r3]
 2190              		.loc 1 644 46
 2191 0016 3B68     		ldr	r3, [r7]
 2192 0018 DB08     		lsrs	r3, r3, #3
 2193              		.loc 1 644 27
 2194 001a DA43     		mvns	r2, r3
 2195              		.loc 1 644 5
 2196 001c 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 51


 2197 001e 5B01     		lsls	r3, r3, #5
 2198 0020 03F12043 		add	r3, r3, #-1610612736
 2199 0024 4433     		adds	r3, r3, #68
 2200 0026 1846     		mov	r0, r3
 2201              		.loc 1 644 24
 2202 0028 01EA0203 		and	r3, r1, r2
 2203 002c 0360     		str	r3, [r0]
 645:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_exmc.c **** }
 2204              		.loc 1 645 1
 2205 002e 00BF     		nop
 2206 0030 0C37     		adds	r7, r7, #12
 2207              	.LCFI129:
 2208              		.cfi_def_cfa_offset 4
 2209 0032 BD46     		mov	sp, r7
 2210              	.LCFI130:
 2211              		.cfi_def_cfa_register 13
 2212              		@ sp needed
 2213 0034 80BC     		pop	{r7}
 2214              	.LCFI131:
 2215              		.cfi_restore 7
 2216              		.cfi_def_cfa_offset 0
 2217 0036 7047     		bx	lr
 2218              		.cfi_endproc
 2219              	.LFE78:
 2221              		.text
 2222              	.Letext0:
 2223              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 2224              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 2225              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
 2226              		.file 5 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_exmc.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_exmc.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:19     .text.exmc_norsram_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:25     .text.exmc_norsram_deinit:00000000 exmc_norsram_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:102    .text.exmc_norsram_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:108    .text.exmc_norsram_init:00000000 exmc_norsram_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:406    .text.exmc_norsram_init:00000168 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:411    .text.exmc_norsram_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:417    .text.exmc_norsram_struct_para_init:00000000 exmc_norsram_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:577    .text.exmc_norsram_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:583    .text.exmc_norsram_enable:00000000 exmc_norsram_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:630    .text.exmc_norsram_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:636    .text.exmc_norsram_disable:00000000 exmc_norsram_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:683    .text.exmc_nand_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:689    .text.exmc_nand_deinit:00000000 exmc_nand_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:761    .text.exmc_nand_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:767    .text.exmc_nand_init:00000000 exmc_nand_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:967    .text.exmc_nand_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:973    .text.exmc_nand_struct_para_init:00000000 exmc_nand_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1085   .text.exmc_nand_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1091   .text.exmc_nand_enable:00000000 exmc_nand_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1141   .text.exmc_nand_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1147   .text.exmc_nand_disable:00000000 exmc_nand_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1197   .text.exmc_nand_ecc_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1203   .text.exmc_nand_ecc_config:00000000 exmc_nand_ecc_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1277   .text.exmc_ecc_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1283   .text.exmc_ecc_get:00000000 exmc_ecc_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1325   .text.exmc_pccard_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1331   .text.exmc_pccard_deinit:00000000 exmc_pccard_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1384   .text.exmc_pccard_deinit:00000030 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1393   .text.exmc_pccard_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1399   .text.exmc_pccard_init:00000000 exmc_pccard_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1597   .text.exmc_pccard_init:000000cc $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1605   .text.exmc_pccard_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1611   .text.exmc_pccard_struct_para_init:00000000 exmc_pccard_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1731   .text.exmc_pccard_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1737   .text.exmc_pccard_enable:00000000 exmc_pccard_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1772   .text.exmc_pccard_enable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1777   .text.exmc_pccard_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1783   .text.exmc_pccard_disable:00000000 exmc_pccard_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1818   .text.exmc_pccard_disable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1823   .text.exmc_interrupt_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1829   .text.exmc_interrupt_enable:00000000 exmc_interrupt_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1881   .text.exmc_interrupt_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1887   .text.exmc_interrupt_disable:00000000 exmc_interrupt_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1942   .text.exmc_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:1948   .text.exmc_flag_get:00000000 exmc_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:2011   .text.exmc_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:2017   .text.exmc_flag_clear:00000000 exmc_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:2072   .text.exmc_interrupt_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:2078   .text.exmc_interrupt_flag_get:00000000 exmc_interrupt_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:2159   .text.exmc_interrupt_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccOe1Ylf.s:2165   .text.exmc_interrupt_flag_clear:00000000 exmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
