|CPU
aux_PULL <= and_1.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_in => ifu_rev:ifu_rev_b.clk
CLOCK_in => FF_01:ff_pull.CLK
CLOCK_in => FF_01:ff_push.CLK
CLOCK_in => STAGES345_PIPELINE:stage456_b.CLK
CLOCK_in => ALU_BLOCK:alu_b.CLK
CLOCK_in => RegisterBank:regBank.CLOCK
CLOCK_in => DATA_BLOCK:data_b.CLK
CLOCK_in => StackBlock:stackb.CLOCK_signal
CLOCK_in => INSTRUCTION_ROM:inst_rom_b.clock
PI0[0] => RegisterBank:regBank.PI0[0]
PI0[1] => RegisterBank:regBank.PI0[1]
PI0[2] => RegisterBank:regBank.PI0[2]
PI0[3] => RegisterBank:regBank.PI0[3]
PI0[4] => RegisterBank:regBank.PI0[4]
PI0[5] => RegisterBank:regBank.PI0[5]
PI0[6] => RegisterBank:regBank.PI0[6]
PI0[7] => RegisterBank:regBank.PI0[7]
PI0[8] => RegisterBank:regBank.PI0[8]
PI0[9] => RegisterBank:regBank.PI0[9]
PI0[10] => RegisterBank:regBank.PI0[10]
PI0[11] => RegisterBank:regBank.PI0[11]
PI0[12] => RegisterBank:regBank.PI0[12]
PI0[13] => RegisterBank:regBank.PI0[13]
PI0[14] => RegisterBank:regBank.PI0[14]
PI0[15] => RegisterBank:regBank.PI0[15]
PI1[0] => RegisterBank:regBank.PI1[0]
PI1[1] => RegisterBank:regBank.PI1[1]
PI1[2] => RegisterBank:regBank.PI1[2]
PI1[3] => RegisterBank:regBank.PI1[3]
PI1[4] => RegisterBank:regBank.PI1[4]
PI1[5] => RegisterBank:regBank.PI1[5]
PI1[6] => RegisterBank:regBank.PI1[6]
PI1[7] => RegisterBank:regBank.PI1[7]
PI1[8] => RegisterBank:regBank.PI1[8]
PI1[9] => RegisterBank:regBank.PI1[9]
PI1[10] => RegisterBank:regBank.PI1[10]
PI1[11] => RegisterBank:regBank.PI1[11]
PI1[12] => RegisterBank:regBank.PI1[12]
PI1[13] => RegisterBank:regBank.PI1[13]
PI1[14] => RegisterBank:regBank.PI1[14]
PI1[15] => RegisterBank:regBank.PI1[15]
aux_JMP_signal <= JUMP_signal.DB_MAX_OUTPUT_PORT_TYPE
aux_H1 <= H1.DB_MAX_OUTPUT_PORT_TYPE
H2 <= STAGES345_PIPELINE:stage456_b.H2
aux_ROM_INST[0] <= INSTRUCTION_ROM:inst_rom_b.q[0]
aux_ROM_INST[1] <= INSTRUCTION_ROM:inst_rom_b.q[1]
aux_ROM_INST[2] <= INSTRUCTION_ROM:inst_rom_b.q[2]
aux_ROM_INST[3] <= INSTRUCTION_ROM:inst_rom_b.q[3]
aux_ROM_INST[4] <= INSTRUCTION_ROM:inst_rom_b.q[4]
aux_ROM_INST[5] <= INSTRUCTION_ROM:inst_rom_b.q[5]
aux_ROM_INST[6] <= INSTRUCTION_ROM:inst_rom_b.q[6]
aux_ROM_INST[7] <= INSTRUCTION_ROM:inst_rom_b.q[7]
aux_ROM_INST[8] <= INSTRUCTION_ROM:inst_rom_b.q[8]
aux_ROM_INST[9] <= INSTRUCTION_ROM:inst_rom_b.q[9]
aux_ROM_INST[10] <= INSTRUCTION_ROM:inst_rom_b.q[10]
aux_ROM_INST[11] <= INSTRUCTION_ROM:inst_rom_b.q[11]
aux_ROM_INST[12] <= INSTRUCTION_ROM:inst_rom_b.q[12]
aux_ROM_INST[13] <= INSTRUCTION_ROM:inst_rom_b.q[13]
aux_ROM_INST[14] <= INSTRUCTION_ROM:inst_rom_b.q[14]
aux_ROM_INST[15] <= INSTRUCTION_ROM:inst_rom_b.q[15]
aux_ROM_INST[16] <= INSTRUCTION_ROM:inst_rom_b.q[16]
aux_ROM_INST[17] <= INSTRUCTION_ROM:inst_rom_b.q[17]
aux_ROM_INST[18] <= INSTRUCTION_ROM:inst_rom_b.q[18]
aux_ROM_INST[19] <= INSTRUCTION_ROM:inst_rom_b.q[19]
aux_S2_PC[0] <= S2_PC[0].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[1] <= S2_PC[1].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[2] <= S2_PC[2].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[3] <= S2_PC[3].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[4] <= S2_PC[4].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[5] <= S2_PC[5].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[6] <= S2_PC[6].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[7] <= S2_PC[7].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[8] <= S2_PC[8].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[9] <= S2_PC[9].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[10] <= S2_PC[10].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[11] <= S2_PC[11].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[12] <= S2_PC[12].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[13] <= S2_PC[13].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[14] <= S2_PC[14].DB_MAX_OUTPUT_PORT_TYPE
aux_S2_PC[15] <= S2_PC[15].DB_MAX_OUTPUT_PORT_TYPE
aux_T[0] <= uINST[2].DB_MAX_OUTPUT_PORT_TYPE
aux_T[1] <= uINST[3].DB_MAX_OUTPUT_PORT_TYPE
aux_T[2] <= uINST[4].DB_MAX_OUTPUT_PORT_TYPE
aux_T[3] <= uINST[5].DB_MAX_OUTPUT_PORT_TYPE
aux_T[4] <= uINST[6].DB_MAX_OUTPUT_PORT_TYPE
aux_T[5] <= uINST[7].DB_MAX_OUTPUT_PORT_TYPE
aux_T[6] <= uINST[8].DB_MAX_OUTPUT_PORT_TYPE
PO0[0] <= RegisterBank:regBank.PO0[0]
PO0[1] <= RegisterBank:regBank.PO0[1]
PO0[2] <= RegisterBank:regBank.PO0[2]
PO0[3] <= RegisterBank:regBank.PO0[3]
PO0[4] <= RegisterBank:regBank.PO0[4]
PO0[5] <= RegisterBank:regBank.PO0[5]
PO0[6] <= RegisterBank:regBank.PO0[6]
PO0[7] <= RegisterBank:regBank.PO0[7]
PO0[8] <= RegisterBank:regBank.PO0[8]
PO0[9] <= RegisterBank:regBank.PO0[9]
PO0[10] <= RegisterBank:regBank.PO0[10]
PO0[11] <= RegisterBank:regBank.PO0[11]
PO0[12] <= RegisterBank:regBank.PO0[12]
PO0[13] <= RegisterBank:regBank.PO0[13]
PO0[14] <= RegisterBank:regBank.PO0[14]
PO0[15] <= RegisterBank:regBank.PO0[15]
PO1[0] <= RegisterBank:regBank.PO1[0]
PO1[1] <= RegisterBank:regBank.PO1[1]
PO1[2] <= RegisterBank:regBank.PO1[2]
PO1[3] <= RegisterBank:regBank.PO1[3]
PO1[4] <= RegisterBank:regBank.PO1[4]
PO1[5] <= RegisterBank:regBank.PO1[5]
PO1[6] <= RegisterBank:regBank.PO1[6]
PO1[7] <= RegisterBank:regBank.PO1[7]
PO1[8] <= RegisterBank:regBank.PO1[8]
PO1[9] <= RegisterBank:regBank.PO1[9]
PO1[10] <= RegisterBank:regBank.PO1[10]
PO1[11] <= RegisterBank:regBank.PO1[11]
PO1[12] <= RegisterBank:regBank.PO1[12]
PO1[13] <= RegisterBank:regBank.PO1[13]
PO1[14] <= RegisterBank:regBank.PO1[14]
PO1[15] <= RegisterBank:regBank.PO1[15]
W_reg[0] <= REG_W[0].DB_MAX_OUTPUT_PORT_TYPE
W_reg[1] <= REG_W[1].DB_MAX_OUTPUT_PORT_TYPE
W_reg[2] <= REG_W[2].DB_MAX_OUTPUT_PORT_TYPE
W_reg[3] <= REG_W[3].DB_MAX_OUTPUT_PORT_TYPE
W_reg[4] <= REG_W[4].DB_MAX_OUTPUT_PORT_TYPE
W_reg[5] <= REG_W[5].DB_MAX_OUTPUT_PORT_TYPE
W_reg[6] <= REG_W[6].DB_MAX_OUTPUT_PORT_TYPE
W_reg[7] <= REG_W[7].DB_MAX_OUTPUT_PORT_TYPE
W_reg[8] <= REG_W[8].DB_MAX_OUTPUT_PORT_TYPE
W_reg[9] <= REG_W[9].DB_MAX_OUTPUT_PORT_TYPE
W_reg[10] <= REG_W[10].DB_MAX_OUTPUT_PORT_TYPE
W_reg[11] <= REG_W[11].DB_MAX_OUTPUT_PORT_TYPE
W_reg[12] <= REG_W[12].DB_MAX_OUTPUT_PORT_TYPE
W_reg[13] <= REG_W[13].DB_MAX_OUTPUT_PORT_TYPE
W_reg[14] <= REG_W[14].DB_MAX_OUTPUT_PORT_TYPE
W_reg[15] <= REG_W[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|UC_NOP:uc4
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
HOLD => Inst.OUTPUTSELECT
Inst_in[0] => Inst.DATAB
Inst_in[1] => Inst.DATAB
Inst_in[2] => Inst.DATAB
Inst_in[3] => Inst.DATAB
Inst_in[4] => Inst.DATAB
Inst_in[5] => Inst.DATAB
Inst_in[6] => Inst.DATAB
Inst_in[7] => Inst.DATAB
Inst_in[8] => Inst.DATAB
Inst_in[9] => Inst.DATAB
Inst_in[10] => Inst.DATAB
Inst_in[11] => Inst.DATAB
Inst_in[12] => Inst.DATAB
Inst_in[13] => Inst.DATAB
Inst_in[14] => Inst.DATAB
Inst_in[15] => Inst.DATAB
Inst_in[16] => Inst.DATAB
Inst_in[17] => Inst.DATAB
Inst_in[18] => Inst.DATAB
Inst_in[19] => Inst.DATAB
Inst[0] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[1] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[2] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[3] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[4] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[5] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[6] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[7] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[8] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[9] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[10] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[11] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[12] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[13] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[14] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[15] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[16] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[17] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[18] <= Inst.DB_MAX_OUTPUT_PORT_TYPE
Inst[19] <= Inst.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ifu_rev:ifu_rev_b
ifu_hold <= <GND>
aux_muxjmpout[0] <= mux_32:mux_jmp_b.out[0]
aux_muxjmpout[1] <= mux_32:mux_jmp_b.out[1]
aux_muxjmpout[2] <= mux_32:mux_jmp_b.out[2]
aux_muxjmpout[3] <= mux_32:mux_jmp_b.out[3]
aux_muxjmpout[4] <= mux_32:mux_jmp_b.out[4]
aux_muxjmpout[5] <= mux_32:mux_jmp_b.out[5]
aux_muxjmpout[6] <= mux_32:mux_jmp_b.out[6]
aux_muxjmpout[7] <= mux_32:mux_jmp_b.out[7]
aux_muxjmpout[8] <= mux_32:mux_jmp_b.out[8]
aux_muxjmpout[9] <= mux_32:mux_jmp_b.out[9]
aux_muxjmpout[10] <= mux_32:mux_jmp_b.out[10]
aux_muxjmpout[11] <= mux_32:mux_jmp_b.out[11]
aux_muxjmpout[12] <= mux_32:mux_jmp_b.out[12]
aux_muxjmpout[13] <= mux_32:mux_jmp_b.out[13]
aux_muxjmpout[14] <= mux_32:mux_jmp_b.out[14]
aux_muxjmpout[15] <= mux_32:mux_jmp_b.out[15]
jmp => mux_32:mux_jmp_b.sel
pc[0] <= register_asynret:PrC_b.q[0]
pc[1] <= register_asynret:PrC_b.q[1]
pc[2] <= register_asynret:PrC_b.q[2]
pc[3] <= register_asynret:PrC_b.q[3]
pc[4] <= register_asynret:PrC_b.q[4]
pc[5] <= register_asynret:PrC_b.q[5]
pc[6] <= register_asynret:PrC_b.q[6]
pc[7] <= register_asynret:PrC_b.q[7]
pc[8] <= register_asynret:PrC_b.q[8]
pc[9] <= register_asynret:PrC_b.q[9]
pc[10] <= register_asynret:PrC_b.q[10]
pc[11] <= register_asynret:PrC_b.q[11]
pc[12] <= register_asynret:PrC_b.q[12]
pc[13] <= register_asynret:PrC_b.q[13]
pc[14] <= register_asynret:PrC_b.q[14]
pc[15] <= register_asynret:PrC_b.q[15]
clk => register_asynret:PrC_b.clk
nreset => register_asynret:PrC_b.nreset
rom_address[0] <= mux_32:mux_jmp2_b.out[0]
rom_address[1] <= mux_32:mux_jmp2_b.out[1]
rom_address[2] <= mux_32:mux_jmp2_b.out[2]
rom_address[3] <= mux_32:mux_jmp2_b.out[3]
rom_address[4] <= mux_32:mux_jmp2_b.out[4]
rom_address[5] <= mux_32:mux_jmp2_b.out[5]
rom_address[6] <= mux_32:mux_jmp2_b.out[6]
rom_address[7] <= mux_32:mux_jmp2_b.out[7]
rom_address[8] <= mux_32:mux_jmp2_b.out[8]
rom_address[9] <= mux_32:mux_jmp2_b.out[9]
rom_address[10] <= mux_32:mux_jmp2_b.out[10]
rom_address[11] <= mux_32:mux_jmp2_b.out[11]
rom_address[12] <= mux_32:mux_jmp2_b.out[12]
rom_address[13] <= mux_32:mux_jmp2_b.out[13]
rom_address[14] <= mux_32:mux_jmp2_b.out[14]
rom_address[15] <= mux_32:mux_jmp2_b.out[15]
hold => mux_32:mux_jmp2_b.sel
address[0] => mux_32:mux_jmp_b.b[0]
address[1] => mux_32:mux_jmp_b.b[1]
address[2] => mux_32:mux_jmp_b.b[2]
address[3] => mux_32:mux_jmp_b.b[3]
address[4] => mux_32:mux_jmp_b.b[4]
address[5] => mux_32:mux_jmp_b.b[5]
address[6] => mux_32:mux_jmp_b.b[6]
address[7] => mux_32:mux_jmp_b.b[7]
address[8] => mux_32:mux_jmp_b.b[8]
address[9] => mux_32:mux_jmp_b.b[9]
address[10] => mux_32:mux_jmp_b.b[10]
address[11] => mux_32:mux_jmp_b.b[11]
address[12] => mux_32:mux_jmp_b.b[12]
address[13] => mux_32:mux_jmp_b.b[13]
address[14] => mux_32:mux_jmp_b.b[14]
address[15] => mux_32:mux_jmp_b.b[15]
aux_sumout[0] <= incrmenter:inc_b.out[0]
aux_sumout[1] <= incrmenter:inc_b.out[1]
aux_sumout[2] <= incrmenter:inc_b.out[2]
aux_sumout[3] <= incrmenter:inc_b.out[3]
aux_sumout[4] <= incrmenter:inc_b.out[4]
aux_sumout[5] <= incrmenter:inc_b.out[5]
aux_sumout[6] <= incrmenter:inc_b.out[6]
aux_sumout[7] <= incrmenter:inc_b.out[7]
aux_sumout[8] <= incrmenter:inc_b.out[8]
aux_sumout[9] <= incrmenter:inc_b.out[9]
aux_sumout[10] <= incrmenter:inc_b.out[10]
aux_sumout[11] <= incrmenter:inc_b.out[11]
aux_sumout[12] <= incrmenter:inc_b.out[12]
aux_sumout[13] <= incrmenter:inc_b.out[13]
aux_sumout[14] <= incrmenter:inc_b.out[14]
aux_sumout[15] <= incrmenter:inc_b.out[15]


|CPU|ifu_rev:ifu_rev_b|mux_32:mux_jmp_b
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ifu_rev:ifu_rev_b|incrmenter:inc_b
in[0] => Add0.IN32
in[1] => Add0.IN31
in[2] => Add0.IN30
in[3] => Add0.IN29
in[4] => Add0.IN28
in[5] => Add0.IN27
in[6] => Add0.IN26
in[7] => Add0.IN25
in[8] => Add0.IN24
in[9] => Add0.IN23
in[10] => Add0.IN22
in[11] => Add0.IN21
in[12] => Add0.IN20
in[13] => Add0.IN19
in[14] => Add0.IN18
in[15] => Add0.IN17
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ifu_rev:ifu_rev_b|register_asynret:PrC_b
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
nreset => q[0]~reg0.ACLR
nreset => q[1]~reg0.ACLR
nreset => q[2]~reg0.ACLR
nreset => q[3]~reg0.ACLR
nreset => q[4]~reg0.ACLR
nreset => q[5]~reg0.ACLR
nreset => q[6]~reg0.ACLR
nreset => q[7]~reg0.ACLR
nreset => q[8]~reg0.ACLR
nreset => q[9]~reg0.ACLR
nreset => q[10]~reg0.ACLR
nreset => q[11]~reg0.ACLR
nreset => q[12]~reg0.ACLR
nreset => q[13]~reg0.ACLR
nreset => q[14]~reg0.ACLR
nreset => q[15]~reg0.ACLR
en => q[0]~reg0.ENA
en => q[15]~reg0.ENA
en => q[14]~reg0.ENA
en => q[13]~reg0.ENA
en => q[12]~reg0.ENA
en => q[11]~reg0.ENA
en => q[10]~reg0.ENA
en => q[9]~reg0.ENA
en => q[8]~reg0.ENA
en => q[7]~reg0.ENA
en => q[6]~reg0.ENA
en => q[5]~reg0.ENA
en => q[4]~reg0.ENA
en => q[3]~reg0.ENA
en => q[2]~reg0.ENA
en => q[1]~reg0.ENA


|CPU|ifu_rev:ifu_rev_b|mux_32:mux_jmp2_b
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|STAGES345_PIPELINE:stage456_b
KMx <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.KMx
CLK => PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.CLK
CLK => PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.CLK
CLK => PIPELINE_uINST_BLOCK:STAGE5_PIPELINE.CLK
CLK => DADD_BLOCK:inst12.CLK
CLK => K_BLOCK:inst.CLK
PULL_in => UC2_BLOCK:inst1.PULL
PUSH_in => UC2_BLOCK:inst1.PUSH
PULL3_in => UC2_BLOCK:inst1.PULL3
PUSH3_in => UC2_BLOCK:inst1.PUSH3
CondJ_in => UC2_BLOCK:inst1.CondJ
KMx_in => UC_uNOP:UC_3_BLOCK.KMx_in
ALUC_in[0] => UC_uNOP:UC_3_BLOCK.ALUC_in[0]
ALUC_in[1] => UC_uNOP:UC_3_BLOCK.ALUC_in[1]
ALUC_in[2] => UC_uNOP:UC_3_BLOCK.ALUC_in[2]
ALUC_in[3] => UC_uNOP:UC_3_BLOCK.ALUC_in[3]
busA_in[0] => UC_uNOP:UC_3_BLOCK.busA_in[0]
busA_in[1] => UC_uNOP:UC_3_BLOCK.busA_in[1]
busA_in[2] => UC_uNOP:UC_3_BLOCK.busA_in[2]
busA_in[3] => UC_uNOP:UC_3_BLOCK.busA_in[3]
busA_in[4] => UC_uNOP:UC_3_BLOCK.busA_in[4]
busA_in[5] => UC_uNOP:UC_3_BLOCK.busA_in[5]
busB_in[0] => UC_uNOP:UC_3_BLOCK.busB_in[0]
busB_in[1] => UC_uNOP:UC_3_BLOCK.busB_in[1]
busB_in[2] => UC_uNOP:UC_3_BLOCK.busB_in[2]
busB_in[3] => UC_uNOP:UC_3_BLOCK.busB_in[3]
busB_in[4] => UC_uNOP:UC_3_BLOCK.busB_in[4]
busB_in[5] => UC_uNOP:UC_3_BLOCK.busB_in[5]
busC_in[0] => UC_uNOP:UC_3_BLOCK.busC_in[0]
busC_in[1] => UC_uNOP:UC_3_BLOCK.busC_in[1]
busC_in[2] => UC_uNOP:UC_3_BLOCK.busC_in[2]
busC_in[3] => UC_uNOP:UC_3_BLOCK.busC_in[3]
busC_in[4] => UC_uNOP:UC_3_BLOCK.busC_in[4]
busC_in[5] => UC_uNOP:UC_3_BLOCK.busC_in[5]
M_in[0] => UC_uNOP:UC_3_BLOCK.M_in[0]
M_in[1] => UC_uNOP:UC_3_BLOCK.M_in[1]
SH_in[0] => UC_uNOP:UC_3_BLOCK.SH_in[0]
SH_in[1] => UC_uNOP:UC_3_BLOCK.SH_in[1]
T_in[0] => UC_uNOP:UC_3_BLOCK.T_in[0]
T_in[1] => UC_uNOP:UC_3_BLOCK.T_in[1]
T_in[2] => UC_uNOP:UC_3_BLOCK.T_in[2]
T_in[3] => UC_uNOP:UC_3_BLOCK.T_in[3]
T_in[4] => UC_uNOP:UC_3_BLOCK.T_in[4]
T_in[5] => UC_uNOP:UC_3_BLOCK.T_in[5]
T_in[6] => UC_uNOP:UC_3_BLOCK.T_in[6]
MW <= inst10.DB_MAX_OUTPUT_PORT_TYPE
MR <= inst11.DB_MAX_OUTPUT_PORT_TYPE
CY_write <= T4_bus[5].DB_MAX_OUTPUT_PORT_TYPE
H1 <= H1_H.DB_MAX_OUTPUT_PORT_TYPE
H2 <= H2_H.DB_MAX_OUTPUT_PORT_TYPE
A3rd[0] <= A3_bus[0].DB_MAX_OUTPUT_PORT_TYPE
A3rd[1] <= A3_bus[1].DB_MAX_OUTPUT_PORT_TYPE
A3rd[2] <= A3_bus[2].DB_MAX_OUTPUT_PORT_TYPE
A3rd[3] <= A3_bus[3].DB_MAX_OUTPUT_PORT_TYPE
A3rd[4] <= A3_bus[4].DB_MAX_OUTPUT_PORT_TYPE
A3rd[5] <= A3_bus[5].DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.ALUC[0]
ALUC[1] <= PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.ALUC[1]
ALUC[2] <= PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.ALUC[2]
ALUC[3] <= PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.ALUC[3]
busA[0] <= A3_bus[0].DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= A3_bus[1].DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= A3_bus[2].DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= A3_bus[3].DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= A3_bus[4].DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= A3_bus[5].DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.busB[0]
busB[1] <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.busB[1]
busB[2] <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.busB[2]
busB[3] <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.busB[3]
busB[4] <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.busB[4]
busB[5] <= PIPELINE_uINST_BLOCK:STAGE3_PIPELINE.busB[5]
busC[0] <= C5_bus[0].DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= C5_bus[1].DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= C5_bus[2].DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= C5_bus[3].DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= C5_bus[4].DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= C5_bus[5].DB_MAX_OUTPUT_PORT_TYPE
C4th[0] <= C4_bus[0].DB_MAX_OUTPUT_PORT_TYPE
C4th[1] <= C4_bus[1].DB_MAX_OUTPUT_PORT_TYPE
C4th[2] <= C4_bus[2].DB_MAX_OUTPUT_PORT_TYPE
C4th[3] <= C4_bus[3].DB_MAX_OUTPUT_PORT_TYPE
C4th[4] <= C4_bus[4].DB_MAX_OUTPUT_PORT_TYPE
C4th[5] <= C4_bus[5].DB_MAX_OUTPUT_PORT_TYPE
C5th[0] <= C5_bus[0].DB_MAX_OUTPUT_PORT_TYPE
C5th[1] <= C5_bus[1].DB_MAX_OUTPUT_PORT_TYPE
C5th[2] <= C5_bus[2].DB_MAX_OUTPUT_PORT_TYPE
C5th[3] <= C5_bus[3].DB_MAX_OUTPUT_PORT_TYPE
C5th[4] <= C5_bus[4].DB_MAX_OUTPUT_PORT_TYPE
C5th[5] <= C5_bus[5].DB_MAX_OUTPUT_PORT_TYPE
DAdd[0] <= DADD_BLOCK:inst12.DADD_out[0]
DAdd[1] <= DADD_BLOCK:inst12.DADD_out[1]
DAdd[2] <= DADD_BLOCK:inst12.DADD_out[2]
DAdd[3] <= DADD_BLOCK:inst12.DADD_out[3]
DAdd[4] <= DADD_BLOCK:inst12.DADD_out[4]
DAdd[5] <= DADD_BLOCK:inst12.DADD_out[5]
DAdd[6] <= DADD_BLOCK:inst12.DADD_out[6]
DAdd[7] <= DADD_BLOCK:inst12.DADD_out[7]
DAdd[8] <= DADD_BLOCK:inst12.DADD_out[8]
DAdd[9] <= DADD_BLOCK:inst12.DADD_out[9]
DAdd[10] <= DADD_BLOCK:inst12.DADD_out[10]
DAdd[11] <= DADD_BLOCK:inst12.DADD_out[11]
DAdd[12] <= DADD_BLOCK:inst12.DADD_out[12]
DAdd[13] <= DADD_BLOCK:inst12.DADD_out[13]
DAdd[14] <= DADD_BLOCK:inst12.DADD_out[14]
DAdd[15] <= DADD_BLOCK:inst12.DADD_out[15]
DAdd_in[0] => DADD_BLOCK:inst12.DADD_in[0]
DAdd_in[1] => DADD_BLOCK:inst12.DADD_in[1]
DAdd_in[2] => DADD_BLOCK:inst12.DADD_in[2]
DAdd_in[3] => DADD_BLOCK:inst12.DADD_in[3]
DAdd_in[4] => DADD_BLOCK:inst12.DADD_in[4]
DAdd_in[5] => DADD_BLOCK:inst12.DADD_in[5]
DAdd_in[6] => DADD_BLOCK:inst12.DADD_in[6]
DAdd_in[7] => DADD_BLOCK:inst12.DADD_in[7]
DAdd_in[8] => DADD_BLOCK:inst12.DADD_in[8]
DAdd_in[9] => DADD_BLOCK:inst12.DADD_in[9]
DAdd_in[10] => DADD_BLOCK:inst12.DADD_in[10]
DAdd_in[11] => DADD_BLOCK:inst12.DADD_in[11]
DAdd_in[12] => DADD_BLOCK:inst12.DADD_in[12]
DAdd_in[13] => DADD_BLOCK:inst12.DADD_in[13]
DAdd_in[14] => DADD_BLOCK:inst12.DADD_in[14]
DAdd_in[15] => DADD_BLOCK:inst12.DADD_in[15]
K[0] <= K_BLOCK:inst.K_out[0]
K[1] <= K_BLOCK:inst.K_out[1]
K[2] <= K_BLOCK:inst.K_out[2]
K[3] <= K_BLOCK:inst.K_out[3]
K[4] <= K_BLOCK:inst.K_out[4]
K[5] <= K_BLOCK:inst.K_out[5]
K[6] <= K_BLOCK:inst.K_out[6]
K[7] <= K_BLOCK:inst.K_out[7]
K[8] <= K_BLOCK:inst.K_out[8]
K[9] <= K_BLOCK:inst.K_out[9]
K[10] <= K_BLOCK:inst.K_out[10]
K[11] <= K_BLOCK:inst.K_out[11]
K[12] <= K_BLOCK:inst.K_out[12]
K[13] <= K_BLOCK:inst.K_out[13]
K[14] <= K_BLOCK:inst.K_out[14]
K[15] <= K_BLOCK:inst.K_out[15]
K_in[0] => K_BLOCK:inst.K_in[0]
K_in[1] => K_BLOCK:inst.K_in[1]
K_in[2] => K_BLOCK:inst.K_in[2]
K_in[3] => K_BLOCK:inst.K_in[3]
K_in[4] => K_BLOCK:inst.K_in[4]
K_in[5] => K_BLOCK:inst.K_in[5]
K_in[6] => K_BLOCK:inst.K_in[6]
K_in[7] => K_BLOCK:inst.K_in[7]
K_in[8] => K_BLOCK:inst.K_in[8]
K_in[9] => K_BLOCK:inst.K_in[9]
K_in[10] => K_BLOCK:inst.K_in[10]
K_in[11] => K_BLOCK:inst.K_in[11]
K_in[12] => K_BLOCK:inst.K_in[12]
K_in[13] => K_BLOCK:inst.K_in[13]
K_in[14] => K_BLOCK:inst.K_in[14]
K_in[15] => K_BLOCK:inst.K_in[15]
SH[0] <= PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.SH[0]
SH[1] <= PIPELINE_uINST_BLOCK:STAGE4_PIPELINE.SH[1]
T_2NOP[0] <= UC_uNOP:UC_3_BLOCK.T[0]
T_2NOP[1] <= UC_uNOP:UC_3_BLOCK.T[1]
T_2NOP[2] <= UC_uNOP:UC_3_BLOCK.T[2]
T_2NOP[3] <= UC_uNOP:UC_3_BLOCK.T[3]
T_2NOP[4] <= UC_uNOP:UC_3_BLOCK.T[4]
T_2NOP[5] <= UC_uNOP:UC_3_BLOCK.T[5]
T_2NOP[6] <= UC_uNOP:UC_3_BLOCK.T[6]
T_3NOP[0] <= UC_uNOP:UC_1_BLOCK.T[0]
T_3NOP[1] <= UC_uNOP:UC_1_BLOCK.T[1]
T_3NOP[2] <= UC_uNOP:UC_1_BLOCK.T[2]
T_3NOP[3] <= UC_uNOP:UC_1_BLOCK.T[3]
T_3NOP[4] <= UC_uNOP:UC_1_BLOCK.T[4]
T_3NOP[5] <= UC_uNOP:UC_1_BLOCK.T[5]
T_3NOP[6] <= UC_uNOP:UC_1_BLOCK.T[6]
T_3rd[0] <= T3_bus[0].DB_MAX_OUTPUT_PORT_TYPE
T_3rd[1] <= T3_bus[1].DB_MAX_OUTPUT_PORT_TYPE
T_3rd[2] <= T3_bus[2].DB_MAX_OUTPUT_PORT_TYPE
T_3rd[3] <= T3_bus[3].DB_MAX_OUTPUT_PORT_TYPE
T_3rd[4] <= T3_bus[4].DB_MAX_OUTPUT_PORT_TYPE
T_3rd[5] <= T3_bus[5].DB_MAX_OUTPUT_PORT_TYPE
T_3rd[6] <= T3_bus[6].DB_MAX_OUTPUT_PORT_TYPE
T_4th[0] <= T4_bus[0].DB_MAX_OUTPUT_PORT_TYPE
T_4th[1] <= T4_bus[1].DB_MAX_OUTPUT_PORT_TYPE
T_4th[2] <= T4_bus[2].DB_MAX_OUTPUT_PORT_TYPE
T_4th[3] <= T4_bus[3].DB_MAX_OUTPUT_PORT_TYPE
T_4th[4] <= T4_bus[4].DB_MAX_OUTPUT_PORT_TYPE
T_4th[5] <= T4_bus[5].DB_MAX_OUTPUT_PORT_TYPE
T_4th[6] <= T4_bus[6].DB_MAX_OUTPUT_PORT_TYPE
T_5th[0] <= T5_bus[0].DB_MAX_OUTPUT_PORT_TYPE
T_5th[1] <= T5_bus[1].DB_MAX_OUTPUT_PORT_TYPE
T_5th[2] <= T5_bus[2].DB_MAX_OUTPUT_PORT_TYPE
T_5th[3] <= T5_bus[3].DB_MAX_OUTPUT_PORT_TYPE
T_5th[4] <= T5_bus[4].DB_MAX_OUTPUT_PORT_TYPE
T_5th[5] <= T5_bus[5].DB_MAX_OUTPUT_PORT_TYPE
T_5th[6] <= T5_bus[6].DB_MAX_OUTPUT_PORT_TYPE


|CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE3_PIPELINE
CLK => M[0]~reg0.CLK
CLK => M[1]~reg0.CLK
CLK => T[0]~reg0.CLK
CLK => T[1]~reg0.CLK
CLK => T[2]~reg0.CLK
CLK => T[3]~reg0.CLK
CLK => T[4]~reg0.CLK
CLK => T[5]~reg0.CLK
CLK => T[6]~reg0.CLK
CLK => KMx~reg0.CLK
CLK => SH[0]~reg0.CLK
CLK => SH[1]~reg0.CLK
CLK => ALUC[0]~reg0.CLK
CLK => ALUC[1]~reg0.CLK
CLK => ALUC[2]~reg0.CLK
CLK => ALUC[3]~reg0.CLK
CLK => busC[0]~reg0.CLK
CLK => busC[1]~reg0.CLK
CLK => busC[2]~reg0.CLK
CLK => busC[3]~reg0.CLK
CLK => busC[4]~reg0.CLK
CLK => busC[5]~reg0.CLK
CLK => busB[0]~reg0.CLK
CLK => busB[1]~reg0.CLK
CLK => busB[2]~reg0.CLK
CLK => busB[3]~reg0.CLK
CLK => busB[4]~reg0.CLK
CLK => busB[5]~reg0.CLK
CLK => busA[0]~reg0.CLK
CLK => busA[1]~reg0.CLK
CLK => busA[2]~reg0.CLK
CLK => busA[3]~reg0.CLK
CLK => busA[4]~reg0.CLK
CLK => busA[5]~reg0.CLK
busA_in[0] => busA[0]~reg0.DATAIN
busA_in[1] => busA[1]~reg0.DATAIN
busA_in[2] => busA[2]~reg0.DATAIN
busA_in[3] => busA[3]~reg0.DATAIN
busA_in[4] => busA[4]~reg0.DATAIN
busA_in[5] => busA[5]~reg0.DATAIN
busB_in[0] => busB[0]~reg0.DATAIN
busB_in[1] => busB[1]~reg0.DATAIN
busB_in[2] => busB[2]~reg0.DATAIN
busB_in[3] => busB[3]~reg0.DATAIN
busB_in[4] => busB[4]~reg0.DATAIN
busB_in[5] => busB[5]~reg0.DATAIN
busC_in[0] => busC[0]~reg0.DATAIN
busC_in[1] => busC[1]~reg0.DATAIN
busC_in[2] => busC[2]~reg0.DATAIN
busC_in[3] => busC[3]~reg0.DATAIN
busC_in[4] => busC[4]~reg0.DATAIN
busC_in[5] => busC[5]~reg0.DATAIN
ALUC_in[0] => ALUC[0]~reg0.DATAIN
ALUC_in[1] => ALUC[1]~reg0.DATAIN
ALUC_in[2] => ALUC[2]~reg0.DATAIN
ALUC_in[3] => ALUC[3]~reg0.DATAIN
SH_in[0] => SH[0]~reg0.DATAIN
SH_in[1] => SH[1]~reg0.DATAIN
KMx_in => KMx~reg0.DATAIN
T_in[0] => T[0]~reg0.DATAIN
T_in[1] => T[1]~reg0.DATAIN
T_in[2] => T[2]~reg0.DATAIN
T_in[3] => T[3]~reg0.DATAIN
T_in[4] => T[4]~reg0.DATAIN
T_in[5] => T[5]~reg0.DATAIN
T_in[6] => T[6]~reg0.DATAIN
M_in[0] => M[0]~reg0.DATAIN
M_in[1] => M[1]~reg0.DATAIN
busA[0] <= busA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= busA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= busA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= busA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= busA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= busA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= busB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[1] <= busB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[2] <= busB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[3] <= busB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[4] <= busB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[5] <= busB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[0] <= busC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= busC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= busC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= busC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= busC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= busC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= SH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[1] <= SH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KMx <= KMx~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => M[0]~reg0.ENA
EN => M[1]~reg0.ENA
EN => T[0]~reg0.ENA
EN => T[1]~reg0.ENA
EN => T[2]~reg0.ENA
EN => T[3]~reg0.ENA
EN => T[4]~reg0.ENA
EN => T[5]~reg0.ENA
EN => T[6]~reg0.ENA
EN => KMx~reg0.ENA
EN => SH[0]~reg0.ENA
EN => SH[1]~reg0.ENA
EN => ALUC[0]~reg0.ENA
EN => ALUC[1]~reg0.ENA
EN => ALUC[2]~reg0.ENA
EN => ALUC[3]~reg0.ENA
EN => busC[0]~reg0.ENA
EN => busC[1]~reg0.ENA
EN => busC[2]~reg0.ENA
EN => busC[3]~reg0.ENA
EN => busC[4]~reg0.ENA
EN => busC[5]~reg0.ENA
EN => busB[0]~reg0.ENA
EN => busB[1]~reg0.ENA
EN => busB[2]~reg0.ENA
EN => busB[3]~reg0.ENA
EN => busB[4]~reg0.ENA
EN => busB[5]~reg0.ENA
EN => busA[0]~reg0.ENA
EN => busA[1]~reg0.ENA
EN => busA[2]~reg0.ENA
EN => busA[3]~reg0.ENA
EN => busA[4]~reg0.ENA
EN => busA[5]~reg0.ENA


|CPU|STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_3_BLOCK
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => SH.OUTPUTSELECT
HOLD => SH.OUTPUTSELECT
HOLD => KMx.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => M.OUTPUTSELECT
HOLD => M.OUTPUTSELECT
busA_in[0] => busA.DATAB
busA_in[1] => busA.DATAB
busA_in[2] => busA.DATAB
busA_in[3] => busA.DATAB
busA_in[4] => busA.DATAB
busA_in[5] => busA.DATAB
busB_in[0] => busB.DATAB
busB_in[1] => busB.DATAB
busB_in[2] => busB.DATAB
busB_in[3] => busB.DATAB
busB_in[4] => busB.DATAB
busB_in[5] => busB.DATAB
busC_in[0] => busC.DATAB
busC_in[1] => busC.DATAB
busC_in[2] => busC.DATAB
busC_in[3] => busC.DATAB
busC_in[4] => busC.DATAB
busC_in[5] => busC.DATAB
ALUC_in[0] => ALUC.DATAB
ALUC_in[1] => ALUC.DATAB
ALUC_in[2] => ALUC.DATAB
ALUC_in[3] => ALUC.DATAB
SH_in[0] => SH.DATAB
SH_in[1] => SH.DATAB
KMx_in => KMx.DATAB
T_in[0] => T.DATAB
T_in[1] => T.DATAB
T_in[2] => T.DATAB
T_in[3] => T.DATAB
T_in[4] => T.DATAB
T_in[5] => T.DATAB
T_in[6] => T.DATAB
M_in[0] => M.DATAB
M_in[1] => M.DATAB
busA[0] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[1] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[2] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[3] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[4] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[5] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busC[0] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= busC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= SH.DB_MAX_OUTPUT_PORT_TYPE
SH[1] <= SH.DB_MAX_OUTPUT_PORT_TYPE
KMx <= KMx.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE


|CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1
H2 <= UC2_H2:inst2.H2
w_read3 => UC2_H2:inst2.w_read3
w_read3 => UC2_H1:inst.w_read3
w_write3 => UC2_H2:inst2.w_write3
w_write3 => UC2_H1:inst.w_write3
w_read4 => UC2_H2:inst2.w_read4
w_read4 => UC2_H1:inst.w_read4
w_write4 => UC2_H2:inst2.w_write4
w_write4 => UC2_H1:inst.w_write4
w_read5 => UC2_H2:inst2.w_read5
w_read5 => UC2_H1:inst.w_read5
w_write5 => UC2_H2:inst2.w_write5
w_write5 => UC2_H1:inst.w_write5
r_read3 => UC2_H2:inst2.r_read3
r_read3 => UC2_H1:inst.r_read3
r_write3 => UC2_H2:inst2.r_write3
r_write3 => UC2_H1:inst.r_write3
r_read4 => UC2_H2:inst2.r_read4
r_read4 => UC2_H1:inst.r_read4
r_write4 => UC2_H2:inst2.r_write4
r_write4 => UC2_H1:inst.r_write4
r_read5 => UC2_H2:inst2.r_read5
r_read5 => UC2_H1:inst.r_read5
r_write5 => UC2_H2:inst2.r_write5
r_write5 => UC2_H1:inst.r_write5
busA3[0] => UC2_H2:inst2.busA3[0]
busA3[1] => UC2_H2:inst2.busA3[1]
busA3[2] => UC2_H2:inst2.busA3[2]
busA3[3] => UC2_H2:inst2.busA3[3]
busA3[4] => UC2_H2:inst2.busA3[4]
busA3[5] => UC2_H2:inst2.busA3[5]
busC4[0] => UC2_H2:inst2.busC4[0]
busC4[1] => UC2_H2:inst2.busC4[1]
busC4[2] => UC2_H2:inst2.busC4[2]
busC4[3] => UC2_H2:inst2.busC4[3]
busC4[4] => UC2_H2:inst2.busC4[4]
busC4[5] => UC2_H2:inst2.busC4[5]
busC5[0] => UC2_H2:inst2.busC5[0]
busC5[1] => UC2_H2:inst2.busC5[1]
busC5[2] => UC2_H2:inst2.busC5[2]
busC5[3] => UC2_H2:inst2.busC5[3]
busC5[4] => UC2_H2:inst2.busC5[4]
busC5[5] => UC2_H2:inst2.busC5[5]
H1 <= UC2_H1:inst.H1
PULL => UC2_H1:inst.PULL
PUSH => UC2_H1:inst.PUSH
PULL3 => UC2_H1:inst.PULL3
PUSH3 => UC2_H1:inst.PUSH3
CondJ => UC2_H1:inst.condJ


|CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H2:inst2
w_read3 => always0.IN1
w_write3 => ~NO_FANOUT~
w_read4 => ~NO_FANOUT~
w_write4 => always0.IN0
w_read5 => ~NO_FANOUT~
w_write5 => always0.IN1
r_read3 => always0.IN1
r_write3 => ~NO_FANOUT~
r_read4 => ~NO_FANOUT~
r_write4 => always0.IN1
r_read5 => ~NO_FANOUT~
r_write5 => always0.IN1
busA3[0] => Equal0.IN5
busA3[0] => Equal1.IN5
busA3[1] => Equal0.IN4
busA3[1] => Equal1.IN4
busA3[2] => Equal0.IN3
busA3[2] => Equal1.IN3
busA3[3] => Equal0.IN2
busA3[3] => Equal1.IN2
busA3[4] => Equal0.IN1
busA3[4] => Equal1.IN1
busA3[5] => Equal0.IN0
busA3[5] => Equal1.IN0
busC4[0] => Equal0.IN11
busC4[1] => Equal0.IN10
busC4[2] => Equal0.IN9
busC4[3] => Equal0.IN8
busC4[4] => Equal0.IN7
busC4[5] => Equal0.IN6
busC5[0] => Equal1.IN11
busC5[1] => Equal1.IN10
busC5[2] => Equal1.IN9
busC5[3] => Equal1.IN8
busC5[4] => Equal1.IN7
busC5[5] => Equal1.IN6
H2 <= H2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|STAGES345_PIPELINE:stage456_b|UC2_BLOCK:inst1|UC2_H1:inst
w_read3 => ~NO_FANOUT~
w_write3 => always0.IN0
w_read4 => ~NO_FANOUT~
w_write4 => always0.IN1
w_read5 => ~NO_FANOUT~
w_write5 => always0.IN1
r_read3 => ~NO_FANOUT~
r_write3 => always0.IN1
r_read4 => ~NO_FANOUT~
r_write4 => always0.IN1
r_read5 => ~NO_FANOUT~
r_write5 => always0.IN1
H2 => H1.OUTPUTSELECT
PULL => always0.IN1
PUSH => ~NO_FANOUT~
PULL3 => always0.IN0
PUSH3 => always0.IN1
condJ => always0.IN1
H1 <= H1.DB_MAX_OUTPUT_PORT_TYPE


|CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE4_PIPELINE
CLK => M[0]~reg0.CLK
CLK => M[1]~reg0.CLK
CLK => T[0]~reg0.CLK
CLK => T[1]~reg0.CLK
CLK => T[2]~reg0.CLK
CLK => T[3]~reg0.CLK
CLK => T[4]~reg0.CLK
CLK => T[5]~reg0.CLK
CLK => T[6]~reg0.CLK
CLK => KMx~reg0.CLK
CLK => SH[0]~reg0.CLK
CLK => SH[1]~reg0.CLK
CLK => ALUC[0]~reg0.CLK
CLK => ALUC[1]~reg0.CLK
CLK => ALUC[2]~reg0.CLK
CLK => ALUC[3]~reg0.CLK
CLK => busC[0]~reg0.CLK
CLK => busC[1]~reg0.CLK
CLK => busC[2]~reg0.CLK
CLK => busC[3]~reg0.CLK
CLK => busC[4]~reg0.CLK
CLK => busC[5]~reg0.CLK
CLK => busB[0]~reg0.CLK
CLK => busB[1]~reg0.CLK
CLK => busB[2]~reg0.CLK
CLK => busB[3]~reg0.CLK
CLK => busB[4]~reg0.CLK
CLK => busB[5]~reg0.CLK
CLK => busA[0]~reg0.CLK
CLK => busA[1]~reg0.CLK
CLK => busA[2]~reg0.CLK
CLK => busA[3]~reg0.CLK
CLK => busA[4]~reg0.CLK
CLK => busA[5]~reg0.CLK
busA_in[0] => busA[0]~reg0.DATAIN
busA_in[1] => busA[1]~reg0.DATAIN
busA_in[2] => busA[2]~reg0.DATAIN
busA_in[3] => busA[3]~reg0.DATAIN
busA_in[4] => busA[4]~reg0.DATAIN
busA_in[5] => busA[5]~reg0.DATAIN
busB_in[0] => busB[0]~reg0.DATAIN
busB_in[1] => busB[1]~reg0.DATAIN
busB_in[2] => busB[2]~reg0.DATAIN
busB_in[3] => busB[3]~reg0.DATAIN
busB_in[4] => busB[4]~reg0.DATAIN
busB_in[5] => busB[5]~reg0.DATAIN
busC_in[0] => busC[0]~reg0.DATAIN
busC_in[1] => busC[1]~reg0.DATAIN
busC_in[2] => busC[2]~reg0.DATAIN
busC_in[3] => busC[3]~reg0.DATAIN
busC_in[4] => busC[4]~reg0.DATAIN
busC_in[5] => busC[5]~reg0.DATAIN
ALUC_in[0] => ALUC[0]~reg0.DATAIN
ALUC_in[1] => ALUC[1]~reg0.DATAIN
ALUC_in[2] => ALUC[2]~reg0.DATAIN
ALUC_in[3] => ALUC[3]~reg0.DATAIN
SH_in[0] => SH[0]~reg0.DATAIN
SH_in[1] => SH[1]~reg0.DATAIN
KMx_in => KMx~reg0.DATAIN
T_in[0] => T[0]~reg0.DATAIN
T_in[1] => T[1]~reg0.DATAIN
T_in[2] => T[2]~reg0.DATAIN
T_in[3] => T[3]~reg0.DATAIN
T_in[4] => T[4]~reg0.DATAIN
T_in[5] => T[5]~reg0.DATAIN
T_in[6] => T[6]~reg0.DATAIN
M_in[0] => M[0]~reg0.DATAIN
M_in[1] => M[1]~reg0.DATAIN
busA[0] <= busA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= busA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= busA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= busA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= busA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= busA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= busB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[1] <= busB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[2] <= busB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[3] <= busB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[4] <= busB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[5] <= busB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[0] <= busC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= busC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= busC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= busC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= busC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= busC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= SH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[1] <= SH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KMx <= KMx~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => M[0]~reg0.ENA
EN => M[1]~reg0.ENA
EN => T[0]~reg0.ENA
EN => T[1]~reg0.ENA
EN => T[2]~reg0.ENA
EN => T[3]~reg0.ENA
EN => T[4]~reg0.ENA
EN => T[5]~reg0.ENA
EN => T[6]~reg0.ENA
EN => KMx~reg0.ENA
EN => SH[0]~reg0.ENA
EN => SH[1]~reg0.ENA
EN => ALUC[0]~reg0.ENA
EN => ALUC[1]~reg0.ENA
EN => ALUC[2]~reg0.ENA
EN => ALUC[3]~reg0.ENA
EN => busC[0]~reg0.ENA
EN => busC[1]~reg0.ENA
EN => busC[2]~reg0.ENA
EN => busC[3]~reg0.ENA
EN => busC[4]~reg0.ENA
EN => busC[5]~reg0.ENA
EN => busB[0]~reg0.ENA
EN => busB[1]~reg0.ENA
EN => busB[2]~reg0.ENA
EN => busB[3]~reg0.ENA
EN => busB[4]~reg0.ENA
EN => busB[5]~reg0.ENA
EN => busA[0]~reg0.ENA
EN => busA[1]~reg0.ENA
EN => busA[2]~reg0.ENA
EN => busA[3]~reg0.ENA
EN => busA[4]~reg0.ENA
EN => busA[5]~reg0.ENA


|CPU|STAGES345_PIPELINE:stage456_b|UC_uNOP:UC_1_BLOCK
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busA.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busB.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => busC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => ALUC.OUTPUTSELECT
HOLD => SH.OUTPUTSELECT
HOLD => SH.OUTPUTSELECT
HOLD => KMx.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => T.OUTPUTSELECT
HOLD => M.OUTPUTSELECT
HOLD => M.OUTPUTSELECT
busA_in[0] => busA.DATAB
busA_in[1] => busA.DATAB
busA_in[2] => busA.DATAB
busA_in[3] => busA.DATAB
busA_in[4] => busA.DATAB
busA_in[5] => busA.DATAB
busB_in[0] => busB.DATAB
busB_in[1] => busB.DATAB
busB_in[2] => busB.DATAB
busB_in[3] => busB.DATAB
busB_in[4] => busB.DATAB
busB_in[5] => busB.DATAB
busC_in[0] => busC.DATAB
busC_in[1] => busC.DATAB
busC_in[2] => busC.DATAB
busC_in[3] => busC.DATAB
busC_in[4] => busC.DATAB
busC_in[5] => busC.DATAB
ALUC_in[0] => ALUC.DATAB
ALUC_in[1] => ALUC.DATAB
ALUC_in[2] => ALUC.DATAB
ALUC_in[3] => ALUC.DATAB
SH_in[0] => SH.DATAB
SH_in[1] => SH.DATAB
KMx_in => KMx.DATAB
T_in[0] => T.DATAB
T_in[1] => T.DATAB
T_in[2] => T.DATAB
T_in[3] => T.DATAB
T_in[4] => T.DATAB
T_in[5] => T.DATAB
T_in[6] => T.DATAB
M_in[0] => M.DATAB
M_in[1] => M.DATAB
busA[0] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[1] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[2] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[3] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[4] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busB[5] <= busB.DB_MAX_OUTPUT_PORT_TYPE
busC[0] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= busC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= SH.DB_MAX_OUTPUT_PORT_TYPE
SH[1] <= SH.DB_MAX_OUTPUT_PORT_TYPE
KMx <= KMx.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= M.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M.DB_MAX_OUTPUT_PORT_TYPE


|CPU|STAGES345_PIPELINE:stage456_b|PIPELINE_uINST_BLOCK:STAGE5_PIPELINE
CLK => M[0]~reg0.CLK
CLK => M[1]~reg0.CLK
CLK => T[0]~reg0.CLK
CLK => T[1]~reg0.CLK
CLK => T[2]~reg0.CLK
CLK => T[3]~reg0.CLK
CLK => T[4]~reg0.CLK
CLK => T[5]~reg0.CLK
CLK => T[6]~reg0.CLK
CLK => KMx~reg0.CLK
CLK => SH[0]~reg0.CLK
CLK => SH[1]~reg0.CLK
CLK => ALUC[0]~reg0.CLK
CLK => ALUC[1]~reg0.CLK
CLK => ALUC[2]~reg0.CLK
CLK => ALUC[3]~reg0.CLK
CLK => busC[0]~reg0.CLK
CLK => busC[1]~reg0.CLK
CLK => busC[2]~reg0.CLK
CLK => busC[3]~reg0.CLK
CLK => busC[4]~reg0.CLK
CLK => busC[5]~reg0.CLK
CLK => busB[0]~reg0.CLK
CLK => busB[1]~reg0.CLK
CLK => busB[2]~reg0.CLK
CLK => busB[3]~reg0.CLK
CLK => busB[4]~reg0.CLK
CLK => busB[5]~reg0.CLK
CLK => busA[0]~reg0.CLK
CLK => busA[1]~reg0.CLK
CLK => busA[2]~reg0.CLK
CLK => busA[3]~reg0.CLK
CLK => busA[4]~reg0.CLK
CLK => busA[5]~reg0.CLK
busA_in[0] => busA[0]~reg0.DATAIN
busA_in[1] => busA[1]~reg0.DATAIN
busA_in[2] => busA[2]~reg0.DATAIN
busA_in[3] => busA[3]~reg0.DATAIN
busA_in[4] => busA[4]~reg0.DATAIN
busA_in[5] => busA[5]~reg0.DATAIN
busB_in[0] => busB[0]~reg0.DATAIN
busB_in[1] => busB[1]~reg0.DATAIN
busB_in[2] => busB[2]~reg0.DATAIN
busB_in[3] => busB[3]~reg0.DATAIN
busB_in[4] => busB[4]~reg0.DATAIN
busB_in[5] => busB[5]~reg0.DATAIN
busC_in[0] => busC[0]~reg0.DATAIN
busC_in[1] => busC[1]~reg0.DATAIN
busC_in[2] => busC[2]~reg0.DATAIN
busC_in[3] => busC[3]~reg0.DATAIN
busC_in[4] => busC[4]~reg0.DATAIN
busC_in[5] => busC[5]~reg0.DATAIN
ALUC_in[0] => ALUC[0]~reg0.DATAIN
ALUC_in[1] => ALUC[1]~reg0.DATAIN
ALUC_in[2] => ALUC[2]~reg0.DATAIN
ALUC_in[3] => ALUC[3]~reg0.DATAIN
SH_in[0] => SH[0]~reg0.DATAIN
SH_in[1] => SH[1]~reg0.DATAIN
KMx_in => KMx~reg0.DATAIN
T_in[0] => T[0]~reg0.DATAIN
T_in[1] => T[1]~reg0.DATAIN
T_in[2] => T[2]~reg0.DATAIN
T_in[3] => T[3]~reg0.DATAIN
T_in[4] => T[4]~reg0.DATAIN
T_in[5] => T[5]~reg0.DATAIN
T_in[6] => T[6]~reg0.DATAIN
M_in[0] => M[0]~reg0.DATAIN
M_in[1] => M[1]~reg0.DATAIN
busA[0] <= busA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= busA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= busA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= busA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= busA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= busA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= busB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[1] <= busB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[2] <= busB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[3] <= busB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[4] <= busB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busB[5] <= busB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[0] <= busC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= busC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= busC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= busC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= busC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= busC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= SH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[1] <= SH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KMx <= KMx~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[0] <= M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => M[0]~reg0.ENA
EN => M[1]~reg0.ENA
EN => T[0]~reg0.ENA
EN => T[1]~reg0.ENA
EN => T[2]~reg0.ENA
EN => T[3]~reg0.ENA
EN => T[4]~reg0.ENA
EN => T[5]~reg0.ENA
EN => T[6]~reg0.ENA
EN => KMx~reg0.ENA
EN => SH[0]~reg0.ENA
EN => SH[1]~reg0.ENA
EN => ALUC[0]~reg0.ENA
EN => ALUC[1]~reg0.ENA
EN => ALUC[2]~reg0.ENA
EN => ALUC[3]~reg0.ENA
EN => busC[0]~reg0.ENA
EN => busC[1]~reg0.ENA
EN => busC[2]~reg0.ENA
EN => busC[3]~reg0.ENA
EN => busC[4]~reg0.ENA
EN => busC[5]~reg0.ENA
EN => busB[0]~reg0.ENA
EN => busB[1]~reg0.ENA
EN => busB[2]~reg0.ENA
EN => busB[3]~reg0.ENA
EN => busB[4]~reg0.ENA
EN => busB[5]~reg0.ENA
EN => busA[0]~reg0.ENA
EN => busA[1]~reg0.ENA
EN => busA[2]~reg0.ENA
EN => busA[3]~reg0.ENA
EN => busA[4]~reg0.ENA
EN => busA[5]~reg0.ENA


|CPU|STAGES345_PIPELINE:stage456_b|DADD_BLOCK:inst12
CLK => DADD_out[0]~reg0.CLK
CLK => DADD_out[1]~reg0.CLK
CLK => DADD_out[2]~reg0.CLK
CLK => DADD_out[3]~reg0.CLK
CLK => DADD_out[4]~reg0.CLK
CLK => DADD_out[5]~reg0.CLK
CLK => DADD_out[6]~reg0.CLK
CLK => DADD_out[7]~reg0.CLK
CLK => DADD_out[8]~reg0.CLK
CLK => DADD_out[9]~reg0.CLK
CLK => DADD_out[10]~reg0.CLK
CLK => DADD_out[11]~reg0.CLK
CLK => DADD_out[12]~reg0.CLK
CLK => DADD_out[13]~reg0.CLK
CLK => DADD_out[14]~reg0.CLK
CLK => DADD_out[15]~reg0.CLK
DADD_in[0] => DADD_out[0]~reg0.DATAIN
DADD_in[1] => DADD_out[1]~reg0.DATAIN
DADD_in[2] => DADD_out[2]~reg0.DATAIN
DADD_in[3] => DADD_out[3]~reg0.DATAIN
DADD_in[4] => DADD_out[4]~reg0.DATAIN
DADD_in[5] => DADD_out[5]~reg0.DATAIN
DADD_in[6] => DADD_out[6]~reg0.DATAIN
DADD_in[7] => DADD_out[7]~reg0.DATAIN
DADD_in[8] => DADD_out[8]~reg0.DATAIN
DADD_in[9] => DADD_out[9]~reg0.DATAIN
DADD_in[10] => DADD_out[10]~reg0.DATAIN
DADD_in[11] => DADD_out[11]~reg0.DATAIN
DADD_in[12] => DADD_out[12]~reg0.DATAIN
DADD_in[13] => DADD_out[13]~reg0.DATAIN
DADD_in[14] => DADD_out[14]~reg0.DATAIN
DADD_in[15] => DADD_out[15]~reg0.DATAIN
DADD_out[0] <= DADD_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[1] <= DADD_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[2] <= DADD_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[3] <= DADD_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[4] <= DADD_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[5] <= DADD_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[6] <= DADD_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[7] <= DADD_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[8] <= DADD_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[9] <= DADD_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[10] <= DADD_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[11] <= DADD_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[12] <= DADD_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[13] <= DADD_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[14] <= DADD_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DADD_out[15] <= DADD_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => DADD_out[0]~reg0.ENA
EN => DADD_out[1]~reg0.ENA
EN => DADD_out[2]~reg0.ENA
EN => DADD_out[3]~reg0.ENA
EN => DADD_out[4]~reg0.ENA
EN => DADD_out[5]~reg0.ENA
EN => DADD_out[6]~reg0.ENA
EN => DADD_out[7]~reg0.ENA
EN => DADD_out[8]~reg0.ENA
EN => DADD_out[9]~reg0.ENA
EN => DADD_out[10]~reg0.ENA
EN => DADD_out[11]~reg0.ENA
EN => DADD_out[12]~reg0.ENA
EN => DADD_out[13]~reg0.ENA
EN => DADD_out[14]~reg0.ENA
EN => DADD_out[15]~reg0.ENA


|CPU|STAGES345_PIPELINE:stage456_b|K_BLOCK:inst
CLK => K_out[0]~reg0.CLK
CLK => K_out[1]~reg0.CLK
CLK => K_out[2]~reg0.CLK
CLK => K_out[3]~reg0.CLK
CLK => K_out[4]~reg0.CLK
CLK => K_out[5]~reg0.CLK
CLK => K_out[6]~reg0.CLK
CLK => K_out[7]~reg0.CLK
CLK => K_out[8]~reg0.CLK
CLK => K_out[9]~reg0.CLK
CLK => K_out[10]~reg0.CLK
CLK => K_out[11]~reg0.CLK
CLK => K_out[12]~reg0.CLK
CLK => K_out[13]~reg0.CLK
CLK => K_out[14]~reg0.CLK
CLK => K_out[15]~reg0.CLK
K_in[0] => K_out[0]~reg0.DATAIN
K_in[1] => K_out[1]~reg0.DATAIN
K_in[2] => K_out[2]~reg0.DATAIN
K_in[3] => K_out[3]~reg0.DATAIN
K_in[4] => K_out[4]~reg0.DATAIN
K_in[5] => K_out[5]~reg0.DATAIN
K_in[6] => K_out[6]~reg0.DATAIN
K_in[7] => K_out[7]~reg0.DATAIN
K_in[8] => K_out[8]~reg0.DATAIN
K_in[9] => K_out[9]~reg0.DATAIN
K_in[10] => K_out[10]~reg0.DATAIN
K_in[11] => K_out[11]~reg0.DATAIN
K_in[12] => K_out[12]~reg0.DATAIN
K_in[13] => K_out[13]~reg0.DATAIN
K_in[14] => K_out[14]~reg0.DATAIN
K_in[15] => K_out[15]~reg0.DATAIN
K_out[0] <= K_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[1] <= K_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[2] <= K_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[3] <= K_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[4] <= K_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[5] <= K_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[6] <= K_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[7] <= K_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[8] <= K_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[9] <= K_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[10] <= K_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[11] <= K_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[12] <= K_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[13] <= K_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[14] <= K_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
K_out[15] <= K_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EN => K_out[0]~reg0.ENA
EN => K_out[1]~reg0.ENA
EN => K_out[2]~reg0.ENA
EN => K_out[3]~reg0.ENA
EN => K_out[4]~reg0.ENA
EN => K_out[5]~reg0.ENA
EN => K_out[6]~reg0.ENA
EN => K_out[7]~reg0.ENA
EN => K_out[8]~reg0.ENA
EN => K_out[9]~reg0.ENA
EN => K_out[10]~reg0.ENA
EN => K_out[11]~reg0.ENA
EN => K_out[12]~reg0.ENA
EN => K_out[13]~reg0.ENA
EN => K_out[14]~reg0.ENA
EN => K_out[15]~reg0.ENA


|CPU|FF_01:ff_pull
CLK => out~reg0.CLK
in => out~reg0.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|FF_01:ff_push
CLK => out~reg0.CLK
in => out~reg0.DATAIN
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decoder:inst1
microisntruction[0] <= mux_32:mux3_b.out[0]
microisntruction[1] <= mux_32:mux3_b.out[1]
microisntruction[2] <= mux_32:mux3_b.out[2]
microisntruction[3] <= mux_32:mux3_b.out[3]
microisntruction[4] <= mux_32:mux3_b.out[4]
microisntruction[5] <= mux_32:mux3_b.out[5]
microisntruction[6] <= mux_32:mux3_b.out[6]
microisntruction[7] <= mux_32:mux3_b.out[7]
microisntruction[8] <= mux_32:mux3_b.out[8]
microisntruction[9] <= mux_32:mux3_b.out[9]
microisntruction[10] <= mux_32:mux3_b.out[10]
microisntruction[11] <= mux_32:mux3_b.out[11]
microisntruction[12] <= mux_32:mux3_b.out[12]
microisntruction[13] <= mux_32:mux3_b.out[13]
microisntruction[14] <= mux_32:mux3_b.out[14]
microisntruction[15] <= mux_32:mux3_b.out[15]
microisntruction[16] <= mux_32:mux3_b.out[16]
microisntruction[17] <= mux_32:mux3_b.out[17]
microisntruction[18] <= mux_32:mux3_b.out[18]
microisntruction[19] <= mux_32:mux3_b.out[19]
microisntruction[20] <= mux_32:mux3_b.out[20]
microisntruction[21] <= mux_32:mux3_b.out[21]
microisntruction[22] <= mux_32:mux3_b.out[22]
microisntruction[23] <= mux_32:mux3_b.out[23]
microisntruction[24] <= mux_32:mux3_b.out[24]
microisntruction[25] <= mux_32:mux3_b.out[25]
microisntruction[26] <= mux_32:mux3_b.out[26]
microisntruction[27] <= mux_32:mux3_b.out[27]
microisntruction[28] <= mux_32:mux3_b.out[28]
microisntruction[29] <= mux_32:mux3_b.out[29]
microisntruction[30] <= mux_32:mux3_b.out[30]
microisntruction[31] <= mux_32:mux3_b.out[31]
microisntruction[32] <= mux_32:mux3_b.out[32]
microisntruction[33] <= mux_32:mux3_b.out[33]
instruction[0] => MIR_1:mir1_b.INST[0]
instruction[0] => MIR_2:mir2_b.INST[0]
instruction[0] => MIR_3:mir3_b.INST[0]
instruction[0] => MIR_4:mir4_b.INST[0]
instruction[1] => MIR_1:mir1_b.INST[1]
instruction[1] => MIR_2:mir2_b.INST[1]
instruction[1] => MIR_3:mir3_b.INST[1]
instruction[1] => MIR_4:mir4_b.INST[1]
instruction[2] => MIR_1:mir1_b.INST[2]
instruction[2] => MIR_2:mir2_b.INST[2]
instruction[2] => MIR_3:mir3_b.INST[2]
instruction[2] => MIR_4:mir4_b.INST[2]
instruction[3] => MIR_1:mir1_b.INST[3]
instruction[3] => MIR_2:mir2_b.INST[3]
instruction[3] => MIR_3:mir3_b.INST[3]
instruction[3] => MIR_4:mir4_b.INST[3]
instruction[4] => MIR_1:mir1_b.INST[4]
instruction[4] => MIR_2:mir2_b.INST[4]
instruction[4] => MIR_3:mir3_b.INST[4]
instruction[4] => MIR_4:mir4_b.INST[4]
instruction[5] => MIR_1:mir1_b.INST[5]
instruction[5] => MIR_2:mir2_b.INST[5]
instruction[5] => MIR_3:mir3_b.INST[5]
instruction[5] => MIR_4:mir4_b.INST[5]
instruction[6] => MIR_1:mir1_b.INST[6]
instruction[6] => MIR_2:mir2_b.INST[6]
instruction[6] => MIR_3:mir3_b.INST[6]
instruction[6] => MIR_4:mir4_b.INST[6]
instruction[7] => MIR_1:mir1_b.INST[7]
instruction[7] => MIR_2:mir2_b.INST[7]
instruction[7] => MIR_3:mir3_b.INST[7]
instruction[7] => MIR_4:mir4_b.INST[7]
instruction[8] => MIR_1:mir1_b.INST[8]
instruction[8] => MIR_2:mir2_b.INST[8]
instruction[8] => band_b.IN3
instruction[8] => MIR_3:mir3_b.INST[8]
instruction[8] => MIR_4:mir4_b.INST[8]
instruction[9] => MIR_1:mir1_b.INST[9]
instruction[9] => MIR_2:mir2_b.INST[9]
instruction[9] => band_b.IN2
instruction[9] => MIR_3:mir3_b.INST[9]
instruction[9] => MIR_4:mir4_b.INST[9]
instruction[10] => MIR_1:mir1_b.INST[10]
instruction[10] => MIR_2:mir2_b.INST[10]
instruction[10] => band_b.IN0
instruction[10] => MIR_3:mir3_b.INST[10]
instruction[10] => MIR_4:mir4_b.INST[10]
instruction[11] => MIR_1:mir1_b.INST[11]
instruction[11] => MIR_2:mir2_b.INST[11]
instruction[11] => band_b.IN1
instruction[11] => MIR_3:mir3_b.INST[11]
instruction[11] => MIR_4:mir4_b.INST[11]
instruction[12] => MIR_1:mir1_b.INST[12]
instruction[12] => band2_b.IN2
instruction[12] => MIR_2:mir2_b.INST[12]
instruction[12] => MIR_3:mir3_b.INST[12]
instruction[12] => MIR_4:mir4_b.INST[12]
instruction[13] => MIR_1:mir1_b.INST[13]
instruction[13] => band2_b.IN3
instruction[13] => MIR_2:mir2_b.INST[13]
instruction[13] => MIR_3:mir3_b.INST[13]
instruction[13] => MIR_4:mir4_b.INST[13]
instruction[14] => MIR_1:mir1_b.INST[14]
instruction[14] => band2_b.IN0
instruction[14] => MIR_2:mir2_b.INST[14]
instruction[14] => MIR_3:mir3_b.INST[14]
instruction[14] => MIR_4:mir4_b.INST[14]
instruction[15] => MIR_1:mir1_b.INST[15]
instruction[15] => band2_b.IN1
instruction[15] => MIR_2:mir2_b.INST[15]
instruction[15] => MIR_3:mir3_b.INST[15]
instruction[15] => MIR_4:mir4_b.INST[15]
instruction[16] => band3_b.IN2
instruction[16] => MIR_1:mir1_b.INST[16]
instruction[16] => MIR_2:mir2_b.INST[16]
instruction[16] => MIR_3:mir3_b.INST[16]
instruction[16] => MIR_4:mir4_b.INST[16]
instruction[17] => band3_b.IN3
instruction[17] => MIR_1:mir1_b.INST[17]
instruction[17] => MIR_2:mir2_b.INST[17]
instruction[17] => MIR_3:mir3_b.INST[17]
instruction[17] => MIR_4:mir4_b.INST[17]
instruction[18] => band3_b.IN0
instruction[18] => MIR_1:mir1_b.INST[18]
instruction[18] => MIR_2:mir2_b.INST[18]
instruction[18] => MIR_3:mir3_b.INST[18]
instruction[18] => MIR_4:mir4_b.INST[18]
instruction[19] => band3_b.IN1
instruction[19] => MIR_1:mir1_b.INST[19]
instruction[19] => MIR_2:mir2_b.INST[19]
instruction[19] => MIR_3:mir3_b.INST[19]
instruction[19] => MIR_4:mir4_b.INST[19]


|CPU|decoder:inst1|mux_32:mux3_b
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
a[32] => out.DATAA
a[33] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
b[32] => out.DATAB
b[33] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decoder:inst1|MIR_1:mir1_b
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => Decoder0.IN2
INST[16] => Decoder1.IN3
INST[16] => Decoder2.IN2
INST[17] => Decoder1.IN2
INST[17] => Decoder2.IN1
INST[18] => Decoder0.IN1
INST[18] => Decoder1.IN1
INST[18] => Decoder2.IN0
INST[19] => Decoder0.IN0
INST[19] => Decoder1.IN0
MICROINST[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[4] <= <GND>
MICROINST[5] <= <GND>
MICROINST[6] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[7] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[8] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[9] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[10] <= <GND>
MICROINST[11] <= <GND>
MICROINST[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[13] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[14] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[15] <= <GND>
MICROINST[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[17] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[18] <= <VCC>
MICROINST[19] <= <VCC>
MICROINST[20] <= <VCC>
MICROINST[21] <= <VCC>
MICROINST[22] <= <VCC>
MICROINST[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[24] <= <VCC>
MICROINST[25] <= <VCC>
MICROINST[26] <= <VCC>
MICROINST[27] <= <VCC>
MICROINST[28] <= <VCC>
MICROINST[29] <= <VCC>
MICROINST[30] <= <VCC>
MICROINST[31] <= <VCC>
MICROINST[32] <= <VCC>
MICROINST[33] <= <VCC>


|CPU|decoder:inst1|mux_32:mux2_b
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
a[32] => out.DATAA
a[33] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
b[32] => out.DATAB
b[33] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decoder:inst1|MIR_2:mir2_b
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => Decoder0.IN3
INST[13] => Decoder0.IN2
INST[14] => Decoder0.IN1
INST[15] => Decoder0.IN0
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
MICROINST[0] <= <GND>
MICROINST[1] <= <GND>
MICROINST[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[3] <= <GND>
MICROINST[4] <= T.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[5] <= T.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[8] <= <GND>
MICROINST[9] <= <GND>
MICROINST[10] <= <GND>
MICROINST[11] <= <GND>
MICROINST[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[13] <= <GND>
MICROINST[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[15] <= <GND>
MICROINST[16] <= <VCC>
MICROINST[17] <= <VCC>
MICROINST[18] <= <VCC>
MICROINST[19] <= <VCC>
MICROINST[20] <= <VCC>
MICROINST[21] <= <VCC>
MICROINST[22] <= <VCC>
MICROINST[23] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[24] <= <VCC>
MICROINST[25] <= <VCC>
MICROINST[26] <= <VCC>
MICROINST[27] <= <VCC>
MICROINST[28] <= <VCC>
MICROINST[29] <= <VCC>
MICROINST[30] <= <VCC>
MICROINST[31] <= <VCC>
MICROINST[32] <= <VCC>
MICROINST[33] <= <VCC>


|CPU|decoder:inst1|mux_32:mux1_b
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
a[16] => out.DATAA
a[17] => out.DATAA
a[18] => out.DATAA
a[19] => out.DATAA
a[20] => out.DATAA
a[21] => out.DATAA
a[22] => out.DATAA
a[23] => out.DATAA
a[24] => out.DATAA
a[25] => out.DATAA
a[26] => out.DATAA
a[27] => out.DATAA
a[28] => out.DATAA
a[29] => out.DATAA
a[30] => out.DATAA
a[31] => out.DATAA
a[32] => out.DATAA
a[33] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
b[16] => out.DATAB
b[17] => out.DATAB
b[18] => out.DATAB
b[19] => out.DATAB
b[20] => out.DATAB
b[21] => out.DATAB
b[22] => out.DATAB
b[23] => out.DATAB
b[24] => out.DATAB
b[25] => out.DATAB
b[26] => out.DATAB
b[27] => out.DATAB
b[28] => out.DATAB
b[29] => out.DATAB
b[30] => out.DATAB
b[31] => out.DATAB
b[32] => out.DATAB
b[33] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decoder:inst1|MIR_3:mir3_b
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => Decoder1.IN2
INST[8] => Decoder2.IN3
INST[9] => Decoder0.IN2
INST[9] => Decoder2.IN2
INST[10] => Decoder0.IN1
INST[10] => Decoder1.IN1
INST[10] => Decoder2.IN1
INST[10] => Decoder3.IN1
INST[11] => Decoder0.IN0
INST[11] => Decoder1.IN0
INST[11] => Decoder2.IN0
INST[11] => Decoder3.IN0
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
MICROINST[0] <= <GND>
MICROINST[1] <= <GND>
MICROINST[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[3] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[4] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[5] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[6] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[7] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[8] <= <GND>
MICROINST[9] <= <GND>
MICROINST[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[14] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[16] <= <VCC>
MICROINST[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[18] <= <VCC>
MICROINST[19] <= <VCC>
MICROINST[20] <= <VCC>
MICROINST[21] <= <VCC>
MICROINST[22] <= <VCC>
MICROINST[23] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[24] <= <VCC>
MICROINST[25] <= <VCC>
MICROINST[26] <= <VCC>
MICROINST[27] <= <VCC>
MICROINST[28] <= <VCC>
MICROINST[29] <= <VCC>
MICROINST[30] <= <VCC>
MICROINST[31] <= <VCC>
MICROINST[32] <= <VCC>
MICROINST[33] <= <VCC>


|CPU|decoder:inst1|MIR_4:mir4_b
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => Decoder1.IN2
INST[4] => Decoder2.IN3
INST[5] => Decoder0.IN2
INST[5] => Decoder2.IN2
INST[6] => Decoder0.IN1
INST[6] => Decoder1.IN1
INST[6] => Decoder2.IN1
INST[7] => Decoder0.IN0
INST[7] => Decoder1.IN0
INST[7] => Decoder2.IN0
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
MICROINST[0] <= <GND>
MICROINST[1] <= <GND>
MICROINST[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[3] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[4] <= <GND>
MICROINST[5] <= <GND>
MICROINST[6] <= <GND>
MICROINST[7] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[8] <= <GND>
MICROINST[9] <= <GND>
MICROINST[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[14] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[15] <= ALU.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[16] <= <VCC>
MICROINST[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[18] <= <VCC>
MICROINST[19] <= <VCC>
MICROINST[20] <= <VCC>
MICROINST[21] <= <VCC>
MICROINST[22] <= <VCC>
MICROINST[23] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[24] <= <VCC>
MICROINST[25] <= <VCC>
MICROINST[26] <= <VCC>
MICROINST[27] <= <VCC>
MICROINST[28] <= <VCC>
MICROINST[29] <= busA.DB_MAX_OUTPUT_PORT_TYPE
MICROINST[30] <= <VCC>
MICROINST[31] <= <VCC>
MICROINST[32] <= <VCC>
MICROINST[33] <= <VCC>


|CPU|uMUX:umux_b
R_write => always0.IN0
R_write => always0.IN0
R_write => always0.IN0
R_read => always0.IN1
R_read => always0.IN1
R_read => always0.IN1
Inst[0] => busC.DATAA
Inst[0] => busA.DATAA
Inst[0] => busC.DATAB
Inst[1] => busC.DATAA
Inst[1] => busA.DATAA
Inst[1] => busC.DATAB
Inst[2] => busC.DATAA
Inst[2] => busA.DATAA
Inst[2] => busC.DATAB
Inst[3] => busC.DATAA
Inst[3] => busA.DATAA
Inst[3] => busC.DATAB
Inst[4] => busC.DATAA
Inst[4] => busA.DATAA
Inst[4] => busC.DATAB
Inst[5] => busC.DATAA
Inst[5] => busA.DATAA
Inst[5] => busC.DATAB
Inst[6] => busC.DATAB
Inst[7] => busC.DATAB
Inst[8] => busC.DATAB
Inst[9] => busC.DATAB
Inst[10] => busC.DATAB
Inst[11] => busC.DATAB
Inst[12] => ~NO_FANOUT~
Inst[13] => ~NO_FANOUT~
Inst[14] => ~NO_FANOUT~
Inst[15] => busC.OUTPUTSELECT
Inst[15] => busC.OUTPUTSELECT
Inst[15] => busC.OUTPUTSELECT
Inst[15] => busC.OUTPUTSELECT
Inst[15] => busC.OUTPUTSELECT
Inst[15] => busC.OUTPUTSELECT
Inst[16] => ~NO_FANOUT~
Inst[17] => ~NO_FANOUT~
Inst[18] => ~NO_FANOUT~
Inst[19] => ~NO_FANOUT~
uInstA[0] => busA.DATAB
uInstA[0] => busA.DATAB
uInstA[1] => busA.DATAB
uInstA[1] => busA.DATAB
uInstA[2] => busA.DATAB
uInstA[2] => busA.DATAB
uInstA[3] => busA.DATAB
uInstA[3] => busA.DATAB
uInstA[4] => busA.DATAB
uInstA[4] => busA.DATAB
uInstA[5] => busA.DATAB
uInstA[5] => busA.DATAB
uInstC[0] => busC.DATAB
uInstC[0] => busC.DATAB
uInstC[1] => busC.DATAB
uInstC[1] => busC.DATAB
uInstC[2] => busC.DATAB
uInstC[2] => busC.DATAB
uInstC[3] => busC.DATAB
uInstC[3] => busC.DATAB
uInstC[4] => busC.DATAB
uInstC[4] => busC.DATAB
uInstC[5] => busC.DATAB
uInstC[5] => busC.DATAB
busA[0] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= busA.DB_MAX_OUTPUT_PORT_TYPE
busC[0] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[1] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[2] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[3] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[4] <= busC.DB_MAX_OUTPUT_PORT_TYPE
busC[5] <= busC.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Block1:block1_b
CY => Mux0.IN14
W[0] => Equal0.IN15
W[1] => Equal0.IN14
W[2] => Equal0.IN13
W[3] => Equal0.IN12
W[4] => Equal0.IN11
W[5] => Equal0.IN10
W[6] => Equal0.IN9
W[7] => Equal0.IN8
W[8] => Equal0.IN7
W[9] => Equal0.IN6
W[10] => Equal0.IN5
W[11] => Equal0.IN4
W[12] => Equal0.IN3
W[13] => Equal0.IN2
W[14] => Equal0.IN1
W[15] => Mux0.IN15
W[15] => Equal0.IN0
inst_MSN[0] => Mux0.IN19
inst_MSN[1] => Mux0.IN18
inst_MSN[2] => Mux0.IN17
inst_MSN[3] => Mux0.IN16
JUMP <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b
CY <= CY_BLOCK:cy_b.CY_out
CLK => CY_BLOCK:cy_b.CLK
CLK => FF_16:FF_A.CLK
CLK => FF_16:FF_B.CLK
CLK => FF_16:FF_C.CLK
ALUC_in[0] => ALU_16:alu.ALU_op[0]
ALUC_in[1] => ALU_16:alu.ALU_op[1]
ALUC_in[2] => ALU_16:alu.ALU_op[2]
ALUC_in[3] => ALU_16:alu.ALU_op[3]
KMx_in => KMUX_BLOCK:kmux_b.KMx
K_in[0] => KMUX_BLOCK:kmux_b.K_bus[0]
K_in[1] => KMUX_BLOCK:kmux_b.K_bus[1]
K_in[2] => KMUX_BLOCK:kmux_b.K_bus[2]
K_in[3] => KMUX_BLOCK:kmux_b.K_bus[3]
K_in[4] => KMUX_BLOCK:kmux_b.K_bus[4]
K_in[5] => KMUX_BLOCK:kmux_b.K_bus[5]
K_in[6] => KMUX_BLOCK:kmux_b.K_bus[6]
K_in[7] => KMUX_BLOCK:kmux_b.K_bus[7]
K_in[8] => KMUX_BLOCK:kmux_b.K_bus[8]
K_in[9] => KMUX_BLOCK:kmux_b.K_bus[9]
K_in[10] => KMUX_BLOCK:kmux_b.K_bus[10]
K_in[11] => KMUX_BLOCK:kmux_b.K_bus[11]
K_in[12] => KMUX_BLOCK:kmux_b.K_bus[12]
K_in[13] => KMUX_BLOCK:kmux_b.K_bus[13]
K_in[14] => KMUX_BLOCK:kmux_b.K_bus[14]
K_in[15] => KMUX_BLOCK:kmux_b.K_bus[15]
busA_in[0] => KMUX_BLOCK:kmux_b.reg_bus[0]
busA_in[1] => KMUX_BLOCK:kmux_b.reg_bus[1]
busA_in[2] => KMUX_BLOCK:kmux_b.reg_bus[2]
busA_in[3] => KMUX_BLOCK:kmux_b.reg_bus[3]
busA_in[4] => KMUX_BLOCK:kmux_b.reg_bus[4]
busA_in[5] => KMUX_BLOCK:kmux_b.reg_bus[5]
busA_in[6] => KMUX_BLOCK:kmux_b.reg_bus[6]
busA_in[7] => KMUX_BLOCK:kmux_b.reg_bus[7]
busA_in[8] => KMUX_BLOCK:kmux_b.reg_bus[8]
busA_in[9] => KMUX_BLOCK:kmux_b.reg_bus[9]
busA_in[10] => KMUX_BLOCK:kmux_b.reg_bus[10]
busA_in[11] => KMUX_BLOCK:kmux_b.reg_bus[11]
busA_in[12] => KMUX_BLOCK:kmux_b.reg_bus[12]
busA_in[13] => KMUX_BLOCK:kmux_b.reg_bus[13]
busA_in[14] => KMUX_BLOCK:kmux_b.reg_bus[14]
busA_in[15] => KMUX_BLOCK:kmux_b.reg_bus[15]
busB_in[0] => FF_16:FF_B.in[0]
busB_in[1] => FF_16:FF_B.in[1]
busB_in[2] => FF_16:FF_B.in[2]
busB_in[3] => FF_16:FF_B.in[3]
busB_in[4] => FF_16:FF_B.in[4]
busB_in[5] => FF_16:FF_B.in[5]
busB_in[6] => FF_16:FF_B.in[6]
busB_in[7] => FF_16:FF_B.in[7]
busB_in[8] => FF_16:FF_B.in[8]
busB_in[9] => FF_16:FF_B.in[9]
busB_in[10] => FF_16:FF_B.in[10]
busB_in[11] => FF_16:FF_B.in[11]
busB_in[12] => FF_16:FF_B.in[12]
busB_in[13] => FF_16:FF_B.in[13]
busB_in[14] => FF_16:FF_B.in[14]
busB_in[15] => FF_16:FF_B.in[15]
CY_write4_in => CY_BLOCK:cy_b.CY_write4
busC[0] <= FF_16:FF_C.out[0]
busC[1] <= FF_16:FF_C.out[1]
busC[2] <= FF_16:FF_C.out[2]
busC[3] <= FF_16:FF_C.out[3]
busC[4] <= FF_16:FF_C.out[4]
busC[5] <= FF_16:FF_C.out[5]
busC[6] <= FF_16:FF_C.out[6]
busC[7] <= FF_16:FF_C.out[7]
busC[8] <= FF_16:FF_C.out[8]
busC[9] <= FF_16:FF_C.out[9]
busC[10] <= FF_16:FF_C.out[10]
busC[11] <= FF_16:FF_C.out[11]
busC[12] <= FF_16:FF_C.out[12]
busC[13] <= FF_16:FF_C.out[13]
busC[14] <= FF_16:FF_C.out[14]
busC[15] <= FF_16:FF_C.out[15]
SH_in[0] => SH_16:sh.SH_op[0]
SH_in[1] => SH_16:sh.SH_op[1]


|CPU|ALU_BLOCK:alu_b|CY_BLOCK:cy_b
CLK => CY_out~reg0.CLK
CY_in => CY_out~reg0.DATAIN
CY_write4 => CY_out~reg0.ENA
CY_out <= CY_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b|ALU_16:alu
busA[0] => Add0.IN16
busA[0] => Zout.IN0
busA[0] => Zout.IN0
busA[0] => Add2.IN32
busA[0] => Add3.IN32
busA[0] => Mux15.IN14
busA[0] => Mux15.IN6
busA[1] => Add0.IN15
busA[1] => Zout.IN0
busA[1] => Zout.IN0
busA[1] => Add2.IN31
busA[1] => Add3.IN31
busA[1] => Mux14.IN14
busA[1] => Mux14.IN6
busA[2] => Add0.IN14
busA[2] => Zout.IN0
busA[2] => Zout.IN0
busA[2] => Add2.IN30
busA[2] => Add3.IN30
busA[2] => Mux13.IN14
busA[2] => Mux13.IN6
busA[3] => Add0.IN13
busA[3] => Zout.IN0
busA[3] => Zout.IN0
busA[3] => Add2.IN29
busA[3] => Add3.IN29
busA[3] => Mux12.IN14
busA[3] => Mux12.IN6
busA[4] => Add0.IN12
busA[4] => Zout.IN0
busA[4] => Zout.IN0
busA[4] => Add2.IN28
busA[4] => Add3.IN28
busA[4] => Mux11.IN14
busA[4] => Mux11.IN6
busA[5] => Add0.IN11
busA[5] => Zout.IN0
busA[5] => Zout.IN0
busA[5] => Add2.IN27
busA[5] => Add3.IN27
busA[5] => Mux10.IN14
busA[5] => Mux10.IN6
busA[6] => Add0.IN10
busA[6] => Zout.IN0
busA[6] => Zout.IN0
busA[6] => Add2.IN26
busA[6] => Add3.IN26
busA[6] => Mux9.IN14
busA[6] => Mux9.IN6
busA[7] => Add0.IN9
busA[7] => Zout.IN0
busA[7] => Zout.IN0
busA[7] => Add2.IN25
busA[7] => Add3.IN25
busA[7] => Mux8.IN14
busA[7] => Mux8.IN6
busA[8] => Add0.IN8
busA[8] => Zout.IN0
busA[8] => Zout.IN0
busA[8] => Add2.IN24
busA[8] => Add3.IN24
busA[8] => Mux7.IN14
busA[8] => Mux7.IN6
busA[9] => Add0.IN7
busA[9] => Zout.IN0
busA[9] => Zout.IN0
busA[9] => Add2.IN23
busA[9] => Add3.IN23
busA[9] => Mux6.IN14
busA[9] => Mux6.IN6
busA[10] => Add0.IN6
busA[10] => Zout.IN0
busA[10] => Zout.IN0
busA[10] => Add2.IN22
busA[10] => Add3.IN22
busA[10] => Mux5.IN14
busA[10] => Mux5.IN6
busA[11] => Add0.IN5
busA[11] => Zout.IN0
busA[11] => Zout.IN0
busA[11] => Add2.IN21
busA[11] => Add3.IN21
busA[11] => Mux4.IN14
busA[11] => Mux4.IN6
busA[12] => Add0.IN4
busA[12] => Zout.IN0
busA[12] => Zout.IN0
busA[12] => Add2.IN20
busA[12] => Add3.IN20
busA[12] => Mux3.IN14
busA[12] => Mux3.IN6
busA[13] => Add0.IN3
busA[13] => Zout.IN0
busA[13] => Zout.IN0
busA[13] => Add2.IN19
busA[13] => Add3.IN19
busA[13] => Mux2.IN14
busA[13] => Mux2.IN6
busA[14] => Add0.IN2
busA[14] => Zout.IN0
busA[14] => Zout.IN0
busA[14] => Add2.IN18
busA[14] => Add3.IN18
busA[14] => Mux1.IN14
busA[14] => Mux1.IN6
busA[15] => CYout.IN1
busA[15] => Add0.IN1
busA[15] => CYout.IN0
busA[15] => CYout.IN1
busA[15] => Zout.IN0
busA[15] => Add2.IN17
busA[15] => Add3.IN17
busA[15] => Mux0.IN14
busA[15] => Mux0.IN6
busB[0] => Add0.IN32
busB[0] => Zout.IN1
busB[0] => Zout.IN1
busB[0] => Mux15.IN15
busB[0] => Mux15.IN7
busB[1] => Add0.IN31
busB[1] => Zout.IN1
busB[1] => Zout.IN1
busB[1] => Mux14.IN15
busB[1] => Mux14.IN7
busB[2] => Add0.IN30
busB[2] => Zout.IN1
busB[2] => Zout.IN1
busB[2] => Mux13.IN15
busB[2] => Mux13.IN7
busB[3] => Add0.IN29
busB[3] => Zout.IN1
busB[3] => Zout.IN1
busB[3] => Mux12.IN15
busB[3] => Mux12.IN7
busB[4] => Add0.IN28
busB[4] => Zout.IN1
busB[4] => Zout.IN1
busB[4] => Mux11.IN15
busB[4] => Mux11.IN7
busB[5] => Add0.IN27
busB[5] => Zout.IN1
busB[5] => Zout.IN1
busB[5] => Mux10.IN15
busB[5] => Mux10.IN7
busB[6] => Add0.IN26
busB[6] => Zout.IN1
busB[6] => Zout.IN1
busB[6] => Mux9.IN15
busB[6] => Mux9.IN7
busB[7] => Add0.IN25
busB[7] => Zout.IN1
busB[7] => Zout.IN1
busB[7] => Mux8.IN15
busB[7] => Mux8.IN7
busB[8] => Add0.IN24
busB[8] => Zout.IN1
busB[8] => Zout.IN1
busB[8] => Mux7.IN15
busB[8] => Mux7.IN7
busB[9] => Add0.IN23
busB[9] => Zout.IN1
busB[9] => Zout.IN1
busB[9] => Mux6.IN15
busB[9] => Mux6.IN7
busB[10] => Add0.IN22
busB[10] => Zout.IN1
busB[10] => Zout.IN1
busB[10] => Mux5.IN15
busB[10] => Mux5.IN7
busB[11] => Add0.IN21
busB[11] => Zout.IN1
busB[11] => Zout.IN1
busB[11] => Mux4.IN15
busB[11] => Mux4.IN7
busB[12] => Add0.IN20
busB[12] => Zout.IN1
busB[12] => Zout.IN1
busB[12] => Mux3.IN15
busB[12] => Mux3.IN7
busB[13] => Add0.IN19
busB[13] => Zout.IN1
busB[13] => Zout.IN1
busB[13] => Mux2.IN15
busB[13] => Mux2.IN7
busB[14] => Add0.IN18
busB[14] => Zout.IN1
busB[14] => Zout.IN1
busB[14] => Mux1.IN15
busB[14] => Mux1.IN7
busB[15] => CYout.IN1
busB[15] => Add0.IN17
busB[15] => CYout.IN1
busB[15] => CYout.IN1
busB[15] => Zout.IN1
busB[15] => Mux0.IN15
busB[15] => Mux0.IN7
CY => Add1.IN32
CY => Mux16.IN6
CY => Mux16.IN7
CY => Mux16.IN8
CY => Mux16.IN9
CY => Mux16.IN10
CY => Mux16.IN11
CY => Mux16.IN12
CY => Mux16.IN13
CY => Mux16.IN14
CY => Mux16.IN15
ALU_op[0] => Mux0.IN19
ALU_op[0] => Mux1.IN19
ALU_op[0] => Mux2.IN19
ALU_op[0] => Mux3.IN19
ALU_op[0] => Mux4.IN19
ALU_op[0] => Mux5.IN19
ALU_op[0] => Mux6.IN19
ALU_op[0] => Mux7.IN19
ALU_op[0] => Mux8.IN19
ALU_op[0] => Mux9.IN19
ALU_op[0] => Mux10.IN19
ALU_op[0] => Mux11.IN19
ALU_op[0] => Mux12.IN19
ALU_op[0] => Mux13.IN19
ALU_op[0] => Mux14.IN19
ALU_op[0] => Mux15.IN19
ALU_op[0] => Mux16.IN19
ALU_op[1] => Mux0.IN18
ALU_op[1] => Mux1.IN18
ALU_op[1] => Mux2.IN18
ALU_op[1] => Mux3.IN18
ALU_op[1] => Mux4.IN18
ALU_op[1] => Mux5.IN18
ALU_op[1] => Mux6.IN18
ALU_op[1] => Mux7.IN18
ALU_op[1] => Mux8.IN18
ALU_op[1] => Mux9.IN18
ALU_op[1] => Mux10.IN18
ALU_op[1] => Mux11.IN18
ALU_op[1] => Mux12.IN18
ALU_op[1] => Mux13.IN18
ALU_op[1] => Mux14.IN18
ALU_op[1] => Mux15.IN18
ALU_op[1] => Mux16.IN18
ALU_op[2] => Mux0.IN17
ALU_op[2] => Mux1.IN17
ALU_op[2] => Mux2.IN17
ALU_op[2] => Mux3.IN17
ALU_op[2] => Mux4.IN17
ALU_op[2] => Mux5.IN17
ALU_op[2] => Mux6.IN17
ALU_op[2] => Mux7.IN17
ALU_op[2] => Mux8.IN17
ALU_op[2] => Mux9.IN17
ALU_op[2] => Mux10.IN17
ALU_op[2] => Mux11.IN17
ALU_op[2] => Mux12.IN17
ALU_op[2] => Mux13.IN17
ALU_op[2] => Mux14.IN17
ALU_op[2] => Mux15.IN17
ALU_op[2] => Mux16.IN17
ALU_op[3] => Mux0.IN16
ALU_op[3] => Mux1.IN16
ALU_op[3] => Mux2.IN16
ALU_op[3] => Mux3.IN16
ALU_op[3] => Mux4.IN16
ALU_op[3] => Mux5.IN16
ALU_op[3] => Mux6.IN16
ALU_op[3] => Mux7.IN16
ALU_op[3] => Mux8.IN16
ALU_op[3] => Mux9.IN16
ALU_op[3] => Mux10.IN16
ALU_op[3] => Mux11.IN16
ALU_op[3] => Mux12.IN16
ALU_op[3] => Mux13.IN16
ALU_op[3] => Mux14.IN16
ALU_op[3] => Mux15.IN16
ALU_op[3] => Mux16.IN16
CYout <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Zout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Zout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Zout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Zout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Zout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Zout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Zout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Zout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Zout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Zout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Zout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Zout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Zout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Zout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Zout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Zout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b|FF_16:FF_A
CLK => out[0]~reg0.CLK
CLK => out[1]~reg0.CLK
CLK => out[2]~reg0.CLK
CLK => out[3]~reg0.CLK
CLK => out[4]~reg0.CLK
CLK => out[5]~reg0.CLK
CLK => out[6]~reg0.CLK
CLK => out[7]~reg0.CLK
CLK => out[8]~reg0.CLK
CLK => out[9]~reg0.CLK
CLK => out[10]~reg0.CLK
CLK => out[11]~reg0.CLK
CLK => out[12]~reg0.CLK
CLK => out[13]~reg0.CLK
CLK => out[14]~reg0.CLK
CLK => out[15]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b|KMUX_BLOCK:kmux_b
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
KMx => A_bus.OUTPUTSELECT
reg_bus[0] => A_bus.DATAA
reg_bus[1] => A_bus.DATAA
reg_bus[2] => A_bus.DATAA
reg_bus[3] => A_bus.DATAA
reg_bus[4] => A_bus.DATAA
reg_bus[5] => A_bus.DATAA
reg_bus[6] => A_bus.DATAA
reg_bus[7] => A_bus.DATAA
reg_bus[8] => A_bus.DATAA
reg_bus[9] => A_bus.DATAA
reg_bus[10] => A_bus.DATAA
reg_bus[11] => A_bus.DATAA
reg_bus[12] => A_bus.DATAA
reg_bus[13] => A_bus.DATAA
reg_bus[14] => A_bus.DATAA
reg_bus[15] => A_bus.DATAA
K_bus[0] => A_bus.DATAB
K_bus[1] => A_bus.DATAB
K_bus[2] => A_bus.DATAB
K_bus[3] => A_bus.DATAB
K_bus[4] => A_bus.DATAB
K_bus[5] => A_bus.DATAB
K_bus[6] => A_bus.DATAB
K_bus[7] => A_bus.DATAB
K_bus[8] => A_bus.DATAB
K_bus[9] => A_bus.DATAB
K_bus[10] => A_bus.DATAB
K_bus[11] => A_bus.DATAB
K_bus[12] => A_bus.DATAB
K_bus[13] => A_bus.DATAB
K_bus[14] => A_bus.DATAB
K_bus[15] => A_bus.DATAB
A_bus[0] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[1] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[2] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[3] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[4] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[5] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[6] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[7] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[8] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[9] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[10] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[11] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[12] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[13] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[14] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE
A_bus[15] <= A_bus.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b|FF_16:FF_B
CLK => out[0]~reg0.CLK
CLK => out[1]~reg0.CLK
CLK => out[2]~reg0.CLK
CLK => out[3]~reg0.CLK
CLK => out[4]~reg0.CLK
CLK => out[5]~reg0.CLK
CLK => out[6]~reg0.CLK
CLK => out[7]~reg0.CLK
CLK => out[8]~reg0.CLK
CLK => out[9]~reg0.CLK
CLK => out[10]~reg0.CLK
CLK => out[11]~reg0.CLK
CLK => out[12]~reg0.CLK
CLK => out[13]~reg0.CLK
CLK => out[14]~reg0.CLK
CLK => out[15]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b|FF_16:FF_C
CLK => out[0]~reg0.CLK
CLK => out[1]~reg0.CLK
CLK => out[2]~reg0.CLK
CLK => out[3]~reg0.CLK
CLK => out[4]~reg0.CLK
CLK => out[5]~reg0.CLK
CLK => out[6]~reg0.CLK
CLK => out[7]~reg0.CLK
CLK => out[8]~reg0.CLK
CLK => out[9]~reg0.CLK
CLK => out[10]~reg0.CLK
CLK => out[11]~reg0.CLK
CLK => out[12]~reg0.CLK
CLK => out[13]~reg0.CLK
CLK => out[14]~reg0.CLK
CLK => out[15]~reg0.CLK
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU_BLOCK:alu_b|SH_16:sh
Zin[0] => Mux14.IN3
Zin[0] => Mux15.IN3
Zin[1] => Mux13.IN3
Zin[1] => Mux14.IN2
Zin[1] => Mux15.IN1
Zin[1] => Mux15.IN2
Zin[2] => Mux12.IN3
Zin[2] => Mux13.IN2
Zin[2] => Mux14.IN0
Zin[2] => Mux14.IN1
Zin[3] => Mux11.IN3
Zin[3] => Mux12.IN2
Zin[3] => Mux13.IN0
Zin[3] => Mux13.IN1
Zin[4] => Mux10.IN3
Zin[4] => Mux11.IN2
Zin[4] => Mux12.IN0
Zin[4] => Mux12.IN1
Zin[5] => Mux9.IN3
Zin[5] => Mux10.IN2
Zin[5] => Mux11.IN0
Zin[5] => Mux11.IN1
Zin[6] => Mux8.IN3
Zin[6] => Mux9.IN2
Zin[6] => Mux10.IN0
Zin[6] => Mux10.IN1
Zin[7] => Mux7.IN3
Zin[7] => Mux8.IN2
Zin[7] => Mux9.IN0
Zin[7] => Mux9.IN1
Zin[8] => Mux6.IN3
Zin[8] => Mux7.IN2
Zin[8] => Mux8.IN0
Zin[8] => Mux8.IN1
Zin[9] => Mux5.IN3
Zin[9] => Mux6.IN2
Zin[9] => Mux7.IN0
Zin[9] => Mux7.IN1
Zin[10] => Mux4.IN3
Zin[10] => Mux5.IN2
Zin[10] => Mux6.IN0
Zin[10] => Mux6.IN1
Zin[11] => Mux3.IN3
Zin[11] => Mux4.IN2
Zin[11] => Mux5.IN0
Zin[11] => Mux5.IN1
Zin[12] => Mux2.IN3
Zin[12] => Mux3.IN2
Zin[12] => Mux4.IN0
Zin[12] => Mux4.IN1
Zin[13] => Mux1.IN3
Zin[13] => Mux2.IN2
Zin[13] => Mux3.IN0
Zin[13] => Mux3.IN1
Zin[14] => Mux0.IN3
Zin[14] => Mux1.IN2
Zin[14] => Mux2.IN0
Zin[14] => Mux2.IN1
Zin[15] => Mux0.IN1
Zin[15] => Mux0.IN2
Zin[15] => Mux1.IN0
Zin[15] => Mux1.IN1
SH_op[0] => Mux0.IN5
SH_op[0] => Mux1.IN5
SH_op[0] => Mux2.IN5
SH_op[0] => Mux3.IN5
SH_op[0] => Mux4.IN5
SH_op[0] => Mux5.IN5
SH_op[0] => Mux6.IN5
SH_op[0] => Mux7.IN5
SH_op[0] => Mux8.IN5
SH_op[0] => Mux9.IN5
SH_op[0] => Mux10.IN5
SH_op[0] => Mux11.IN5
SH_op[0] => Mux12.IN5
SH_op[0] => Mux13.IN5
SH_op[0] => Mux14.IN5
SH_op[0] => Mux15.IN5
SH_op[1] => Mux0.IN4
SH_op[1] => Mux1.IN4
SH_op[1] => Mux2.IN4
SH_op[1] => Mux3.IN4
SH_op[1] => Mux4.IN4
SH_op[1] => Mux5.IN4
SH_op[1] => Mux6.IN4
SH_op[1] => Mux7.IN4
SH_op[1] => Mux8.IN4
SH_op[1] => Mux9.IN4
SH_op[1] => Mux10.IN4
SH_op[1] => Mux11.IN4
SH_op[1] => Mux12.IN4
SH_op[1] => Mux13.IN4
SH_op[1] => Mux14.IN4
SH_op[1] => Mux15.IN4
Zout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Zout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Zout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Zout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Zout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Zout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Zout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Zout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Zout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Zout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Zout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Zout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Zout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Zout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Zout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Zout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank
bus_A[0] <= Block3:inst67.busA[0]
bus_A[1] <= Block3:inst67.busA[1]
bus_A[2] <= Block3:inst67.busA[2]
bus_A[3] <= Block3:inst67.busA[3]
bus_A[4] <= Block3:inst67.busA[4]
bus_A[5] <= Block3:inst67.busA[5]
bus_A[6] <= Block3:inst67.busA[6]
bus_A[7] <= Block3:inst67.busA[7]
bus_A[8] <= Block3:inst67.busA[8]
bus_A[9] <= Block3:inst67.busA[9]
bus_A[10] <= Block3:inst67.busA[10]
bus_A[11] <= Block3:inst67.busA[11]
bus_A[12] <= Block3:inst67.busA[12]
bus_A[13] <= Block3:inst67.busA[13]
bus_A[14] <= Block3:inst67.busA[14]
bus_A[15] <= Block3:inst67.busA[15]
A_ControlBits[0] => Block3:inst67.A[0]
A_ControlBits[1] => Block3:inst67.A[1]
A_ControlBits[2] => Block3:inst67.A[2]
A_ControlBits[3] => Block3:inst67.A[3]
A_ControlBits[4] => Block3:inst67.A[4]
A_ControlBits[5] => Block3:inst67.A[5]
B_ControlBits[0] => Block3:inst67.B[0]
B_ControlBits[1] => Block3:inst67.B[1]
B_ControlBits[2] => Block3:inst67.B[2]
B_ControlBits[3] => Block3:inst67.B[3]
B_ControlBits[4] => Block3:inst67.B[4]
B_ControlBits[5] => Block3:inst67.B[5]
CLOCK => Register:inst40.CLK
CLOCK => Register:inst41.CLK
CLOCK => Register:inst42.CLK
CLOCK => Register:inst43.CLK
CLOCK => Register:inst44.CLK
CLOCK => Register:inst45.CLK
CLOCK => Register:inst46.CLK
CLOCK => Register:inst47.CLK
CLOCK => Register:inst48.CLK
CLOCK => Register:inst49.CLK
CLOCK => Register:inst50.CLK
CLOCK => Register:inst51.CLK
CLOCK => Register:inst52.CLK
CLOCK => Register:inst53.CLK
CLOCK => Register:inst54.CLK
CLOCK => Register:inst55.CLK
CLOCK => Register:inst56.CLK
CLOCK => Register:inst57.CLK
CLOCK => Register:inst58.CLK
CLOCK => Register:inst59.CLK
CLOCK => Register:inst20.CLK
CLOCK => Register:inst21.CLK
CLOCK => Register:inst22.CLK
CLOCK => Register:inst23.CLK
CLOCK => Register:inst24.CLK
CLOCK => Register:inst25.CLK
CLOCK => Register:inst26.CLK
CLOCK => Register:inst27.CLK
CLOCK => Register:inst28.CLK
CLOCK => Register:inst29.CLK
CLOCK => Register:inst30.CLK
CLOCK => Register:inst31.CLK
CLOCK => Register:inst32.CLK
CLOCK => Register:inst33.CLK
CLOCK => Register:inst34.CLK
CLOCK => Register:inst35.CLK
CLOCK => Register:inst36.CLK
CLOCK => Register:inst37.CLK
CLOCK => Register:inst38.CLK
CLOCK => Register:inst39.CLK
CLOCK => Register:inst.CLK
CLOCK => Register:inst1.CLK
CLOCK => Register:inst2.CLK
CLOCK => Register:inst3.CLK
CLOCK => Register:inst4.CLK
CLOCK => Register:inst5.CLK
CLOCK => Register:inst6.CLK
CLOCK => Register:inst7.CLK
CLOCK => Register:inst8.CLK
CLOCK => Register:inst9.CLK
CLOCK => Register:inst10.CLK
CLOCK => Register:inst11.CLK
CLOCK => Register:inst12.CLK
CLOCK => Register:inst13.CLK
CLOCK => Register:inst14.CLK
CLOCK => Register:inst15.CLK
CLOCK => Register:inst16.CLK
CLOCK => Register:inst17.CLK
CLOCK => Register:inst18.CLK
CLOCK => Register:inst19.CLK
CLOCK => Register:inst60.CLK
CLOCK => Register:inst61.CLK
bus_C[0] => Block2:inst66.busC[0]
bus_C[1] => Block2:inst66.busC[1]
bus_C[2] => Block2:inst66.busC[2]
bus_C[3] => Block2:inst66.busC[3]
bus_C[4] => Block2:inst66.busC[4]
bus_C[5] => Block2:inst66.busC[5]
bus_C[6] => Block2:inst66.busC[6]
bus_C[7] => Block2:inst66.busC[7]
bus_C[8] => Block2:inst66.busC[8]
bus_C[9] => Block2:inst66.busC[9]
bus_C[10] => Block2:inst66.busC[10]
bus_C[11] => Block2:inst66.busC[11]
bus_C[12] => Block2:inst66.busC[12]
bus_C[13] => Block2:inst66.busC[13]
bus_C[14] => Block2:inst66.busC[14]
bus_C[15] => Block2:inst66.busC[15]
C_ControlBits[0] => Block2:inst66.C[0]
C_ControlBits[1] => Block2:inst66.C[1]
C_ControlBits[2] => Block2:inst66.C[2]
C_ControlBits[3] => Block2:inst66.C[3]
C_ControlBits[4] => Block2:inst66.C[4]
C_ControlBits[5] => Block2:inst66.C[5]
memory_data[0] => Block2:inst66.memory[0]
memory_data[1] => Block2:inst66.memory[1]
memory_data[2] => Block2:inst66.memory[2]
memory_data[3] => Block2:inst66.memory[3]
memory_data[4] => Block2:inst66.memory[4]
memory_data[5] => Block2:inst66.memory[5]
memory_data[6] => Block2:inst66.memory[6]
memory_data[7] => Block2:inst66.memory[7]
memory_data[8] => Block2:inst66.memory[8]
memory_data[9] => Block2:inst66.memory[9]
memory_data[10] => Block2:inst66.memory[10]
memory_data[11] => Block2:inst66.memory[11]
memory_data[12] => Block2:inst66.memory[12]
memory_data[13] => Block2:inst66.memory[13]
memory_data[14] => Block2:inst66.memory[14]
memory_data[15] => Block2:inst66.memory[15]
PI0[0] => Register:inst14.data_bus[0]
PI0[1] => Register:inst14.data_bus[1]
PI0[2] => Register:inst14.data_bus[2]
PI0[3] => Register:inst14.data_bus[3]
PI0[4] => Register:inst14.data_bus[4]
PI0[5] => Register:inst14.data_bus[5]
PI0[6] => Register:inst14.data_bus[6]
PI0[7] => Register:inst14.data_bus[7]
PI0[8] => Register:inst14.data_bus[8]
PI0[9] => Register:inst14.data_bus[9]
PI0[10] => Register:inst14.data_bus[10]
PI0[11] => Register:inst14.data_bus[11]
PI0[12] => Register:inst14.data_bus[12]
PI0[13] => Register:inst14.data_bus[13]
PI0[14] => Register:inst14.data_bus[14]
PI0[15] => Register:inst14.data_bus[15]
PI1[0] => Register:inst15.data_bus[0]
PI1[1] => Register:inst15.data_bus[1]
PI1[2] => Register:inst15.data_bus[2]
PI1[3] => Register:inst15.data_bus[3]
PI1[4] => Register:inst15.data_bus[4]
PI1[5] => Register:inst15.data_bus[5]
PI1[6] => Register:inst15.data_bus[6]
PI1[7] => Register:inst15.data_bus[7]
PI1[8] => Register:inst15.data_bus[8]
PI1[9] => Register:inst15.data_bus[9]
PI1[10] => Register:inst15.data_bus[10]
PI1[11] => Register:inst15.data_bus[11]
PI1[12] => Register:inst15.data_bus[12]
PI1[13] => Register:inst15.data_bus[13]
PI1[14] => Register:inst15.data_bus[14]
PI1[15] => Register:inst15.data_bus[15]
bus_B[0] <= Block3:inst67.busB[0]
bus_B[1] <= Block3:inst67.busB[1]
bus_B[2] <= Block3:inst67.busB[2]
bus_B[3] <= Block3:inst67.busB[3]
bus_B[4] <= Block3:inst67.busB[4]
bus_B[5] <= Block3:inst67.busB[5]
bus_B[6] <= Block3:inst67.busB[6]
bus_B[7] <= Block3:inst67.busB[7]
bus_B[8] <= Block3:inst67.busB[8]
bus_B[9] <= Block3:inst67.busB[9]
bus_B[10] <= Block3:inst67.busB[10]
bus_B[11] <= Block3:inst67.busB[11]
bus_B[12] <= Block3:inst67.busB[12]
bus_B[13] <= Block3:inst67.busB[13]
bus_B[14] <= Block3:inst67.busB[14]
bus_B[15] <= Block3:inst67.busB[15]
PO0[0] <= R56[0].DB_MAX_OUTPUT_PORT_TYPE
PO0[1] <= R56[1].DB_MAX_OUTPUT_PORT_TYPE
PO0[2] <= R56[2].DB_MAX_OUTPUT_PORT_TYPE
PO0[3] <= R56[3].DB_MAX_OUTPUT_PORT_TYPE
PO0[4] <= R56[4].DB_MAX_OUTPUT_PORT_TYPE
PO0[5] <= R56[5].DB_MAX_OUTPUT_PORT_TYPE
PO0[6] <= R56[6].DB_MAX_OUTPUT_PORT_TYPE
PO0[7] <= R56[7].DB_MAX_OUTPUT_PORT_TYPE
PO0[8] <= R56[8].DB_MAX_OUTPUT_PORT_TYPE
PO0[9] <= R56[9].DB_MAX_OUTPUT_PORT_TYPE
PO0[10] <= R56[10].DB_MAX_OUTPUT_PORT_TYPE
PO0[11] <= R56[11].DB_MAX_OUTPUT_PORT_TYPE
PO0[12] <= R56[12].DB_MAX_OUTPUT_PORT_TYPE
PO0[13] <= R56[13].DB_MAX_OUTPUT_PORT_TYPE
PO0[14] <= R56[14].DB_MAX_OUTPUT_PORT_TYPE
PO0[15] <= R56[15].DB_MAX_OUTPUT_PORT_TYPE
PO1[0] <= R57[0].DB_MAX_OUTPUT_PORT_TYPE
PO1[1] <= R57[1].DB_MAX_OUTPUT_PORT_TYPE
PO1[2] <= R57[2].DB_MAX_OUTPUT_PORT_TYPE
PO1[3] <= R57[3].DB_MAX_OUTPUT_PORT_TYPE
PO1[4] <= R57[4].DB_MAX_OUTPUT_PORT_TYPE
PO1[5] <= R57[5].DB_MAX_OUTPUT_PORT_TYPE
PO1[6] <= R57[6].DB_MAX_OUTPUT_PORT_TYPE
PO1[7] <= R57[7].DB_MAX_OUTPUT_PORT_TYPE
PO1[8] <= R57[8].DB_MAX_OUTPUT_PORT_TYPE
PO1[9] <= R57[9].DB_MAX_OUTPUT_PORT_TYPE
PO1[10] <= R57[10].DB_MAX_OUTPUT_PORT_TYPE
PO1[11] <= R57[11].DB_MAX_OUTPUT_PORT_TYPE
PO1[12] <= R57[12].DB_MAX_OUTPUT_PORT_TYPE
PO1[13] <= R57[13].DB_MAX_OUTPUT_PORT_TYPE
PO1[14] <= R57[14].DB_MAX_OUTPUT_PORT_TYPE
PO1[15] <= R57[15].DB_MAX_OUTPUT_PORT_TYPE
W_reg[0] <= W[0].DB_MAX_OUTPUT_PORT_TYPE
W_reg[1] <= W[1].DB_MAX_OUTPUT_PORT_TYPE
W_reg[2] <= W[2].DB_MAX_OUTPUT_PORT_TYPE
W_reg[3] <= W[3].DB_MAX_OUTPUT_PORT_TYPE
W_reg[4] <= W[4].DB_MAX_OUTPUT_PORT_TYPE
W_reg[5] <= W[5].DB_MAX_OUTPUT_PORT_TYPE
W_reg[6] <= W[6].DB_MAX_OUTPUT_PORT_TYPE
W_reg[7] <= W[7].DB_MAX_OUTPUT_PORT_TYPE
W_reg[8] <= W[8].DB_MAX_OUTPUT_PORT_TYPE
W_reg[9] <= W[9].DB_MAX_OUTPUT_PORT_TYPE
W_reg[10] <= W[10].DB_MAX_OUTPUT_PORT_TYPE
W_reg[11] <= W[11].DB_MAX_OUTPUT_PORT_TYPE
W_reg[12] <= W[12].DB_MAX_OUTPUT_PORT_TYPE
W_reg[13] <= W[13].DB_MAX_OUTPUT_PORT_TYPE
W_reg[14] <= W[14].DB_MAX_OUTPUT_PORT_TYPE
W_reg[15] <= W[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Block3:inst67
A[0] => Mux0.IN7
A[0] => Mux1.IN7
A[0] => Mux2.IN7
A[0] => Mux3.IN7
A[0] => Mux4.IN7
A[0] => Mux5.IN7
A[0] => Mux6.IN7
A[0] => Mux7.IN7
A[0] => Mux8.IN7
A[0] => Mux9.IN7
A[0] => Mux10.IN7
A[0] => Mux11.IN7
A[0] => Mux12.IN7
A[0] => Mux13.IN7
A[0] => Mux14.IN7
A[0] => Mux15.IN7
A[1] => Mux0.IN6
A[1] => Mux1.IN6
A[1] => Mux2.IN6
A[1] => Mux3.IN6
A[1] => Mux4.IN6
A[1] => Mux5.IN6
A[1] => Mux6.IN6
A[1] => Mux7.IN6
A[1] => Mux8.IN6
A[1] => Mux9.IN6
A[1] => Mux10.IN6
A[1] => Mux11.IN6
A[1] => Mux12.IN6
A[1] => Mux13.IN6
A[1] => Mux14.IN6
A[1] => Mux15.IN6
A[2] => Mux0.IN5
A[2] => Mux1.IN5
A[2] => Mux2.IN5
A[2] => Mux3.IN5
A[2] => Mux4.IN5
A[2] => Mux5.IN5
A[2] => Mux6.IN5
A[2] => Mux7.IN5
A[2] => Mux8.IN5
A[2] => Mux9.IN5
A[2] => Mux10.IN5
A[2] => Mux11.IN5
A[2] => Mux12.IN5
A[2] => Mux13.IN5
A[2] => Mux14.IN5
A[2] => Mux15.IN5
A[3] => Mux0.IN4
A[3] => Mux1.IN4
A[3] => Mux2.IN4
A[3] => Mux3.IN4
A[3] => Mux4.IN4
A[3] => Mux5.IN4
A[3] => Mux6.IN4
A[3] => Mux7.IN4
A[3] => Mux8.IN4
A[3] => Mux9.IN4
A[3] => Mux10.IN4
A[3] => Mux11.IN4
A[3] => Mux12.IN4
A[3] => Mux13.IN4
A[3] => Mux14.IN4
A[3] => Mux15.IN4
A[4] => Mux0.IN3
A[4] => Mux1.IN3
A[4] => Mux2.IN3
A[4] => Mux3.IN3
A[4] => Mux4.IN3
A[4] => Mux5.IN3
A[4] => Mux6.IN3
A[4] => Mux7.IN3
A[4] => Mux8.IN3
A[4] => Mux9.IN3
A[4] => Mux10.IN3
A[4] => Mux11.IN3
A[4] => Mux12.IN3
A[4] => Mux13.IN3
A[4] => Mux14.IN3
A[4] => Mux15.IN3
A[5] => Mux0.IN2
A[5] => Mux1.IN2
A[5] => Mux2.IN2
A[5] => Mux3.IN2
A[5] => Mux4.IN2
A[5] => Mux5.IN2
A[5] => Mux6.IN2
A[5] => Mux7.IN2
A[5] => Mux8.IN2
A[5] => Mux9.IN2
A[5] => Mux10.IN2
A[5] => Mux11.IN2
A[5] => Mux12.IN2
A[5] => Mux13.IN2
A[5] => Mux14.IN2
A[5] => Mux15.IN2
B[0] => Mux16.IN7
B[0] => Mux17.IN7
B[0] => Mux18.IN7
B[0] => Mux19.IN7
B[0] => Mux20.IN7
B[0] => Mux21.IN7
B[0] => Mux22.IN7
B[0] => Mux23.IN7
B[0] => Mux24.IN7
B[0] => Mux25.IN7
B[0] => Mux26.IN7
B[0] => Mux27.IN7
B[0] => Mux28.IN7
B[0] => Mux29.IN7
B[0] => Mux30.IN7
B[0] => Mux31.IN7
B[1] => Mux16.IN6
B[1] => Mux17.IN6
B[1] => Mux18.IN6
B[1] => Mux19.IN6
B[1] => Mux20.IN6
B[1] => Mux21.IN6
B[1] => Mux22.IN6
B[1] => Mux23.IN6
B[1] => Mux24.IN6
B[1] => Mux25.IN6
B[1] => Mux26.IN6
B[1] => Mux27.IN6
B[1] => Mux28.IN6
B[1] => Mux29.IN6
B[1] => Mux30.IN6
B[1] => Mux31.IN6
B[2] => Mux16.IN5
B[2] => Mux17.IN5
B[2] => Mux18.IN5
B[2] => Mux19.IN5
B[2] => Mux20.IN5
B[2] => Mux21.IN5
B[2] => Mux22.IN5
B[2] => Mux23.IN5
B[2] => Mux24.IN5
B[2] => Mux25.IN5
B[2] => Mux26.IN5
B[2] => Mux27.IN5
B[2] => Mux28.IN5
B[2] => Mux29.IN5
B[2] => Mux30.IN5
B[2] => Mux31.IN5
B[3] => Mux16.IN4
B[3] => Mux17.IN4
B[3] => Mux18.IN4
B[3] => Mux19.IN4
B[3] => Mux20.IN4
B[3] => Mux21.IN4
B[3] => Mux22.IN4
B[3] => Mux23.IN4
B[3] => Mux24.IN4
B[3] => Mux25.IN4
B[3] => Mux26.IN4
B[3] => Mux27.IN4
B[3] => Mux28.IN4
B[3] => Mux29.IN4
B[3] => Mux30.IN4
B[3] => Mux31.IN4
B[4] => Mux16.IN3
B[4] => Mux17.IN3
B[4] => Mux18.IN3
B[4] => Mux19.IN3
B[4] => Mux20.IN3
B[4] => Mux21.IN3
B[4] => Mux22.IN3
B[4] => Mux23.IN3
B[4] => Mux24.IN3
B[4] => Mux25.IN3
B[4] => Mux26.IN3
B[4] => Mux27.IN3
B[4] => Mux28.IN3
B[4] => Mux29.IN3
B[4] => Mux30.IN3
B[4] => Mux31.IN3
B[5] => Mux16.IN2
B[5] => Mux17.IN2
B[5] => Mux18.IN2
B[5] => Mux19.IN2
B[5] => Mux20.IN2
B[5] => Mux21.IN2
B[5] => Mux22.IN2
B[5] => Mux23.IN2
B[5] => Mux24.IN2
B[5] => Mux25.IN2
B[5] => Mux26.IN2
B[5] => Mux27.IN2
B[5] => Mux28.IN2
B[5] => Mux29.IN2
B[5] => Mux30.IN2
B[5] => Mux31.IN2
busA[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
busA[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
busA[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
busA[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
busA[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
busA[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
busA[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
busA[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
busA[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
busA[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
busA[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
busA[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
busA[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
busA[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
busA[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
busA[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
busB[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
busB[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
busB[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
busB[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
busB[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
busB[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
busB[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
busB[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
busB[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
busB[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
busB[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
busB[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
busB[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
busB[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
busB[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
busB[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R00[0] => Mux15.IN8
R00[0] => Mux31.IN8
R00[1] => Mux14.IN8
R00[1] => Mux30.IN8
R00[2] => Mux13.IN8
R00[2] => Mux29.IN8
R00[3] => Mux12.IN8
R00[3] => Mux28.IN8
R00[4] => Mux11.IN8
R00[4] => Mux27.IN8
R00[5] => Mux10.IN8
R00[5] => Mux26.IN8
R00[6] => Mux9.IN8
R00[6] => Mux25.IN8
R00[7] => Mux8.IN8
R00[7] => Mux24.IN8
R00[8] => Mux7.IN8
R00[8] => Mux23.IN8
R00[9] => Mux6.IN8
R00[9] => Mux22.IN8
R00[10] => Mux5.IN8
R00[10] => Mux21.IN8
R00[11] => Mux4.IN8
R00[11] => Mux20.IN8
R00[12] => Mux3.IN8
R00[12] => Mux19.IN8
R00[13] => Mux2.IN8
R00[13] => Mux18.IN8
R00[14] => Mux1.IN8
R00[14] => Mux17.IN8
R00[15] => Mux0.IN8
R00[15] => Mux16.IN8
R01[0] => Mux15.IN9
R01[0] => Mux31.IN9
R01[1] => Mux14.IN9
R01[1] => Mux30.IN9
R01[2] => Mux13.IN9
R01[2] => Mux29.IN9
R01[3] => Mux12.IN9
R01[3] => Mux28.IN9
R01[4] => Mux11.IN9
R01[4] => Mux27.IN9
R01[5] => Mux10.IN9
R01[5] => Mux26.IN9
R01[6] => Mux9.IN9
R01[6] => Mux25.IN9
R01[7] => Mux8.IN9
R01[7] => Mux24.IN9
R01[8] => Mux7.IN9
R01[8] => Mux23.IN9
R01[9] => Mux6.IN9
R01[9] => Mux22.IN9
R01[10] => Mux5.IN9
R01[10] => Mux21.IN9
R01[11] => Mux4.IN9
R01[11] => Mux20.IN9
R01[12] => Mux3.IN9
R01[12] => Mux19.IN9
R01[13] => Mux2.IN9
R01[13] => Mux18.IN9
R01[14] => Mux1.IN9
R01[14] => Mux17.IN9
R01[15] => Mux0.IN9
R01[15] => Mux16.IN9
R02[0] => Mux15.IN10
R02[0] => Mux31.IN10
R02[1] => Mux14.IN10
R02[1] => Mux30.IN10
R02[2] => Mux13.IN10
R02[2] => Mux29.IN10
R02[3] => Mux12.IN10
R02[3] => Mux28.IN10
R02[4] => Mux11.IN10
R02[4] => Mux27.IN10
R02[5] => Mux10.IN10
R02[5] => Mux26.IN10
R02[6] => Mux9.IN10
R02[6] => Mux25.IN10
R02[7] => Mux8.IN10
R02[7] => Mux24.IN10
R02[8] => Mux7.IN10
R02[8] => Mux23.IN10
R02[9] => Mux6.IN10
R02[9] => Mux22.IN10
R02[10] => Mux5.IN10
R02[10] => Mux21.IN10
R02[11] => Mux4.IN10
R02[11] => Mux20.IN10
R02[12] => Mux3.IN10
R02[12] => Mux19.IN10
R02[13] => Mux2.IN10
R02[13] => Mux18.IN10
R02[14] => Mux1.IN10
R02[14] => Mux17.IN10
R02[15] => Mux0.IN10
R02[15] => Mux16.IN10
R03[0] => Mux15.IN11
R03[0] => Mux31.IN11
R03[1] => Mux14.IN11
R03[1] => Mux30.IN11
R03[2] => Mux13.IN11
R03[2] => Mux29.IN11
R03[3] => Mux12.IN11
R03[3] => Mux28.IN11
R03[4] => Mux11.IN11
R03[4] => Mux27.IN11
R03[5] => Mux10.IN11
R03[5] => Mux26.IN11
R03[6] => Mux9.IN11
R03[6] => Mux25.IN11
R03[7] => Mux8.IN11
R03[7] => Mux24.IN11
R03[8] => Mux7.IN11
R03[8] => Mux23.IN11
R03[9] => Mux6.IN11
R03[9] => Mux22.IN11
R03[10] => Mux5.IN11
R03[10] => Mux21.IN11
R03[11] => Mux4.IN11
R03[11] => Mux20.IN11
R03[12] => Mux3.IN11
R03[12] => Mux19.IN11
R03[13] => Mux2.IN11
R03[13] => Mux18.IN11
R03[14] => Mux1.IN11
R03[14] => Mux17.IN11
R03[15] => Mux0.IN11
R03[15] => Mux16.IN11
R04[0] => Mux15.IN12
R04[0] => Mux31.IN12
R04[1] => Mux14.IN12
R04[1] => Mux30.IN12
R04[2] => Mux13.IN12
R04[2] => Mux29.IN12
R04[3] => Mux12.IN12
R04[3] => Mux28.IN12
R04[4] => Mux11.IN12
R04[4] => Mux27.IN12
R04[5] => Mux10.IN12
R04[5] => Mux26.IN12
R04[6] => Mux9.IN12
R04[6] => Mux25.IN12
R04[7] => Mux8.IN12
R04[7] => Mux24.IN12
R04[8] => Mux7.IN12
R04[8] => Mux23.IN12
R04[9] => Mux6.IN12
R04[9] => Mux22.IN12
R04[10] => Mux5.IN12
R04[10] => Mux21.IN12
R04[11] => Mux4.IN12
R04[11] => Mux20.IN12
R04[12] => Mux3.IN12
R04[12] => Mux19.IN12
R04[13] => Mux2.IN12
R04[13] => Mux18.IN12
R04[14] => Mux1.IN12
R04[14] => Mux17.IN12
R04[15] => Mux0.IN12
R04[15] => Mux16.IN12
R05[0] => Mux15.IN13
R05[0] => Mux31.IN13
R05[1] => Mux14.IN13
R05[1] => Mux30.IN13
R05[2] => Mux13.IN13
R05[2] => Mux29.IN13
R05[3] => Mux12.IN13
R05[3] => Mux28.IN13
R05[4] => Mux11.IN13
R05[4] => Mux27.IN13
R05[5] => Mux10.IN13
R05[5] => Mux26.IN13
R05[6] => Mux9.IN13
R05[6] => Mux25.IN13
R05[7] => Mux8.IN13
R05[7] => Mux24.IN13
R05[8] => Mux7.IN13
R05[8] => Mux23.IN13
R05[9] => Mux6.IN13
R05[9] => Mux22.IN13
R05[10] => Mux5.IN13
R05[10] => Mux21.IN13
R05[11] => Mux4.IN13
R05[11] => Mux20.IN13
R05[12] => Mux3.IN13
R05[12] => Mux19.IN13
R05[13] => Mux2.IN13
R05[13] => Mux18.IN13
R05[14] => Mux1.IN13
R05[14] => Mux17.IN13
R05[15] => Mux0.IN13
R05[15] => Mux16.IN13
R06[0] => Mux15.IN14
R06[0] => Mux31.IN14
R06[1] => Mux14.IN14
R06[1] => Mux30.IN14
R06[2] => Mux13.IN14
R06[2] => Mux29.IN14
R06[3] => Mux12.IN14
R06[3] => Mux28.IN14
R06[4] => Mux11.IN14
R06[4] => Mux27.IN14
R06[5] => Mux10.IN14
R06[5] => Mux26.IN14
R06[6] => Mux9.IN14
R06[6] => Mux25.IN14
R06[7] => Mux8.IN14
R06[7] => Mux24.IN14
R06[8] => Mux7.IN14
R06[8] => Mux23.IN14
R06[9] => Mux6.IN14
R06[9] => Mux22.IN14
R06[10] => Mux5.IN14
R06[10] => Mux21.IN14
R06[11] => Mux4.IN14
R06[11] => Mux20.IN14
R06[12] => Mux3.IN14
R06[12] => Mux19.IN14
R06[13] => Mux2.IN14
R06[13] => Mux18.IN14
R06[14] => Mux1.IN14
R06[14] => Mux17.IN14
R06[15] => Mux0.IN14
R06[15] => Mux16.IN14
R07[0] => Mux15.IN15
R07[0] => Mux31.IN15
R07[1] => Mux14.IN15
R07[1] => Mux30.IN15
R07[2] => Mux13.IN15
R07[2] => Mux29.IN15
R07[3] => Mux12.IN15
R07[3] => Mux28.IN15
R07[4] => Mux11.IN15
R07[4] => Mux27.IN15
R07[5] => Mux10.IN15
R07[5] => Mux26.IN15
R07[6] => Mux9.IN15
R07[6] => Mux25.IN15
R07[7] => Mux8.IN15
R07[7] => Mux24.IN15
R07[8] => Mux7.IN15
R07[8] => Mux23.IN15
R07[9] => Mux6.IN15
R07[9] => Mux22.IN15
R07[10] => Mux5.IN15
R07[10] => Mux21.IN15
R07[11] => Mux4.IN15
R07[11] => Mux20.IN15
R07[12] => Mux3.IN15
R07[12] => Mux19.IN15
R07[13] => Mux2.IN15
R07[13] => Mux18.IN15
R07[14] => Mux1.IN15
R07[14] => Mux17.IN15
R07[15] => Mux0.IN15
R07[15] => Mux16.IN15
R08[0] => Mux15.IN16
R08[0] => Mux31.IN16
R08[1] => Mux14.IN16
R08[1] => Mux30.IN16
R08[2] => Mux13.IN16
R08[2] => Mux29.IN16
R08[3] => Mux12.IN16
R08[3] => Mux28.IN16
R08[4] => Mux11.IN16
R08[4] => Mux27.IN16
R08[5] => Mux10.IN16
R08[5] => Mux26.IN16
R08[6] => Mux9.IN16
R08[6] => Mux25.IN16
R08[7] => Mux8.IN16
R08[7] => Mux24.IN16
R08[8] => Mux7.IN16
R08[8] => Mux23.IN16
R08[9] => Mux6.IN16
R08[9] => Mux22.IN16
R08[10] => Mux5.IN16
R08[10] => Mux21.IN16
R08[11] => Mux4.IN16
R08[11] => Mux20.IN16
R08[12] => Mux3.IN16
R08[12] => Mux19.IN16
R08[13] => Mux2.IN16
R08[13] => Mux18.IN16
R08[14] => Mux1.IN16
R08[14] => Mux17.IN16
R08[15] => Mux0.IN16
R08[15] => Mux16.IN16
R09[0] => Mux15.IN17
R09[0] => Mux31.IN17
R09[1] => Mux14.IN17
R09[1] => Mux30.IN17
R09[2] => Mux13.IN17
R09[2] => Mux29.IN17
R09[3] => Mux12.IN17
R09[3] => Mux28.IN17
R09[4] => Mux11.IN17
R09[4] => Mux27.IN17
R09[5] => Mux10.IN17
R09[5] => Mux26.IN17
R09[6] => Mux9.IN17
R09[6] => Mux25.IN17
R09[7] => Mux8.IN17
R09[7] => Mux24.IN17
R09[8] => Mux7.IN17
R09[8] => Mux23.IN17
R09[9] => Mux6.IN17
R09[9] => Mux22.IN17
R09[10] => Mux5.IN17
R09[10] => Mux21.IN17
R09[11] => Mux4.IN17
R09[11] => Mux20.IN17
R09[12] => Mux3.IN17
R09[12] => Mux19.IN17
R09[13] => Mux2.IN17
R09[13] => Mux18.IN17
R09[14] => Mux1.IN17
R09[14] => Mux17.IN17
R09[15] => Mux0.IN17
R09[15] => Mux16.IN17
R10[0] => Mux15.IN18
R10[0] => Mux31.IN18
R10[1] => Mux14.IN18
R10[1] => Mux30.IN18
R10[2] => Mux13.IN18
R10[2] => Mux29.IN18
R10[3] => Mux12.IN18
R10[3] => Mux28.IN18
R10[4] => Mux11.IN18
R10[4] => Mux27.IN18
R10[5] => Mux10.IN18
R10[5] => Mux26.IN18
R10[6] => Mux9.IN18
R10[6] => Mux25.IN18
R10[7] => Mux8.IN18
R10[7] => Mux24.IN18
R10[8] => Mux7.IN18
R10[8] => Mux23.IN18
R10[9] => Mux6.IN18
R10[9] => Mux22.IN18
R10[10] => Mux5.IN18
R10[10] => Mux21.IN18
R10[11] => Mux4.IN18
R10[11] => Mux20.IN18
R10[12] => Mux3.IN18
R10[12] => Mux19.IN18
R10[13] => Mux2.IN18
R10[13] => Mux18.IN18
R10[14] => Mux1.IN18
R10[14] => Mux17.IN18
R10[15] => Mux0.IN18
R10[15] => Mux16.IN18
R11[0] => Mux15.IN19
R11[0] => Mux31.IN19
R11[1] => Mux14.IN19
R11[1] => Mux30.IN19
R11[2] => Mux13.IN19
R11[2] => Mux29.IN19
R11[3] => Mux12.IN19
R11[3] => Mux28.IN19
R11[4] => Mux11.IN19
R11[4] => Mux27.IN19
R11[5] => Mux10.IN19
R11[5] => Mux26.IN19
R11[6] => Mux9.IN19
R11[6] => Mux25.IN19
R11[7] => Mux8.IN19
R11[7] => Mux24.IN19
R11[8] => Mux7.IN19
R11[8] => Mux23.IN19
R11[9] => Mux6.IN19
R11[9] => Mux22.IN19
R11[10] => Mux5.IN19
R11[10] => Mux21.IN19
R11[11] => Mux4.IN19
R11[11] => Mux20.IN19
R11[12] => Mux3.IN19
R11[12] => Mux19.IN19
R11[13] => Mux2.IN19
R11[13] => Mux18.IN19
R11[14] => Mux1.IN19
R11[14] => Mux17.IN19
R11[15] => Mux0.IN19
R11[15] => Mux16.IN19
R12[0] => Mux15.IN20
R12[0] => Mux31.IN20
R12[1] => Mux14.IN20
R12[1] => Mux30.IN20
R12[2] => Mux13.IN20
R12[2] => Mux29.IN20
R12[3] => Mux12.IN20
R12[3] => Mux28.IN20
R12[4] => Mux11.IN20
R12[4] => Mux27.IN20
R12[5] => Mux10.IN20
R12[5] => Mux26.IN20
R12[6] => Mux9.IN20
R12[6] => Mux25.IN20
R12[7] => Mux8.IN20
R12[7] => Mux24.IN20
R12[8] => Mux7.IN20
R12[8] => Mux23.IN20
R12[9] => Mux6.IN20
R12[9] => Mux22.IN20
R12[10] => Mux5.IN20
R12[10] => Mux21.IN20
R12[11] => Mux4.IN20
R12[11] => Mux20.IN20
R12[12] => Mux3.IN20
R12[12] => Mux19.IN20
R12[13] => Mux2.IN20
R12[13] => Mux18.IN20
R12[14] => Mux1.IN20
R12[14] => Mux17.IN20
R12[15] => Mux0.IN20
R12[15] => Mux16.IN20
R13[0] => Mux15.IN21
R13[0] => Mux31.IN21
R13[1] => Mux14.IN21
R13[1] => Mux30.IN21
R13[2] => Mux13.IN21
R13[2] => Mux29.IN21
R13[3] => Mux12.IN21
R13[3] => Mux28.IN21
R13[4] => Mux11.IN21
R13[4] => Mux27.IN21
R13[5] => Mux10.IN21
R13[5] => Mux26.IN21
R13[6] => Mux9.IN21
R13[6] => Mux25.IN21
R13[7] => Mux8.IN21
R13[7] => Mux24.IN21
R13[8] => Mux7.IN21
R13[8] => Mux23.IN21
R13[9] => Mux6.IN21
R13[9] => Mux22.IN21
R13[10] => Mux5.IN21
R13[10] => Mux21.IN21
R13[11] => Mux4.IN21
R13[11] => Mux20.IN21
R13[12] => Mux3.IN21
R13[12] => Mux19.IN21
R13[13] => Mux2.IN21
R13[13] => Mux18.IN21
R13[14] => Mux1.IN21
R13[14] => Mux17.IN21
R13[15] => Mux0.IN21
R13[15] => Mux16.IN21
R14[0] => Mux15.IN22
R14[0] => Mux31.IN22
R14[1] => Mux14.IN22
R14[1] => Mux30.IN22
R14[2] => Mux13.IN22
R14[2] => Mux29.IN22
R14[3] => Mux12.IN22
R14[3] => Mux28.IN22
R14[4] => Mux11.IN22
R14[4] => Mux27.IN22
R14[5] => Mux10.IN22
R14[5] => Mux26.IN22
R14[6] => Mux9.IN22
R14[6] => Mux25.IN22
R14[7] => Mux8.IN22
R14[7] => Mux24.IN22
R14[8] => Mux7.IN22
R14[8] => Mux23.IN22
R14[9] => Mux6.IN22
R14[9] => Mux22.IN22
R14[10] => Mux5.IN22
R14[10] => Mux21.IN22
R14[11] => Mux4.IN22
R14[11] => Mux20.IN22
R14[12] => Mux3.IN22
R14[12] => Mux19.IN22
R14[13] => Mux2.IN22
R14[13] => Mux18.IN22
R14[14] => Mux1.IN22
R14[14] => Mux17.IN22
R14[15] => Mux0.IN22
R14[15] => Mux16.IN22
R15[0] => Mux15.IN23
R15[0] => Mux31.IN23
R15[1] => Mux14.IN23
R15[1] => Mux30.IN23
R15[2] => Mux13.IN23
R15[2] => Mux29.IN23
R15[3] => Mux12.IN23
R15[3] => Mux28.IN23
R15[4] => Mux11.IN23
R15[4] => Mux27.IN23
R15[5] => Mux10.IN23
R15[5] => Mux26.IN23
R15[6] => Mux9.IN23
R15[6] => Mux25.IN23
R15[7] => Mux8.IN23
R15[7] => Mux24.IN23
R15[8] => Mux7.IN23
R15[8] => Mux23.IN23
R15[9] => Mux6.IN23
R15[9] => Mux22.IN23
R15[10] => Mux5.IN23
R15[10] => Mux21.IN23
R15[11] => Mux4.IN23
R15[11] => Mux20.IN23
R15[12] => Mux3.IN23
R15[12] => Mux19.IN23
R15[13] => Mux2.IN23
R15[13] => Mux18.IN23
R15[14] => Mux1.IN23
R15[14] => Mux17.IN23
R15[15] => Mux0.IN23
R15[15] => Mux16.IN23
R16[0] => Mux15.IN24
R16[0] => Mux31.IN24
R16[1] => Mux14.IN24
R16[1] => Mux30.IN24
R16[2] => Mux13.IN24
R16[2] => Mux29.IN24
R16[3] => Mux12.IN24
R16[3] => Mux28.IN24
R16[4] => Mux11.IN24
R16[4] => Mux27.IN24
R16[5] => Mux10.IN24
R16[5] => Mux26.IN24
R16[6] => Mux9.IN24
R16[6] => Mux25.IN24
R16[7] => Mux8.IN24
R16[7] => Mux24.IN24
R16[8] => Mux7.IN24
R16[8] => Mux23.IN24
R16[9] => Mux6.IN24
R16[9] => Mux22.IN24
R16[10] => Mux5.IN24
R16[10] => Mux21.IN24
R16[11] => Mux4.IN24
R16[11] => Mux20.IN24
R16[12] => Mux3.IN24
R16[12] => Mux19.IN24
R16[13] => Mux2.IN24
R16[13] => Mux18.IN24
R16[14] => Mux1.IN24
R16[14] => Mux17.IN24
R16[15] => Mux0.IN24
R16[15] => Mux16.IN24
R17[0] => Mux15.IN25
R17[0] => Mux31.IN25
R17[1] => Mux14.IN25
R17[1] => Mux30.IN25
R17[2] => Mux13.IN25
R17[2] => Mux29.IN25
R17[3] => Mux12.IN25
R17[3] => Mux28.IN25
R17[4] => Mux11.IN25
R17[4] => Mux27.IN25
R17[5] => Mux10.IN25
R17[5] => Mux26.IN25
R17[6] => Mux9.IN25
R17[6] => Mux25.IN25
R17[7] => Mux8.IN25
R17[7] => Mux24.IN25
R17[8] => Mux7.IN25
R17[8] => Mux23.IN25
R17[9] => Mux6.IN25
R17[9] => Mux22.IN25
R17[10] => Mux5.IN25
R17[10] => Mux21.IN25
R17[11] => Mux4.IN25
R17[11] => Mux20.IN25
R17[12] => Mux3.IN25
R17[12] => Mux19.IN25
R17[13] => Mux2.IN25
R17[13] => Mux18.IN25
R17[14] => Mux1.IN25
R17[14] => Mux17.IN25
R17[15] => Mux0.IN25
R17[15] => Mux16.IN25
R18[0] => Mux15.IN26
R18[0] => Mux31.IN26
R18[1] => Mux14.IN26
R18[1] => Mux30.IN26
R18[2] => Mux13.IN26
R18[2] => Mux29.IN26
R18[3] => Mux12.IN26
R18[3] => Mux28.IN26
R18[4] => Mux11.IN26
R18[4] => Mux27.IN26
R18[5] => Mux10.IN26
R18[5] => Mux26.IN26
R18[6] => Mux9.IN26
R18[6] => Mux25.IN26
R18[7] => Mux8.IN26
R18[7] => Mux24.IN26
R18[8] => Mux7.IN26
R18[8] => Mux23.IN26
R18[9] => Mux6.IN26
R18[9] => Mux22.IN26
R18[10] => Mux5.IN26
R18[10] => Mux21.IN26
R18[11] => Mux4.IN26
R18[11] => Mux20.IN26
R18[12] => Mux3.IN26
R18[12] => Mux19.IN26
R18[13] => Mux2.IN26
R18[13] => Mux18.IN26
R18[14] => Mux1.IN26
R18[14] => Mux17.IN26
R18[15] => Mux0.IN26
R18[15] => Mux16.IN26
R19[0] => Mux15.IN27
R19[0] => Mux31.IN27
R19[1] => Mux14.IN27
R19[1] => Mux30.IN27
R19[2] => Mux13.IN27
R19[2] => Mux29.IN27
R19[3] => Mux12.IN27
R19[3] => Mux28.IN27
R19[4] => Mux11.IN27
R19[4] => Mux27.IN27
R19[5] => Mux10.IN27
R19[5] => Mux26.IN27
R19[6] => Mux9.IN27
R19[6] => Mux25.IN27
R19[7] => Mux8.IN27
R19[7] => Mux24.IN27
R19[8] => Mux7.IN27
R19[8] => Mux23.IN27
R19[9] => Mux6.IN27
R19[9] => Mux22.IN27
R19[10] => Mux5.IN27
R19[10] => Mux21.IN27
R19[11] => Mux4.IN27
R19[11] => Mux20.IN27
R19[12] => Mux3.IN27
R19[12] => Mux19.IN27
R19[13] => Mux2.IN27
R19[13] => Mux18.IN27
R19[14] => Mux1.IN27
R19[14] => Mux17.IN27
R19[15] => Mux0.IN27
R19[15] => Mux16.IN27
R20[0] => Mux15.IN28
R20[0] => Mux31.IN28
R20[1] => Mux14.IN28
R20[1] => Mux30.IN28
R20[2] => Mux13.IN28
R20[2] => Mux29.IN28
R20[3] => Mux12.IN28
R20[3] => Mux28.IN28
R20[4] => Mux11.IN28
R20[4] => Mux27.IN28
R20[5] => Mux10.IN28
R20[5] => Mux26.IN28
R20[6] => Mux9.IN28
R20[6] => Mux25.IN28
R20[7] => Mux8.IN28
R20[7] => Mux24.IN28
R20[8] => Mux7.IN28
R20[8] => Mux23.IN28
R20[9] => Mux6.IN28
R20[9] => Mux22.IN28
R20[10] => Mux5.IN28
R20[10] => Mux21.IN28
R20[11] => Mux4.IN28
R20[11] => Mux20.IN28
R20[12] => Mux3.IN28
R20[12] => Mux19.IN28
R20[13] => Mux2.IN28
R20[13] => Mux18.IN28
R20[14] => Mux1.IN28
R20[14] => Mux17.IN28
R20[15] => Mux0.IN28
R20[15] => Mux16.IN28
R21[0] => Mux15.IN29
R21[0] => Mux31.IN29
R21[1] => Mux14.IN29
R21[1] => Mux30.IN29
R21[2] => Mux13.IN29
R21[2] => Mux29.IN29
R21[3] => Mux12.IN29
R21[3] => Mux28.IN29
R21[4] => Mux11.IN29
R21[4] => Mux27.IN29
R21[5] => Mux10.IN29
R21[5] => Mux26.IN29
R21[6] => Mux9.IN29
R21[6] => Mux25.IN29
R21[7] => Mux8.IN29
R21[7] => Mux24.IN29
R21[8] => Mux7.IN29
R21[8] => Mux23.IN29
R21[9] => Mux6.IN29
R21[9] => Mux22.IN29
R21[10] => Mux5.IN29
R21[10] => Mux21.IN29
R21[11] => Mux4.IN29
R21[11] => Mux20.IN29
R21[12] => Mux3.IN29
R21[12] => Mux19.IN29
R21[13] => Mux2.IN29
R21[13] => Mux18.IN29
R21[14] => Mux1.IN29
R21[14] => Mux17.IN29
R21[15] => Mux0.IN29
R21[15] => Mux16.IN29
R22[0] => Mux15.IN30
R22[0] => Mux31.IN30
R22[1] => Mux14.IN30
R22[1] => Mux30.IN30
R22[2] => Mux13.IN30
R22[2] => Mux29.IN30
R22[3] => Mux12.IN30
R22[3] => Mux28.IN30
R22[4] => Mux11.IN30
R22[4] => Mux27.IN30
R22[5] => Mux10.IN30
R22[5] => Mux26.IN30
R22[6] => Mux9.IN30
R22[6] => Mux25.IN30
R22[7] => Mux8.IN30
R22[7] => Mux24.IN30
R22[8] => Mux7.IN30
R22[8] => Mux23.IN30
R22[9] => Mux6.IN30
R22[9] => Mux22.IN30
R22[10] => Mux5.IN30
R22[10] => Mux21.IN30
R22[11] => Mux4.IN30
R22[11] => Mux20.IN30
R22[12] => Mux3.IN30
R22[12] => Mux19.IN30
R22[13] => Mux2.IN30
R22[13] => Mux18.IN30
R22[14] => Mux1.IN30
R22[14] => Mux17.IN30
R22[15] => Mux0.IN30
R22[15] => Mux16.IN30
R23[0] => Mux15.IN31
R23[0] => Mux31.IN31
R23[1] => Mux14.IN31
R23[1] => Mux30.IN31
R23[2] => Mux13.IN31
R23[2] => Mux29.IN31
R23[3] => Mux12.IN31
R23[3] => Mux28.IN31
R23[4] => Mux11.IN31
R23[4] => Mux27.IN31
R23[5] => Mux10.IN31
R23[5] => Mux26.IN31
R23[6] => Mux9.IN31
R23[6] => Mux25.IN31
R23[7] => Mux8.IN31
R23[7] => Mux24.IN31
R23[8] => Mux7.IN31
R23[8] => Mux23.IN31
R23[9] => Mux6.IN31
R23[9] => Mux22.IN31
R23[10] => Mux5.IN31
R23[10] => Mux21.IN31
R23[11] => Mux4.IN31
R23[11] => Mux20.IN31
R23[12] => Mux3.IN31
R23[12] => Mux19.IN31
R23[13] => Mux2.IN31
R23[13] => Mux18.IN31
R23[14] => Mux1.IN31
R23[14] => Mux17.IN31
R23[15] => Mux0.IN31
R23[15] => Mux16.IN31
R24[0] => Mux15.IN32
R24[0] => Mux31.IN32
R24[1] => Mux14.IN32
R24[1] => Mux30.IN32
R24[2] => Mux13.IN32
R24[2] => Mux29.IN32
R24[3] => Mux12.IN32
R24[3] => Mux28.IN32
R24[4] => Mux11.IN32
R24[4] => Mux27.IN32
R24[5] => Mux10.IN32
R24[5] => Mux26.IN32
R24[6] => Mux9.IN32
R24[6] => Mux25.IN32
R24[7] => Mux8.IN32
R24[7] => Mux24.IN32
R24[8] => Mux7.IN32
R24[8] => Mux23.IN32
R24[9] => Mux6.IN32
R24[9] => Mux22.IN32
R24[10] => Mux5.IN32
R24[10] => Mux21.IN32
R24[11] => Mux4.IN32
R24[11] => Mux20.IN32
R24[12] => Mux3.IN32
R24[12] => Mux19.IN32
R24[13] => Mux2.IN32
R24[13] => Mux18.IN32
R24[14] => Mux1.IN32
R24[14] => Mux17.IN32
R24[15] => Mux0.IN32
R24[15] => Mux16.IN32
R25[0] => Mux15.IN33
R25[0] => Mux31.IN33
R25[1] => Mux14.IN33
R25[1] => Mux30.IN33
R25[2] => Mux13.IN33
R25[2] => Mux29.IN33
R25[3] => Mux12.IN33
R25[3] => Mux28.IN33
R25[4] => Mux11.IN33
R25[4] => Mux27.IN33
R25[5] => Mux10.IN33
R25[5] => Mux26.IN33
R25[6] => Mux9.IN33
R25[6] => Mux25.IN33
R25[7] => Mux8.IN33
R25[7] => Mux24.IN33
R25[8] => Mux7.IN33
R25[8] => Mux23.IN33
R25[9] => Mux6.IN33
R25[9] => Mux22.IN33
R25[10] => Mux5.IN33
R25[10] => Mux21.IN33
R25[11] => Mux4.IN33
R25[11] => Mux20.IN33
R25[12] => Mux3.IN33
R25[12] => Mux19.IN33
R25[13] => Mux2.IN33
R25[13] => Mux18.IN33
R25[14] => Mux1.IN33
R25[14] => Mux17.IN33
R25[15] => Mux0.IN33
R25[15] => Mux16.IN33
R26[0] => Mux15.IN34
R26[0] => Mux31.IN34
R26[1] => Mux14.IN34
R26[1] => Mux30.IN34
R26[2] => Mux13.IN34
R26[2] => Mux29.IN34
R26[3] => Mux12.IN34
R26[3] => Mux28.IN34
R26[4] => Mux11.IN34
R26[4] => Mux27.IN34
R26[5] => Mux10.IN34
R26[5] => Mux26.IN34
R26[6] => Mux9.IN34
R26[6] => Mux25.IN34
R26[7] => Mux8.IN34
R26[7] => Mux24.IN34
R26[8] => Mux7.IN34
R26[8] => Mux23.IN34
R26[9] => Mux6.IN34
R26[9] => Mux22.IN34
R26[10] => Mux5.IN34
R26[10] => Mux21.IN34
R26[11] => Mux4.IN34
R26[11] => Mux20.IN34
R26[12] => Mux3.IN34
R26[12] => Mux19.IN34
R26[13] => Mux2.IN34
R26[13] => Mux18.IN34
R26[14] => Mux1.IN34
R26[14] => Mux17.IN34
R26[15] => Mux0.IN34
R26[15] => Mux16.IN34
R27[0] => Mux15.IN35
R27[0] => Mux31.IN35
R27[1] => Mux14.IN35
R27[1] => Mux30.IN35
R27[2] => Mux13.IN35
R27[2] => Mux29.IN35
R27[3] => Mux12.IN35
R27[3] => Mux28.IN35
R27[4] => Mux11.IN35
R27[4] => Mux27.IN35
R27[5] => Mux10.IN35
R27[5] => Mux26.IN35
R27[6] => Mux9.IN35
R27[6] => Mux25.IN35
R27[7] => Mux8.IN35
R27[7] => Mux24.IN35
R27[8] => Mux7.IN35
R27[8] => Mux23.IN35
R27[9] => Mux6.IN35
R27[9] => Mux22.IN35
R27[10] => Mux5.IN35
R27[10] => Mux21.IN35
R27[11] => Mux4.IN35
R27[11] => Mux20.IN35
R27[12] => Mux3.IN35
R27[12] => Mux19.IN35
R27[13] => Mux2.IN35
R27[13] => Mux18.IN35
R27[14] => Mux1.IN35
R27[14] => Mux17.IN35
R27[15] => Mux0.IN35
R27[15] => Mux16.IN35
R28[0] => Mux15.IN36
R28[0] => Mux31.IN36
R28[1] => Mux14.IN36
R28[1] => Mux30.IN36
R28[2] => Mux13.IN36
R28[2] => Mux29.IN36
R28[3] => Mux12.IN36
R28[3] => Mux28.IN36
R28[4] => Mux11.IN36
R28[4] => Mux27.IN36
R28[5] => Mux10.IN36
R28[5] => Mux26.IN36
R28[6] => Mux9.IN36
R28[6] => Mux25.IN36
R28[7] => Mux8.IN36
R28[7] => Mux24.IN36
R28[8] => Mux7.IN36
R28[8] => Mux23.IN36
R28[9] => Mux6.IN36
R28[9] => Mux22.IN36
R28[10] => Mux5.IN36
R28[10] => Mux21.IN36
R28[11] => Mux4.IN36
R28[11] => Mux20.IN36
R28[12] => Mux3.IN36
R28[12] => Mux19.IN36
R28[13] => Mux2.IN36
R28[13] => Mux18.IN36
R28[14] => Mux1.IN36
R28[14] => Mux17.IN36
R28[15] => Mux0.IN36
R28[15] => Mux16.IN36
R29[0] => Mux15.IN37
R29[0] => Mux31.IN37
R29[1] => Mux14.IN37
R29[1] => Mux30.IN37
R29[2] => Mux13.IN37
R29[2] => Mux29.IN37
R29[3] => Mux12.IN37
R29[3] => Mux28.IN37
R29[4] => Mux11.IN37
R29[4] => Mux27.IN37
R29[5] => Mux10.IN37
R29[5] => Mux26.IN37
R29[6] => Mux9.IN37
R29[6] => Mux25.IN37
R29[7] => Mux8.IN37
R29[7] => Mux24.IN37
R29[8] => Mux7.IN37
R29[8] => Mux23.IN37
R29[9] => Mux6.IN37
R29[9] => Mux22.IN37
R29[10] => Mux5.IN37
R29[10] => Mux21.IN37
R29[11] => Mux4.IN37
R29[11] => Mux20.IN37
R29[12] => Mux3.IN37
R29[12] => Mux19.IN37
R29[13] => Mux2.IN37
R29[13] => Mux18.IN37
R29[14] => Mux1.IN37
R29[14] => Mux17.IN37
R29[15] => Mux0.IN37
R29[15] => Mux16.IN37
R30[0] => Mux15.IN38
R30[0] => Mux31.IN38
R30[1] => Mux14.IN38
R30[1] => Mux30.IN38
R30[2] => Mux13.IN38
R30[2] => Mux29.IN38
R30[3] => Mux12.IN38
R30[3] => Mux28.IN38
R30[4] => Mux11.IN38
R30[4] => Mux27.IN38
R30[5] => Mux10.IN38
R30[5] => Mux26.IN38
R30[6] => Mux9.IN38
R30[6] => Mux25.IN38
R30[7] => Mux8.IN38
R30[7] => Mux24.IN38
R30[8] => Mux7.IN38
R30[8] => Mux23.IN38
R30[9] => Mux6.IN38
R30[9] => Mux22.IN38
R30[10] => Mux5.IN38
R30[10] => Mux21.IN38
R30[11] => Mux4.IN38
R30[11] => Mux20.IN38
R30[12] => Mux3.IN38
R30[12] => Mux19.IN38
R30[13] => Mux2.IN38
R30[13] => Mux18.IN38
R30[14] => Mux1.IN38
R30[14] => Mux17.IN38
R30[15] => Mux0.IN38
R30[15] => Mux16.IN38
R31[0] => Mux15.IN39
R31[0] => Mux31.IN39
R31[1] => Mux14.IN39
R31[1] => Mux30.IN39
R31[2] => Mux13.IN39
R31[2] => Mux29.IN39
R31[3] => Mux12.IN39
R31[3] => Mux28.IN39
R31[4] => Mux11.IN39
R31[4] => Mux27.IN39
R31[5] => Mux10.IN39
R31[5] => Mux26.IN39
R31[6] => Mux9.IN39
R31[6] => Mux25.IN39
R31[7] => Mux8.IN39
R31[7] => Mux24.IN39
R31[8] => Mux7.IN39
R31[8] => Mux23.IN39
R31[9] => Mux6.IN39
R31[9] => Mux22.IN39
R31[10] => Mux5.IN39
R31[10] => Mux21.IN39
R31[11] => Mux4.IN39
R31[11] => Mux20.IN39
R31[12] => Mux3.IN39
R31[12] => Mux19.IN39
R31[13] => Mux2.IN39
R31[13] => Mux18.IN39
R31[14] => Mux1.IN39
R31[14] => Mux17.IN39
R31[15] => Mux0.IN39
R31[15] => Mux16.IN39
R32[0] => Mux15.IN40
R32[0] => Mux31.IN40
R32[1] => Mux14.IN40
R32[1] => Mux30.IN40
R32[2] => Mux13.IN40
R32[2] => Mux29.IN40
R32[3] => Mux12.IN40
R32[3] => Mux28.IN40
R32[4] => Mux11.IN40
R32[4] => Mux27.IN40
R32[5] => Mux10.IN40
R32[5] => Mux26.IN40
R32[6] => Mux9.IN40
R32[6] => Mux25.IN40
R32[7] => Mux8.IN40
R32[7] => Mux24.IN40
R32[8] => Mux7.IN40
R32[8] => Mux23.IN40
R32[9] => Mux6.IN40
R32[9] => Mux22.IN40
R32[10] => Mux5.IN40
R32[10] => Mux21.IN40
R32[11] => Mux4.IN40
R32[11] => Mux20.IN40
R32[12] => Mux3.IN40
R32[12] => Mux19.IN40
R32[13] => Mux2.IN40
R32[13] => Mux18.IN40
R32[14] => Mux1.IN40
R32[14] => Mux17.IN40
R32[15] => Mux0.IN40
R32[15] => Mux16.IN40
R33[0] => Mux15.IN41
R33[0] => Mux31.IN41
R33[1] => Mux14.IN41
R33[1] => Mux30.IN41
R33[2] => Mux13.IN41
R33[2] => Mux29.IN41
R33[3] => Mux12.IN41
R33[3] => Mux28.IN41
R33[4] => Mux11.IN41
R33[4] => Mux27.IN41
R33[5] => Mux10.IN41
R33[5] => Mux26.IN41
R33[6] => Mux9.IN41
R33[6] => Mux25.IN41
R33[7] => Mux8.IN41
R33[7] => Mux24.IN41
R33[8] => Mux7.IN41
R33[8] => Mux23.IN41
R33[9] => Mux6.IN41
R33[9] => Mux22.IN41
R33[10] => Mux5.IN41
R33[10] => Mux21.IN41
R33[11] => Mux4.IN41
R33[11] => Mux20.IN41
R33[12] => Mux3.IN41
R33[12] => Mux19.IN41
R33[13] => Mux2.IN41
R33[13] => Mux18.IN41
R33[14] => Mux1.IN41
R33[14] => Mux17.IN41
R33[15] => Mux0.IN41
R33[15] => Mux16.IN41
R34[0] => Mux15.IN42
R34[0] => Mux31.IN42
R34[1] => Mux14.IN42
R34[1] => Mux30.IN42
R34[2] => Mux13.IN42
R34[2] => Mux29.IN42
R34[3] => Mux12.IN42
R34[3] => Mux28.IN42
R34[4] => Mux11.IN42
R34[4] => Mux27.IN42
R34[5] => Mux10.IN42
R34[5] => Mux26.IN42
R34[6] => Mux9.IN42
R34[6] => Mux25.IN42
R34[7] => Mux8.IN42
R34[7] => Mux24.IN42
R34[8] => Mux7.IN42
R34[8] => Mux23.IN42
R34[9] => Mux6.IN42
R34[9] => Mux22.IN42
R34[10] => Mux5.IN42
R34[10] => Mux21.IN42
R34[11] => Mux4.IN42
R34[11] => Mux20.IN42
R34[12] => Mux3.IN42
R34[12] => Mux19.IN42
R34[13] => Mux2.IN42
R34[13] => Mux18.IN42
R34[14] => Mux1.IN42
R34[14] => Mux17.IN42
R34[15] => Mux0.IN42
R34[15] => Mux16.IN42
R35[0] => Mux15.IN43
R35[0] => Mux31.IN43
R35[1] => Mux14.IN43
R35[1] => Mux30.IN43
R35[2] => Mux13.IN43
R35[2] => Mux29.IN43
R35[3] => Mux12.IN43
R35[3] => Mux28.IN43
R35[4] => Mux11.IN43
R35[4] => Mux27.IN43
R35[5] => Mux10.IN43
R35[5] => Mux26.IN43
R35[6] => Mux9.IN43
R35[6] => Mux25.IN43
R35[7] => Mux8.IN43
R35[7] => Mux24.IN43
R35[8] => Mux7.IN43
R35[8] => Mux23.IN43
R35[9] => Mux6.IN43
R35[9] => Mux22.IN43
R35[10] => Mux5.IN43
R35[10] => Mux21.IN43
R35[11] => Mux4.IN43
R35[11] => Mux20.IN43
R35[12] => Mux3.IN43
R35[12] => Mux19.IN43
R35[13] => Mux2.IN43
R35[13] => Mux18.IN43
R35[14] => Mux1.IN43
R35[14] => Mux17.IN43
R35[15] => Mux0.IN43
R35[15] => Mux16.IN43
R36[0] => Mux15.IN44
R36[0] => Mux31.IN44
R36[1] => Mux14.IN44
R36[1] => Mux30.IN44
R36[2] => Mux13.IN44
R36[2] => Mux29.IN44
R36[3] => Mux12.IN44
R36[3] => Mux28.IN44
R36[4] => Mux11.IN44
R36[4] => Mux27.IN44
R36[5] => Mux10.IN44
R36[5] => Mux26.IN44
R36[6] => Mux9.IN44
R36[6] => Mux25.IN44
R36[7] => Mux8.IN44
R36[7] => Mux24.IN44
R36[8] => Mux7.IN44
R36[8] => Mux23.IN44
R36[9] => Mux6.IN44
R36[9] => Mux22.IN44
R36[10] => Mux5.IN44
R36[10] => Mux21.IN44
R36[11] => Mux4.IN44
R36[11] => Mux20.IN44
R36[12] => Mux3.IN44
R36[12] => Mux19.IN44
R36[13] => Mux2.IN44
R36[13] => Mux18.IN44
R36[14] => Mux1.IN44
R36[14] => Mux17.IN44
R36[15] => Mux0.IN44
R36[15] => Mux16.IN44
R37[0] => Mux15.IN45
R37[0] => Mux31.IN45
R37[1] => Mux14.IN45
R37[1] => Mux30.IN45
R37[2] => Mux13.IN45
R37[2] => Mux29.IN45
R37[3] => Mux12.IN45
R37[3] => Mux28.IN45
R37[4] => Mux11.IN45
R37[4] => Mux27.IN45
R37[5] => Mux10.IN45
R37[5] => Mux26.IN45
R37[6] => Mux9.IN45
R37[6] => Mux25.IN45
R37[7] => Mux8.IN45
R37[7] => Mux24.IN45
R37[8] => Mux7.IN45
R37[8] => Mux23.IN45
R37[9] => Mux6.IN45
R37[9] => Mux22.IN45
R37[10] => Mux5.IN45
R37[10] => Mux21.IN45
R37[11] => Mux4.IN45
R37[11] => Mux20.IN45
R37[12] => Mux3.IN45
R37[12] => Mux19.IN45
R37[13] => Mux2.IN45
R37[13] => Mux18.IN45
R37[14] => Mux1.IN45
R37[14] => Mux17.IN45
R37[15] => Mux0.IN45
R37[15] => Mux16.IN45
R38[0] => Mux15.IN46
R38[0] => Mux31.IN46
R38[1] => Mux14.IN46
R38[1] => Mux30.IN46
R38[2] => Mux13.IN46
R38[2] => Mux29.IN46
R38[3] => Mux12.IN46
R38[3] => Mux28.IN46
R38[4] => Mux11.IN46
R38[4] => Mux27.IN46
R38[5] => Mux10.IN46
R38[5] => Mux26.IN46
R38[6] => Mux9.IN46
R38[6] => Mux25.IN46
R38[7] => Mux8.IN46
R38[7] => Mux24.IN46
R38[8] => Mux7.IN46
R38[8] => Mux23.IN46
R38[9] => Mux6.IN46
R38[9] => Mux22.IN46
R38[10] => Mux5.IN46
R38[10] => Mux21.IN46
R38[11] => Mux4.IN46
R38[11] => Mux20.IN46
R38[12] => Mux3.IN46
R38[12] => Mux19.IN46
R38[13] => Mux2.IN46
R38[13] => Mux18.IN46
R38[14] => Mux1.IN46
R38[14] => Mux17.IN46
R38[15] => Mux0.IN46
R38[15] => Mux16.IN46
R39[0] => Mux15.IN47
R39[0] => Mux31.IN47
R39[1] => Mux14.IN47
R39[1] => Mux30.IN47
R39[2] => Mux13.IN47
R39[2] => Mux29.IN47
R39[3] => Mux12.IN47
R39[3] => Mux28.IN47
R39[4] => Mux11.IN47
R39[4] => Mux27.IN47
R39[5] => Mux10.IN47
R39[5] => Mux26.IN47
R39[6] => Mux9.IN47
R39[6] => Mux25.IN47
R39[7] => Mux8.IN47
R39[7] => Mux24.IN47
R39[8] => Mux7.IN47
R39[8] => Mux23.IN47
R39[9] => Mux6.IN47
R39[9] => Mux22.IN47
R39[10] => Mux5.IN47
R39[10] => Mux21.IN47
R39[11] => Mux4.IN47
R39[11] => Mux20.IN47
R39[12] => Mux3.IN47
R39[12] => Mux19.IN47
R39[13] => Mux2.IN47
R39[13] => Mux18.IN47
R39[14] => Mux1.IN47
R39[14] => Mux17.IN47
R39[15] => Mux0.IN47
R39[15] => Mux16.IN47
R40[0] => Mux15.IN48
R40[0] => Mux31.IN48
R40[1] => Mux14.IN48
R40[1] => Mux30.IN48
R40[2] => Mux13.IN48
R40[2] => Mux29.IN48
R40[3] => Mux12.IN48
R40[3] => Mux28.IN48
R40[4] => Mux11.IN48
R40[4] => Mux27.IN48
R40[5] => Mux10.IN48
R40[5] => Mux26.IN48
R40[6] => Mux9.IN48
R40[6] => Mux25.IN48
R40[7] => Mux8.IN48
R40[7] => Mux24.IN48
R40[8] => Mux7.IN48
R40[8] => Mux23.IN48
R40[9] => Mux6.IN48
R40[9] => Mux22.IN48
R40[10] => Mux5.IN48
R40[10] => Mux21.IN48
R40[11] => Mux4.IN48
R40[11] => Mux20.IN48
R40[12] => Mux3.IN48
R40[12] => Mux19.IN48
R40[13] => Mux2.IN48
R40[13] => Mux18.IN48
R40[14] => Mux1.IN48
R40[14] => Mux17.IN48
R40[15] => Mux0.IN48
R40[15] => Mux16.IN48
R41[0] => Mux15.IN49
R41[0] => Mux31.IN49
R41[1] => Mux14.IN49
R41[1] => Mux30.IN49
R41[2] => Mux13.IN49
R41[2] => Mux29.IN49
R41[3] => Mux12.IN49
R41[3] => Mux28.IN49
R41[4] => Mux11.IN49
R41[4] => Mux27.IN49
R41[5] => Mux10.IN49
R41[5] => Mux26.IN49
R41[6] => Mux9.IN49
R41[6] => Mux25.IN49
R41[7] => Mux8.IN49
R41[7] => Mux24.IN49
R41[8] => Mux7.IN49
R41[8] => Mux23.IN49
R41[9] => Mux6.IN49
R41[9] => Mux22.IN49
R41[10] => Mux5.IN49
R41[10] => Mux21.IN49
R41[11] => Mux4.IN49
R41[11] => Mux20.IN49
R41[12] => Mux3.IN49
R41[12] => Mux19.IN49
R41[13] => Mux2.IN49
R41[13] => Mux18.IN49
R41[14] => Mux1.IN49
R41[14] => Mux17.IN49
R41[15] => Mux0.IN49
R41[15] => Mux16.IN49
R42[0] => Mux15.IN50
R42[0] => Mux31.IN50
R42[1] => Mux14.IN50
R42[1] => Mux30.IN50
R42[2] => Mux13.IN50
R42[2] => Mux29.IN50
R42[3] => Mux12.IN50
R42[3] => Mux28.IN50
R42[4] => Mux11.IN50
R42[4] => Mux27.IN50
R42[5] => Mux10.IN50
R42[5] => Mux26.IN50
R42[6] => Mux9.IN50
R42[6] => Mux25.IN50
R42[7] => Mux8.IN50
R42[7] => Mux24.IN50
R42[8] => Mux7.IN50
R42[8] => Mux23.IN50
R42[9] => Mux6.IN50
R42[9] => Mux22.IN50
R42[10] => Mux5.IN50
R42[10] => Mux21.IN50
R42[11] => Mux4.IN50
R42[11] => Mux20.IN50
R42[12] => Mux3.IN50
R42[12] => Mux19.IN50
R42[13] => Mux2.IN50
R42[13] => Mux18.IN50
R42[14] => Mux1.IN50
R42[14] => Mux17.IN50
R42[15] => Mux0.IN50
R42[15] => Mux16.IN50
R43[0] => Mux15.IN51
R43[0] => Mux31.IN51
R43[1] => Mux14.IN51
R43[1] => Mux30.IN51
R43[2] => Mux13.IN51
R43[2] => Mux29.IN51
R43[3] => Mux12.IN51
R43[3] => Mux28.IN51
R43[4] => Mux11.IN51
R43[4] => Mux27.IN51
R43[5] => Mux10.IN51
R43[5] => Mux26.IN51
R43[6] => Mux9.IN51
R43[6] => Mux25.IN51
R43[7] => Mux8.IN51
R43[7] => Mux24.IN51
R43[8] => Mux7.IN51
R43[8] => Mux23.IN51
R43[9] => Mux6.IN51
R43[9] => Mux22.IN51
R43[10] => Mux5.IN51
R43[10] => Mux21.IN51
R43[11] => Mux4.IN51
R43[11] => Mux20.IN51
R43[12] => Mux3.IN51
R43[12] => Mux19.IN51
R43[13] => Mux2.IN51
R43[13] => Mux18.IN51
R43[14] => Mux1.IN51
R43[14] => Mux17.IN51
R43[15] => Mux0.IN51
R43[15] => Mux16.IN51
R44[0] => Mux15.IN52
R44[0] => Mux31.IN52
R44[1] => Mux14.IN52
R44[1] => Mux30.IN52
R44[2] => Mux13.IN52
R44[2] => Mux29.IN52
R44[3] => Mux12.IN52
R44[3] => Mux28.IN52
R44[4] => Mux11.IN52
R44[4] => Mux27.IN52
R44[5] => Mux10.IN52
R44[5] => Mux26.IN52
R44[6] => Mux9.IN52
R44[6] => Mux25.IN52
R44[7] => Mux8.IN52
R44[7] => Mux24.IN52
R44[8] => Mux7.IN52
R44[8] => Mux23.IN52
R44[9] => Mux6.IN52
R44[9] => Mux22.IN52
R44[10] => Mux5.IN52
R44[10] => Mux21.IN52
R44[11] => Mux4.IN52
R44[11] => Mux20.IN52
R44[12] => Mux3.IN52
R44[12] => Mux19.IN52
R44[13] => Mux2.IN52
R44[13] => Mux18.IN52
R44[14] => Mux1.IN52
R44[14] => Mux17.IN52
R44[15] => Mux0.IN52
R44[15] => Mux16.IN52
R45[0] => Mux15.IN53
R45[0] => Mux31.IN53
R45[1] => Mux14.IN53
R45[1] => Mux30.IN53
R45[2] => Mux13.IN53
R45[2] => Mux29.IN53
R45[3] => Mux12.IN53
R45[3] => Mux28.IN53
R45[4] => Mux11.IN53
R45[4] => Mux27.IN53
R45[5] => Mux10.IN53
R45[5] => Mux26.IN53
R45[6] => Mux9.IN53
R45[6] => Mux25.IN53
R45[7] => Mux8.IN53
R45[7] => Mux24.IN53
R45[8] => Mux7.IN53
R45[8] => Mux23.IN53
R45[9] => Mux6.IN53
R45[9] => Mux22.IN53
R45[10] => Mux5.IN53
R45[10] => Mux21.IN53
R45[11] => Mux4.IN53
R45[11] => Mux20.IN53
R45[12] => Mux3.IN53
R45[12] => Mux19.IN53
R45[13] => Mux2.IN53
R45[13] => Mux18.IN53
R45[14] => Mux1.IN53
R45[14] => Mux17.IN53
R45[15] => Mux0.IN53
R45[15] => Mux16.IN53
R46[0] => Mux15.IN54
R46[0] => Mux31.IN54
R46[1] => Mux14.IN54
R46[1] => Mux30.IN54
R46[2] => Mux13.IN54
R46[2] => Mux29.IN54
R46[3] => Mux12.IN54
R46[3] => Mux28.IN54
R46[4] => Mux11.IN54
R46[4] => Mux27.IN54
R46[5] => Mux10.IN54
R46[5] => Mux26.IN54
R46[6] => Mux9.IN54
R46[6] => Mux25.IN54
R46[7] => Mux8.IN54
R46[7] => Mux24.IN54
R46[8] => Mux7.IN54
R46[8] => Mux23.IN54
R46[9] => Mux6.IN54
R46[9] => Mux22.IN54
R46[10] => Mux5.IN54
R46[10] => Mux21.IN54
R46[11] => Mux4.IN54
R46[11] => Mux20.IN54
R46[12] => Mux3.IN54
R46[12] => Mux19.IN54
R46[13] => Mux2.IN54
R46[13] => Mux18.IN54
R46[14] => Mux1.IN54
R46[14] => Mux17.IN54
R46[15] => Mux0.IN54
R46[15] => Mux16.IN54
R47[0] => Mux15.IN55
R47[0] => Mux31.IN55
R47[1] => Mux14.IN55
R47[1] => Mux30.IN55
R47[2] => Mux13.IN55
R47[2] => Mux29.IN55
R47[3] => Mux12.IN55
R47[3] => Mux28.IN55
R47[4] => Mux11.IN55
R47[4] => Mux27.IN55
R47[5] => Mux10.IN55
R47[5] => Mux26.IN55
R47[6] => Mux9.IN55
R47[6] => Mux25.IN55
R47[7] => Mux8.IN55
R47[7] => Mux24.IN55
R47[8] => Mux7.IN55
R47[8] => Mux23.IN55
R47[9] => Mux6.IN55
R47[9] => Mux22.IN55
R47[10] => Mux5.IN55
R47[10] => Mux21.IN55
R47[11] => Mux4.IN55
R47[11] => Mux20.IN55
R47[12] => Mux3.IN55
R47[12] => Mux19.IN55
R47[13] => Mux2.IN55
R47[13] => Mux18.IN55
R47[14] => Mux1.IN55
R47[14] => Mux17.IN55
R47[15] => Mux0.IN55
R47[15] => Mux16.IN55
R48[0] => Mux15.IN56
R48[0] => Mux31.IN56
R48[1] => Mux14.IN56
R48[1] => Mux30.IN56
R48[2] => Mux13.IN56
R48[2] => Mux29.IN56
R48[3] => Mux12.IN56
R48[3] => Mux28.IN56
R48[4] => Mux11.IN56
R48[4] => Mux27.IN56
R48[5] => Mux10.IN56
R48[5] => Mux26.IN56
R48[6] => Mux9.IN56
R48[6] => Mux25.IN56
R48[7] => Mux8.IN56
R48[7] => Mux24.IN56
R48[8] => Mux7.IN56
R48[8] => Mux23.IN56
R48[9] => Mux6.IN56
R48[9] => Mux22.IN56
R48[10] => Mux5.IN56
R48[10] => Mux21.IN56
R48[11] => Mux4.IN56
R48[11] => Mux20.IN56
R48[12] => Mux3.IN56
R48[12] => Mux19.IN56
R48[13] => Mux2.IN56
R48[13] => Mux18.IN56
R48[14] => Mux1.IN56
R48[14] => Mux17.IN56
R48[15] => Mux0.IN56
R48[15] => Mux16.IN56
R49[0] => Mux15.IN57
R49[0] => Mux31.IN57
R49[1] => Mux14.IN57
R49[1] => Mux30.IN57
R49[2] => Mux13.IN57
R49[2] => Mux29.IN57
R49[3] => Mux12.IN57
R49[3] => Mux28.IN57
R49[4] => Mux11.IN57
R49[4] => Mux27.IN57
R49[5] => Mux10.IN57
R49[5] => Mux26.IN57
R49[6] => Mux9.IN57
R49[6] => Mux25.IN57
R49[7] => Mux8.IN57
R49[7] => Mux24.IN57
R49[8] => Mux7.IN57
R49[8] => Mux23.IN57
R49[9] => Mux6.IN57
R49[9] => Mux22.IN57
R49[10] => Mux5.IN57
R49[10] => Mux21.IN57
R49[11] => Mux4.IN57
R49[11] => Mux20.IN57
R49[12] => Mux3.IN57
R49[12] => Mux19.IN57
R49[13] => Mux2.IN57
R49[13] => Mux18.IN57
R49[14] => Mux1.IN57
R49[14] => Mux17.IN57
R49[15] => Mux0.IN57
R49[15] => Mux16.IN57
R50[0] => Mux15.IN58
R50[0] => Mux31.IN58
R50[1] => Mux14.IN58
R50[1] => Mux30.IN58
R50[2] => Mux13.IN58
R50[2] => Mux29.IN58
R50[3] => Mux12.IN58
R50[3] => Mux28.IN58
R50[4] => Mux11.IN58
R50[4] => Mux27.IN58
R50[5] => Mux10.IN58
R50[5] => Mux26.IN58
R50[6] => Mux9.IN58
R50[6] => Mux25.IN58
R50[7] => Mux8.IN58
R50[7] => Mux24.IN58
R50[8] => Mux7.IN58
R50[8] => Mux23.IN58
R50[9] => Mux6.IN58
R50[9] => Mux22.IN58
R50[10] => Mux5.IN58
R50[10] => Mux21.IN58
R50[11] => Mux4.IN58
R50[11] => Mux20.IN58
R50[12] => Mux3.IN58
R50[12] => Mux19.IN58
R50[13] => Mux2.IN58
R50[13] => Mux18.IN58
R50[14] => Mux1.IN58
R50[14] => Mux17.IN58
R50[15] => Mux0.IN58
R50[15] => Mux16.IN58
R51[0] => Mux15.IN59
R51[0] => Mux31.IN59
R51[1] => Mux14.IN59
R51[1] => Mux30.IN59
R51[2] => Mux13.IN59
R51[2] => Mux29.IN59
R51[3] => Mux12.IN59
R51[3] => Mux28.IN59
R51[4] => Mux11.IN59
R51[4] => Mux27.IN59
R51[5] => Mux10.IN59
R51[5] => Mux26.IN59
R51[6] => Mux9.IN59
R51[6] => Mux25.IN59
R51[7] => Mux8.IN59
R51[7] => Mux24.IN59
R51[8] => Mux7.IN59
R51[8] => Mux23.IN59
R51[9] => Mux6.IN59
R51[9] => Mux22.IN59
R51[10] => Mux5.IN59
R51[10] => Mux21.IN59
R51[11] => Mux4.IN59
R51[11] => Mux20.IN59
R51[12] => Mux3.IN59
R51[12] => Mux19.IN59
R51[13] => Mux2.IN59
R51[13] => Mux18.IN59
R51[14] => Mux1.IN59
R51[14] => Mux17.IN59
R51[15] => Mux0.IN59
R51[15] => Mux16.IN59
R52[0] => Mux15.IN60
R52[0] => Mux31.IN60
R52[1] => Mux14.IN60
R52[1] => Mux30.IN60
R52[2] => Mux13.IN60
R52[2] => Mux29.IN60
R52[3] => Mux12.IN60
R52[3] => Mux28.IN60
R52[4] => Mux11.IN60
R52[4] => Mux27.IN60
R52[5] => Mux10.IN60
R52[5] => Mux26.IN60
R52[6] => Mux9.IN60
R52[6] => Mux25.IN60
R52[7] => Mux8.IN60
R52[7] => Mux24.IN60
R52[8] => Mux7.IN60
R52[8] => Mux23.IN60
R52[9] => Mux6.IN60
R52[9] => Mux22.IN60
R52[10] => Mux5.IN60
R52[10] => Mux21.IN60
R52[11] => Mux4.IN60
R52[11] => Mux20.IN60
R52[12] => Mux3.IN60
R52[12] => Mux19.IN60
R52[13] => Mux2.IN60
R52[13] => Mux18.IN60
R52[14] => Mux1.IN60
R52[14] => Mux17.IN60
R52[15] => Mux0.IN60
R52[15] => Mux16.IN60
R53[0] => Mux15.IN61
R53[0] => Mux31.IN61
R53[1] => Mux14.IN61
R53[1] => Mux30.IN61
R53[2] => Mux13.IN61
R53[2] => Mux29.IN61
R53[3] => Mux12.IN61
R53[3] => Mux28.IN61
R53[4] => Mux11.IN61
R53[4] => Mux27.IN61
R53[5] => Mux10.IN61
R53[5] => Mux26.IN61
R53[6] => Mux9.IN61
R53[6] => Mux25.IN61
R53[7] => Mux8.IN61
R53[7] => Mux24.IN61
R53[8] => Mux7.IN61
R53[8] => Mux23.IN61
R53[9] => Mux6.IN61
R53[9] => Mux22.IN61
R53[10] => Mux5.IN61
R53[10] => Mux21.IN61
R53[11] => Mux4.IN61
R53[11] => Mux20.IN61
R53[12] => Mux3.IN61
R53[12] => Mux19.IN61
R53[13] => Mux2.IN61
R53[13] => Mux18.IN61
R53[14] => Mux1.IN61
R53[14] => Mux17.IN61
R53[15] => Mux0.IN61
R53[15] => Mux16.IN61
R54[0] => Mux15.IN62
R54[0] => Mux31.IN62
R54[1] => Mux14.IN62
R54[1] => Mux30.IN62
R54[2] => Mux13.IN62
R54[2] => Mux29.IN62
R54[3] => Mux12.IN62
R54[3] => Mux28.IN62
R54[4] => Mux11.IN62
R54[4] => Mux27.IN62
R54[5] => Mux10.IN62
R54[5] => Mux26.IN62
R54[6] => Mux9.IN62
R54[6] => Mux25.IN62
R54[7] => Mux8.IN62
R54[7] => Mux24.IN62
R54[8] => Mux7.IN62
R54[8] => Mux23.IN62
R54[9] => Mux6.IN62
R54[9] => Mux22.IN62
R54[10] => Mux5.IN62
R54[10] => Mux21.IN62
R54[11] => Mux4.IN62
R54[11] => Mux20.IN62
R54[12] => Mux3.IN62
R54[12] => Mux19.IN62
R54[13] => Mux2.IN62
R54[13] => Mux18.IN62
R54[14] => Mux1.IN62
R54[14] => Mux17.IN62
R54[15] => Mux0.IN62
R54[15] => Mux16.IN62
R55[0] => Mux15.IN63
R55[0] => Mux31.IN63
R55[1] => Mux14.IN63
R55[1] => Mux30.IN63
R55[2] => Mux13.IN63
R55[2] => Mux29.IN63
R55[3] => Mux12.IN63
R55[3] => Mux28.IN63
R55[4] => Mux11.IN63
R55[4] => Mux27.IN63
R55[5] => Mux10.IN63
R55[5] => Mux26.IN63
R55[6] => Mux9.IN63
R55[6] => Mux25.IN63
R55[7] => Mux8.IN63
R55[7] => Mux24.IN63
R55[8] => Mux7.IN63
R55[8] => Mux23.IN63
R55[9] => Mux6.IN63
R55[9] => Mux22.IN63
R55[10] => Mux5.IN63
R55[10] => Mux21.IN63
R55[11] => Mux4.IN63
R55[11] => Mux20.IN63
R55[12] => Mux3.IN63
R55[12] => Mux19.IN63
R55[13] => Mux2.IN63
R55[13] => Mux18.IN63
R55[14] => Mux1.IN63
R55[14] => Mux17.IN63
R55[15] => Mux0.IN63
R55[15] => Mux16.IN63
R56[0] => Mux15.IN64
R56[0] => Mux31.IN64
R56[1] => Mux14.IN64
R56[1] => Mux30.IN64
R56[2] => Mux13.IN64
R56[2] => Mux29.IN64
R56[3] => Mux12.IN64
R56[3] => Mux28.IN64
R56[4] => Mux11.IN64
R56[4] => Mux27.IN64
R56[5] => Mux10.IN64
R56[5] => Mux26.IN64
R56[6] => Mux9.IN64
R56[6] => Mux25.IN64
R56[7] => Mux8.IN64
R56[7] => Mux24.IN64
R56[8] => Mux7.IN64
R56[8] => Mux23.IN64
R56[9] => Mux6.IN64
R56[9] => Mux22.IN64
R56[10] => Mux5.IN64
R56[10] => Mux21.IN64
R56[11] => Mux4.IN64
R56[11] => Mux20.IN64
R56[12] => Mux3.IN64
R56[12] => Mux19.IN64
R56[13] => Mux2.IN64
R56[13] => Mux18.IN64
R56[14] => Mux1.IN64
R56[14] => Mux17.IN64
R56[15] => Mux0.IN64
R56[15] => Mux16.IN64
R57[0] => Mux15.IN65
R57[0] => Mux31.IN65
R57[1] => Mux14.IN65
R57[1] => Mux30.IN65
R57[2] => Mux13.IN65
R57[2] => Mux29.IN65
R57[3] => Mux12.IN65
R57[3] => Mux28.IN65
R57[4] => Mux11.IN65
R57[4] => Mux27.IN65
R57[5] => Mux10.IN65
R57[5] => Mux26.IN65
R57[6] => Mux9.IN65
R57[6] => Mux25.IN65
R57[7] => Mux8.IN65
R57[7] => Mux24.IN65
R57[8] => Mux7.IN65
R57[8] => Mux23.IN65
R57[9] => Mux6.IN65
R57[9] => Mux22.IN65
R57[10] => Mux5.IN65
R57[10] => Mux21.IN65
R57[11] => Mux4.IN65
R57[11] => Mux20.IN65
R57[12] => Mux3.IN65
R57[12] => Mux19.IN65
R57[13] => Mux2.IN65
R57[13] => Mux18.IN65
R57[14] => Mux1.IN65
R57[14] => Mux17.IN65
R57[15] => Mux0.IN65
R57[15] => Mux16.IN65
R58[0] => Mux15.IN66
R58[0] => Mux31.IN66
R58[1] => Mux14.IN66
R58[1] => Mux30.IN66
R58[2] => Mux13.IN66
R58[2] => Mux29.IN66
R58[3] => Mux12.IN66
R58[3] => Mux28.IN66
R58[4] => Mux11.IN66
R58[4] => Mux27.IN66
R58[5] => Mux10.IN66
R58[5] => Mux26.IN66
R58[6] => Mux9.IN66
R58[6] => Mux25.IN66
R58[7] => Mux8.IN66
R58[7] => Mux24.IN66
R58[8] => Mux7.IN66
R58[8] => Mux23.IN66
R58[9] => Mux6.IN66
R58[9] => Mux22.IN66
R58[10] => Mux5.IN66
R58[10] => Mux21.IN66
R58[11] => Mux4.IN66
R58[11] => Mux20.IN66
R58[12] => Mux3.IN66
R58[12] => Mux19.IN66
R58[13] => Mux2.IN66
R58[13] => Mux18.IN66
R58[14] => Mux1.IN66
R58[14] => Mux17.IN66
R58[15] => Mux0.IN66
R58[15] => Mux16.IN66
R59[0] => Mux15.IN67
R59[0] => Mux31.IN67
R59[1] => Mux14.IN67
R59[1] => Mux30.IN67
R59[2] => Mux13.IN67
R59[2] => Mux29.IN67
R59[3] => Mux12.IN67
R59[3] => Mux28.IN67
R59[4] => Mux11.IN67
R59[4] => Mux27.IN67
R59[5] => Mux10.IN67
R59[5] => Mux26.IN67
R59[6] => Mux9.IN67
R59[6] => Mux25.IN67
R59[7] => Mux8.IN67
R59[7] => Mux24.IN67
R59[8] => Mux7.IN67
R59[8] => Mux23.IN67
R59[9] => Mux6.IN67
R59[9] => Mux22.IN67
R59[10] => Mux5.IN67
R59[10] => Mux21.IN67
R59[11] => Mux4.IN67
R59[11] => Mux20.IN67
R59[12] => Mux3.IN67
R59[12] => Mux19.IN67
R59[13] => Mux2.IN67
R59[13] => Mux18.IN67
R59[14] => Mux1.IN67
R59[14] => Mux17.IN67
R59[15] => Mux0.IN67
R59[15] => Mux16.IN67
R60[0] => Mux15.IN68
R60[0] => Mux31.IN68
R60[1] => Mux14.IN68
R60[1] => Mux30.IN68
R60[2] => Mux13.IN68
R60[2] => Mux29.IN68
R60[3] => Mux12.IN68
R60[3] => Mux28.IN68
R60[4] => Mux11.IN68
R60[4] => Mux27.IN68
R60[5] => Mux10.IN68
R60[5] => Mux26.IN68
R60[6] => Mux9.IN68
R60[6] => Mux25.IN68
R60[7] => Mux8.IN68
R60[7] => Mux24.IN68
R60[8] => Mux7.IN68
R60[8] => Mux23.IN68
R60[9] => Mux6.IN68
R60[9] => Mux22.IN68
R60[10] => Mux5.IN68
R60[10] => Mux21.IN68
R60[11] => Mux4.IN68
R60[11] => Mux20.IN68
R60[12] => Mux3.IN68
R60[12] => Mux19.IN68
R60[13] => Mux2.IN68
R60[13] => Mux18.IN68
R60[14] => Mux1.IN68
R60[14] => Mux17.IN68
R60[15] => Mux0.IN68
R60[15] => Mux16.IN68
R61[0] => Mux15.IN69
R61[0] => Mux31.IN69
R61[1] => Mux14.IN69
R61[1] => Mux30.IN69
R61[2] => Mux13.IN69
R61[2] => Mux29.IN69
R61[3] => Mux12.IN69
R61[3] => Mux28.IN69
R61[4] => Mux11.IN69
R61[4] => Mux27.IN69
R61[5] => Mux10.IN69
R61[5] => Mux26.IN69
R61[6] => Mux9.IN69
R61[6] => Mux25.IN69
R61[7] => Mux8.IN69
R61[7] => Mux24.IN69
R61[8] => Mux7.IN69
R61[8] => Mux23.IN69
R61[9] => Mux6.IN69
R61[9] => Mux22.IN69
R61[10] => Mux5.IN69
R61[10] => Mux21.IN69
R61[11] => Mux4.IN69
R61[11] => Mux20.IN69
R61[12] => Mux3.IN69
R61[12] => Mux19.IN69
R61[13] => Mux2.IN69
R61[13] => Mux18.IN69
R61[14] => Mux1.IN69
R61[14] => Mux17.IN69
R61[15] => Mux0.IN69
R61[15] => Mux16.IN69


|CPU|RegisterBank:regBank|Register:inst40
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Block2:inst66
C[0] => Decoder0.IN5
C[0] => Equal0.IN11
C[1] => Decoder0.IN4
C[1] => Equal0.IN10
C[2] => Decoder0.IN3
C[2] => Equal0.IN9
C[3] => Decoder0.IN2
C[3] => Equal0.IN8
C[4] => Decoder0.IN1
C[4] => Equal0.IN7
C[5] => Decoder0.IN0
C[5] => Equal0.IN6
busC[0] => data_bus.DATAA
busC[1] => data_bus.DATAA
busC[2] => data_bus.DATAA
busC[3] => data_bus.DATAA
busC[4] => data_bus.DATAA
busC[5] => data_bus.DATAA
busC[6] => data_bus.DATAA
busC[7] => data_bus.DATAA
busC[8] => data_bus.DATAA
busC[9] => data_bus.DATAA
busC[10] => data_bus.DATAA
busC[11] => data_bus.DATAA
busC[12] => data_bus.DATAA
busC[13] => data_bus.DATAA
busC[14] => data_bus.DATAA
busC[15] => data_bus.DATAA
memory[0] => data_bus.DATAB
memory[1] => data_bus.DATAB
memory[2] => data_bus.DATAB
memory[3] => data_bus.DATAB
memory[4] => data_bus.DATAB
memory[5] => data_bus.DATAB
memory[6] => data_bus.DATAB
memory[7] => data_bus.DATAB
memory[8] => data_bus.DATAB
memory[9] => data_bus.DATAB
memory[10] => data_bus.DATAB
memory[11] => data_bus.DATAB
memory[12] => data_bus.DATAB
memory[13] => data_bus.DATAB
memory[14] => data_bus.DATAB
memory[15] => data_bus.DATAB
data_bus[0] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[1] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[2] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[3] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[4] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[5] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[6] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[7] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[8] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[9] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[10] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[11] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[12] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[13] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[14] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
data_bus[15] <= data_bus.DB_MAX_OUTPUT_PORT_TYPE
E0 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E1 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E2 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E3 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E4 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E5 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E6 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E7 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E8 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E9 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E10 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E11 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E12 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E13 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E14 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E15 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E16 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E17 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E18 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E19 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E20 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E21 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E22 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E23 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E24 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E25 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E26 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E27 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E28 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E29 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E30 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E31 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E32 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E33 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E34 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E35 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E36 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E37 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E38 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E39 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E40 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E41 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E42 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E43 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E44 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E45 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E46 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E47 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E48 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E49 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E50 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E51 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E52 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E53 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E54 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E55 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E56 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E57 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E58 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E59 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E60 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
E61 <= E61.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst41
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst42
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst43
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst44
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst45
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst46
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst47
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst48
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst49
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst50
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst51
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst52
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst53
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst54
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst55
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst56
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst57
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst58
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst59
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst20
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst21
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst22
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst23
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst24
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst25
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst26
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst27
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst28
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst29
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst30
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst31
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst32
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst33
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst34
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst35
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst36
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst37
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst38
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst39
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst1
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst2
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst3
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst4
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst5
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst6
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst7
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst8
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst9
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst10
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst11
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst12
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst13
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst14
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst15
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst16
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst17
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst18
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst19
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst60
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|RegisterBank:regBank|Register:inst61
CLK => B3[0]~reg0.CLK
CLK => B3[1]~reg0.CLK
CLK => B3[2]~reg0.CLK
CLK => B3[3]~reg0.CLK
CLK => B3[4]~reg0.CLK
CLK => B3[5]~reg0.CLK
CLK => B3[6]~reg0.CLK
CLK => B3[7]~reg0.CLK
CLK => B3[8]~reg0.CLK
CLK => B3[9]~reg0.CLK
CLK => B3[10]~reg0.CLK
CLK => B3[11]~reg0.CLK
CLK => B3[12]~reg0.CLK
CLK => B3[13]~reg0.CLK
CLK => B3[14]~reg0.CLK
CLK => B3[15]~reg0.CLK
WE => B3[4]~reg0.ENA
WE => B3[3]~reg0.ENA
WE => B3[2]~reg0.ENA
WE => B3[1]~reg0.ENA
WE => B3[0]~reg0.ENA
WE => B3[5]~reg0.ENA
WE => B3[6]~reg0.ENA
WE => B3[7]~reg0.ENA
WE => B3[8]~reg0.ENA
WE => B3[9]~reg0.ENA
WE => B3[10]~reg0.ENA
WE => B3[11]~reg0.ENA
WE => B3[12]~reg0.ENA
WE => B3[13]~reg0.ENA
WE => B3[14]~reg0.ENA
WE => B3[15]~reg0.ENA
data_bus[0] => B3[0]~reg0.DATAIN
data_bus[1] => B3[1]~reg0.DATAIN
data_bus[2] => B3[2]~reg0.DATAIN
data_bus[3] => B3[3]~reg0.DATAIN
data_bus[4] => B3[4]~reg0.DATAIN
data_bus[5] => B3[5]~reg0.DATAIN
data_bus[6] => B3[6]~reg0.DATAIN
data_bus[7] => B3[7]~reg0.DATAIN
data_bus[8] => B3[8]~reg0.DATAIN
data_bus[9] => B3[9]~reg0.DATAIN
data_bus[10] => B3[10]~reg0.DATAIN
data_bus[11] => B3[11]~reg0.DATAIN
data_bus[12] => B3[12]~reg0.DATAIN
data_bus[13] => B3[13]~reg0.DATAIN
data_bus[14] => B3[14]~reg0.DATAIN
data_bus[15] => B3[15]~reg0.DATAIN
B3[0] <= B3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[1] <= B3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[2] <= B3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[3] <= B3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[4] <= B3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[5] <= B3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[6] <= B3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[7] <= B3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[8] <= B3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[9] <= B3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[10] <= B3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[11] <= B3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[12] <= B3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[13] <= B3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[14] <= B3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B3[15] <= B3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DATA_BLOCK:data_b
DATA_out[0] <= DATA_RAM:inst.q[0]
DATA_out[1] <= DATA_RAM:inst.q[1]
DATA_out[2] <= DATA_RAM:inst.q[2]
DATA_out[3] <= DATA_RAM:inst.q[3]
DATA_out[4] <= DATA_RAM:inst.q[4]
DATA_out[5] <= DATA_RAM:inst.q[5]
DATA_out[6] <= DATA_RAM:inst.q[6]
DATA_out[7] <= DATA_RAM:inst.q[7]
DATA_out[8] <= DATA_RAM:inst.q[8]
DATA_out[9] <= DATA_RAM:inst.q[9]
DATA_out[10] <= DATA_RAM:inst.q[10]
DATA_out[11] <= DATA_RAM:inst.q[11]
DATA_out[12] <= DATA_RAM:inst.q[12]
DATA_out[13] <= DATA_RAM:inst.q[13]
DATA_out[14] <= DATA_RAM:inst.q[14]
DATA_out[15] <= DATA_RAM:inst.q[15]
CLK => DATA_RAM:inst.clock
MW_in => DATA_RAM:inst.wren
MW_in => inst2.IN1
MR_in => inst2.IN0
DAdd_in[0] => DATA_MUX:inst1.DAdd_in[0]
DAdd_in[1] => DATA_MUX:inst1.DAdd_in[1]
DAdd_in[2] => DATA_MUX:inst1.DAdd_in[2]
DAdd_in[3] => DATA_MUX:inst1.DAdd_in[3]
DAdd_in[4] => DATA_MUX:inst1.DAdd_in[4]
DAdd_in[5] => DATA_MUX:inst1.DAdd_in[5]
DAdd_in[6] => DATA_MUX:inst1.DAdd_in[6]
DAdd_in[7] => DATA_MUX:inst1.DAdd_in[7]
DAdd_in[8] => DATA_MUX:inst1.DAdd_in[8]
DAdd_in[9] => DATA_MUX:inst1.DAdd_in[9]
DAdd_in[10] => DATA_MUX:inst1.DAdd_in[10]
DAdd_in[11] => DATA_MUX:inst1.DAdd_in[11]
DAdd_in[12] => DATA_MUX:inst1.DAdd_in[12]
DAdd_in[13] => DATA_MUX:inst1.DAdd_in[13]
DAdd_in[14] => DATA_MUX:inst1.DAdd_in[14]
DAdd_in[15] => DATA_MUX:inst1.DAdd_in[15]
DATA_in[0] => DATA_RAM:inst.data[0]
DATA_in[1] => DATA_RAM:inst.data[1]
DATA_in[2] => DATA_RAM:inst.data[2]
DATA_in[3] => DATA_RAM:inst.data[3]
DATA_in[4] => DATA_RAM:inst.data[4]
DATA_in[5] => DATA_RAM:inst.data[5]
DATA_in[6] => DATA_RAM:inst.data[6]
DATA_in[7] => DATA_RAM:inst.data[7]
DATA_in[8] => DATA_RAM:inst.data[8]
DATA_in[9] => DATA_RAM:inst.data[9]
DATA_in[10] => DATA_RAM:inst.data[10]
DATA_in[11] => DATA_RAM:inst.data[11]
DATA_in[12] => DATA_RAM:inst.data[12]
DATA_in[13] => DATA_RAM:inst.data[13]
DATA_in[14] => DATA_RAM:inst.data[14]
DATA_in[15] => DATA_RAM:inst.data[15]


|CPU|DATA_BLOCK:data_b|DATA_RAM:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component
wren_a => altsyncram_2jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_2jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_2jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_2jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_2jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_2jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_2jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_2jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_2jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_2jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_2jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_2jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_2jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_2jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_2jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_2jf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_2jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_2jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_2jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_2jf1:auto_generated.address_a[9]
address_a[10] => altsyncram_2jf1:auto_generated.address_a[10]
address_a[11] => altsyncram_2jf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2jf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|DATA_BLOCK:data_b|DATA_RAM:inst|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|CPU|DATA_BLOCK:data_b|DATA_MUX:inst1
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
SELECT => DAdd_out.OUTPUTSELECT
DAdd_in[0] => DAdd_out.DATAB
DAdd_in[1] => DAdd_out.DATAB
DAdd_in[2] => DAdd_out.DATAB
DAdd_in[3] => DAdd_out.DATAB
DAdd_in[4] => DAdd_out.DATAB
DAdd_in[5] => DAdd_out.DATAB
DAdd_in[6] => DAdd_out.DATAB
DAdd_in[7] => DAdd_out.DATAB
DAdd_in[8] => DAdd_out.DATAB
DAdd_in[9] => DAdd_out.DATAB
DAdd_in[10] => DAdd_out.DATAB
DAdd_in[11] => DAdd_out.DATAB
DAdd_in[12] => DAdd_out.DATAB
DAdd_in[13] => DAdd_out.DATAB
DAdd_in[14] => DAdd_out.DATAB
DAdd_in[15] => DAdd_out.DATAB
DAdd_out[0] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[1] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[2] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[3] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[4] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[5] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[6] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[7] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[8] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[9] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[10] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[11] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[12] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[13] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[14] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE
DAdd_out[15] <= DAdd_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|TOS_MUX:tos_mux_b
IAdd_in[0] => IAdd_out.DATAA
IAdd_in[1] => IAdd_out.DATAA
IAdd_in[2] => IAdd_out.DATAA
IAdd_in[3] => IAdd_out.DATAA
IAdd_in[4] => IAdd_out.DATAA
IAdd_in[5] => IAdd_out.DATAA
IAdd_in[6] => IAdd_out.DATAA
IAdd_in[7] => IAdd_out.DATAA
IAdd_in[8] => IAdd_out.DATAA
IAdd_in[9] => IAdd_out.DATAA
IAdd_in[10] => IAdd_out.DATAA
IAdd_in[11] => IAdd_out.DATAA
IAdd_in[12] => IAdd_out.DATAA
IAdd_in[13] => IAdd_out.DATAA
IAdd_in[14] => IAdd_out.DATAA
IAdd_in[15] => IAdd_out.DATAA
TOS[0] => IAdd_out.DATAB
TOS[1] => IAdd_out.DATAB
TOS[2] => IAdd_out.DATAB
TOS[3] => IAdd_out.DATAB
TOS[4] => IAdd_out.DATAB
TOS[5] => IAdd_out.DATAB
TOS[6] => IAdd_out.DATAB
TOS[7] => IAdd_out.DATAB
TOS[8] => IAdd_out.DATAB
TOS[9] => IAdd_out.DATAB
TOS[10] => IAdd_out.DATAB
TOS[11] => IAdd_out.DATAB
TOS[12] => IAdd_out.DATAB
TOS[13] => IAdd_out.DATAB
TOS[14] => IAdd_out.DATAB
TOS[15] => IAdd_out.DATAB
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
PULL => IAdd_out.OUTPUTSELECT
IAdd_out[0] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[1] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[2] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[3] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[4] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[5] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[6] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[7] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[8] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[9] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[10] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[11] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[12] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[13] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[14] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE
IAdd_out[15] <= IAdd_out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|StackBlock:stackb
TOS[0] <= Stack_memory:inst.q[0]
TOS[1] <= Stack_memory:inst.q[1]
TOS[2] <= Stack_memory:inst.q[2]
TOS[3] <= Stack_memory:inst.q[3]
TOS[4] <= Stack_memory:inst.q[4]
TOS[5] <= Stack_memory:inst.q[5]
TOS[6] <= Stack_memory:inst.q[6]
TOS[7] <= Stack_memory:inst.q[7]
TOS[8] <= Stack_memory:inst.q[8]
TOS[9] <= Stack_memory:inst.q[9]
TOS[10] <= Stack_memory:inst.q[10]
TOS[11] <= Stack_memory:inst.q[11]
TOS[12] <= Stack_memory:inst.q[12]
TOS[13] <= Stack_memory:inst.q[13]
TOS[14] <= Stack_memory:inst.q[14]
TOS[15] <= Stack_memory:inst.q[15]
CLOCK_signal => Stack_memory:inst.clock
CLOCK_signal => FF_WE_stack:inst2.CLK
CLOCK_signal => count_stack:inst1.CLK
CLOCK_signal => FF_stack:inst3.CLK
PUSH_signal => FF_WE_stack:inst2.push
PUSH_signal => count_stack:inst1.CU
RESET => count_stack:inst1.RS
PULL_signal => count_stack:inst1.CD
PC_in[0] => inc_stack:inst4.PC_in[0]
PC_in[1] => inc_stack:inst4.PC_in[1]
PC_in[2] => inc_stack:inst4.PC_in[2]
PC_in[3] => inc_stack:inst4.PC_in[3]
PC_in[4] => inc_stack:inst4.PC_in[4]
PC_in[5] => inc_stack:inst4.PC_in[5]
PC_in[6] => inc_stack:inst4.PC_in[6]
PC_in[7] => inc_stack:inst4.PC_in[7]
PC_in[8] => inc_stack:inst4.PC_in[8]
PC_in[9] => inc_stack:inst4.PC_in[9]
PC_in[10] => inc_stack:inst4.PC_in[10]
PC_in[11] => inc_stack:inst4.PC_in[11]
PC_in[12] => inc_stack:inst4.PC_in[12]
PC_in[13] => inc_stack:inst4.PC_in[13]
PC_in[14] => inc_stack:inst4.PC_in[14]
PC_in[15] => inc_stack:inst4.PC_in[15]


|CPU|StackBlock:stackb|Stack_memory:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component
wren_a => altsyncram_r4g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r4g1:auto_generated.data_a[0]
data_a[1] => altsyncram_r4g1:auto_generated.data_a[1]
data_a[2] => altsyncram_r4g1:auto_generated.data_a[2]
data_a[3] => altsyncram_r4g1:auto_generated.data_a[3]
data_a[4] => altsyncram_r4g1:auto_generated.data_a[4]
data_a[5] => altsyncram_r4g1:auto_generated.data_a[5]
data_a[6] => altsyncram_r4g1:auto_generated.data_a[6]
data_a[7] => altsyncram_r4g1:auto_generated.data_a[7]
data_a[8] => altsyncram_r4g1:auto_generated.data_a[8]
data_a[9] => altsyncram_r4g1:auto_generated.data_a[9]
data_a[10] => altsyncram_r4g1:auto_generated.data_a[10]
data_a[11] => altsyncram_r4g1:auto_generated.data_a[11]
data_a[12] => altsyncram_r4g1:auto_generated.data_a[12]
data_a[13] => altsyncram_r4g1:auto_generated.data_a[13]
data_a[14] => altsyncram_r4g1:auto_generated.data_a[14]
data_a[15] => altsyncram_r4g1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_r4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_r4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_r4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_r4g1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r4g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r4g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r4g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r4g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r4g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r4g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r4g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r4g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r4g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_r4g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_r4g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_r4g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_r4g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_r4g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_r4g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_r4g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|StackBlock:stackb|Stack_memory:inst|altsyncram:altsyncram_component|altsyncram_r4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|CPU|StackBlock:stackb|FF_WE_stack:inst2
CLK => wren~reg0.CLK
push => wren~reg0.DATAIN
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|StackBlock:stackb|count_stack:inst1
RS => add.OUTPUTSELECT
RS => add.OUTPUTSELECT
RS => add.OUTPUTSELECT
RS => add.OUTPUTSELECT
RS => add.OUTPUTSELECT
CLK => add[0]~reg0.CLK
CLK => add[1]~reg0.CLK
CLK => add[2]~reg0.CLK
CLK => add[3]~reg0.CLK
CLK => add[4]~reg0.CLK
CU => add.OUTPUTSELECT
CU => add.OUTPUTSELECT
CU => add.OUTPUTSELECT
CU => add.OUTPUTSELECT
CU => add.OUTPUTSELECT
CD => add.OUTPUTSELECT
CD => add.OUTPUTSELECT
CD => add.OUTPUTSELECT
CD => add.OUTPUTSELECT
CD => add.OUTPUTSELECT
add[0] <= add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
add[1] <= add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
add[2] <= add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
add[3] <= add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
add[4] <= add[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|StackBlock:stackb|FF_stack:inst3
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
CLK => data_out[0]~reg0.CLK
CLK => data_out[1]~reg0.CLK
CLK => data_out[2]~reg0.CLK
CLK => data_out[3]~reg0.CLK
CLK => data_out[4]~reg0.CLK
CLK => data_out[5]~reg0.CLK
CLK => data_out[6]~reg0.CLK
CLK => data_out[7]~reg0.CLK
CLK => data_out[8]~reg0.CLK
CLK => data_out[9]~reg0.CLK
CLK => data_out[10]~reg0.CLK
CLK => data_out[11]~reg0.CLK
CLK => data_out[12]~reg0.CLK
CLK => data_out[13]~reg0.CLK
CLK => data_out[14]~reg0.CLK
CLK => data_out[15]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|StackBlock:stackb|inc_stack:inst4
PC_in[0] => Add0.IN32
PC_in[1] => Add0.IN31
PC_in[2] => Add0.IN30
PC_in[3] => Add0.IN29
PC_in[4] => Add0.IN28
PC_in[5] => Add0.IN27
PC_in[6] => Add0.IN26
PC_in[7] => Add0.IN25
PC_in[8] => Add0.IN24
PC_in[9] => Add0.IN23
PC_in[10] => Add0.IN22
PC_in[11] => Add0.IN21
PC_in[12] => Add0.IN20
PC_in[13] => Add0.IN19
PC_in[14] => Add0.IN18
PC_in[15] => Add0.IN17
PC_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|INSTRUCTION_ROM:inst_rom_b
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a


|CPU|INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sfb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sfb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sfb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sfb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sfb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sfb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sfb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sfb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sfb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sfb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sfb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sfb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sfb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sfb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sfb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sfb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sfb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sfb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sfb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_sfb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_sfb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_sfb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_sfb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_sfb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_sfb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_sfb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_sfb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_sfb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_sfb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_sfb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_sfb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_sfb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_sfb1:auto_generated.q_a[19]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|INSTRUCTION_ROM:inst_rom_b|altsyncram:altsyncram_component|altsyncram_sfb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT


