timestamp 1530469471
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use x2_latch x2_latch_0 -1 0 1119 0 1 416
use XM4_latch XM4_latch_0 -1 0 957 0 1 -416
use XM3_latch XM3_latch_0 1 0 -957 0 1 -416
use x3_latch x3_latch_0 1 0 795 0 1 416
use x1_latch x1_latch_0 1 0 -1119 0 1 416
use x4_latch x4_latch_0 1 0 -2395 0 1 416
port "vss" 3 -1895 -757 -1830 -681 m2
port "vdd" 5 -1895 681 -1830 757 m2
port "R" 12 1905 -44 1945 44 m1
port "Qn" 10 -31 -240 31 -180 m1
port "S" 14 -1945 -44 -1905 44 m1
port "Q" 8 -31 420 31 506 m1
node "vss" 4 1090.74 -1895 -757 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283176 7604 0 0 0 0 0 0
node "vdd" 4 999.965 -1895 681 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283176 7604 0 0 0 0 0 0
node "m1_1056_n727#" 1 160.217 1056 -727 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18308 888 0 0 0 0 0 0 0 0
node "R" 0 206.03 1905 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35464 982 0 0 0 0 0 0 0 0
node "m1_n1102_n727#" 1 160.217 -1102 -727 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18308 888 0 0 0 0 0 0 0 0
node "m1_266_n44#" 1 386.507 266 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98128 2284 0 0 0 0 0 0 0 0
node "m1_889_n283#" 1 344.54 889 -283 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86592 1900 14400 520 0 0 0 0 0 0
node "Qn" 1 270.756 -31 -240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52560 1692 14400 520 0 0 0 0 0 0
node "m1_n858_n506#" 1 385.862 -858 -506 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98128 2284 0 0 0 0 0 0 0 0
node "S" 0 206.03 -1945 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35464 982 0 0 0 0 0 0 0 0
node "m1_n1420_n90#" 1 344.54 -1420 -90 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86592 1900 14400 520 0 0 0 0 0 0
node "Q" 2 493.522 -31 420 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87280 2812 14400 520 0 0 0 0 0 0
node "w_638_60#" 1242 1487.46 638 60 nw 454256 2700 0 0 0 0 0 0 91872 2840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16560 812 0 0 0 0 0 0 0 0
node "w_n1276_60#" 1242 1487.46 -1276 60 nw 454256 2700 0 0 0 0 0 0 91872 2840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16560 812 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "R" "vss" 2.11531
cap "m1_889_n283#" "vss" 12.6423
cap "vdd" "m1_n1420_n90#" 9.85261
cap "m1_n858_n506#" "m1_266_n44#" 8.95033
cap "S" "m1_n1420_n90#" 40.2852
cap "m1_n858_n506#" "Q" 44.668
cap "m1_n858_n506#" "vss" 21.0347
cap "vdd" "m1_266_n44#" 4.32503
cap "R" "m1_889_n283#" 40.2852
cap "vdd" "vss" 112.736
cap "vdd" "Q" 54.1044
cap "vss" "S" 2.58375
cap "R" "vdd" 2.11531
cap "m1_889_n283#" "vdd" 9.85261
cap "w_n1276_60#" "m1_n1420_n90#" 76.6762
cap "vdd" "m1_n858_n506#" 4.61328
cap "w_638_60#" "m1_266_n44#" 17.4919
cap "w_638_60#" "vss" 18.8006
cap "w_638_60#" "Q" 23.9672
cap "w_n1276_60#" "vss" 18.8006
cap "Q" "w_n1276_60#" 25.8224
cap "vdd" "S" 2.58375
cap "m1_889_n283#" "w_638_60#" 76.6762
cap "Qn" "m1_266_n44#" 58.0826
cap "Qn" "vss" 12.2183
cap "Q" "Qn" 210.625
cap "m1_n858_n506#" "w_n1276_60#" 17.4919
cap "w_638_60#" "vdd" 103.606
cap "m1_n1102_n727#" "m1_n1420_n90#" 6.77655
cap "vdd" "w_n1276_60#" 103.698
cap "m1_889_n283#" "Qn" 9.66134
cap "m1_n858_n506#" "Qn" 50.4007
cap "m1_n1102_n727#" "vss" 25.0197
cap "vdd" "Qn" 6.69141
cap "m1_n858_n506#" "m1_n1102_n727#" 38.1416
cap "vdd" "m1_n1102_n727#" 0.295567
cap "m1_1056_n727#" "m1_266_n44#" 38.1416
cap "w_638_60#" "Qn" 2.44811
cap "m1_1056_n727#" "vss" 24.9359
cap "vss" "m1_n1420_n90#" 12.6423
cap "Q" "m1_n1420_n90#" 9.66134
cap "m1_889_n283#" "m1_1056_n727#" 6.77655
cap "m1_266_n44#" "vss" 21.3229
cap "Q" "m1_266_n44#" 34.0815
cap "Q" "vss" 7.23737
cap "vdd" "m1_1056_n727#" 0.295567
cap "m1_n858_n506#" "m1_n1420_n90#" 64.434
cap "m1_889_n283#" "m1_266_n44#" 64.434
cap "x2_latch_0/inv_in" "x4_latch_0/inv_out" 15.5018
cap "x2_latch_0/vdd" "x4_latch_0/inv_out" 94.6599
cap "x2_latch_0/vss" "x2_latch_0/inv_out" 21.9941
cap "x2_latch_0/vdd" "x4_latch_0/inv_in" 64.6401
cap "x2_latch_0/vdd" "x2_latch_0/vss" -20.4398
cap "x2_latch_0/inv_out" "x2_latch_0/inv_in" -5.0285
cap "x4_latch_0/inv_in" "x4_latch_0/inv_out" 50.7577
cap "x2_latch_0/vdd" "x2_latch_0/inv_out" 13.5584
cap "x2_latch_0/vss" "x4_latch_0/inv_out" 82.7985
cap "x2_latch_0/inv_out" "x4_latch_0/inv_out" 13.0121
cap "x2_latch_0/vss" "x4_latch_0/inv_in" 31.5745
cap "x4_latch_0/inv_in" "x2_latch_0/inv_out" 4.40798
cap "x4_latch_0/inv_in" "x2_latch_0/inv_out" 4.21264
cap "x2_latch_0/inv_in" "x2_latch_0/vdd" 254.536
cap "x2_latch_0/inv_out" "x4_latch_0/inv_out" 3.24228
cap "x2_latch_0/inv_in" "x3_latch_0/inv_in" 4.45409
cap "x4_latch_0/inv_out" "x2_latch_0/vss" 1.35919
cap "x3_latch_0/inv_in" "x2_latch_0/vdd" 0.219292
cap "x4_latch_0/inv_in" "x2_latch_0/inv_in" 0.0461158
cap "x3_latch_0/inv_out" "x2_latch_0/inv_out" 18.8359
cap "x4_latch_0/inv_in" "x2_latch_0/vdd" 0.219292
cap "x2_latch_0/inv_out" "x2_latch_0/vss" 73.8495
cap "x3_latch_0/inv_out" "x2_latch_0/vss" 1.35919
cap "x2_latch_0/inv_in" "x4_latch_0/inv_out" 18.8773
cap "x4_latch_0/inv_out" "x2_latch_0/vdd" 3.7099
cap "x2_latch_0/inv_out" "x2_latch_0/inv_in" 569.38
cap "x3_latch_0/inv_out" "x2_latch_0/inv_in" 4.92825
cap "x2_latch_0/inv_in" "x2_latch_0/vss" 109.633
cap "x2_latch_0/inv_out" "x2_latch_0/vdd" 87.7519
cap "x3_latch_0/inv_out" "x2_latch_0/vdd" 3.7099
cap "x2_latch_0/vss" "x2_latch_0/vdd" -38.3615
cap "x3_latch_0/inv_in" "x2_latch_0/inv_in" 4.21264
cap "x2_latch_0/vdd" "x2_latch_0/vss" -17.0132
cap "x2_latch_0/inv_out" "x3_latch_0/inv_out" 15.5018
cap "x3_latch_0/inv_out" "x2_latch_0/vss" 82.7985
cap "x3_latch_0/inv_in" "x2_latch_0/vdd" 64.8142
cap "x3_latch_0/inv_out" "x2_latch_0/inv_in" 11.3755
cap "x3_latch_0/inv_out" "x3_latch_0/inv_in" 50.7577
cap "x3_latch_0/inv_out" "x2_latch_0/vdd" 94.5547
cap "x2_latch_0/vss" "x2_latch_0/inv_in" -36.1747
cap "x3_latch_0/inv_in" "x2_latch_0/vss" 32.043
cap "x2_latch_0/vdd" "x2_latch_0/inv_in" -1.266
cap "x2_latch_0/vdd" "x4_latch_0/inv_in" 1.79457
cap "x2_latch_0/vdd" "x2_latch_0/inv_out" 0.295907
cap "x2_latch_0/vdd" "x4_latch_0/inv_out" 1.93841
cap "x2_latch_0/vss" "x2_latch_0/vdd" -10.1064
cap "x2_latch_0/vdd" "x2_latch_0/inv_out" 1.64297
cap "x2_latch_0/vdd" "x2_latch_0/vss" -21.9536
cap "x2_latch_0/vdd" "x2_latch_0/inv_in" 78.1602
cap "x2_latch_0/vdd" "x3_latch_0/inv_out" 1.93841
cap "x2_latch_0/vdd" "x2_latch_0/vss" -8.03491
cap "x2_latch_0/vdd" "x3_latch_0/inv_in" 2.08897
cap "x2_latch_0/vdd" "x2_latch_0/inv_in" 0.248116
merge "x1_latch_0/inv_out" "XM4_latch_0/D" -1109.89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23692 -1160 0 -360 0 0 0 0 0 0
merge "XM4_latch_0/D" "x2_latch_0/inv_in"
merge "x2_latch_0/inv_in" "m1_266_n44#"
merge "m1_266_n44#" "Q"
merge "x1_latch_0/inv_in" "XM3_latch_0/D" -844.678 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23737 -1190 0 -360 0 0 0 0 0 0
merge "XM3_latch_0/D" "m1_n858_n506#"
merge "m1_n858_n506#" "x2_latch_0/inv_out"
merge "x2_latch_0/inv_out" "Qn"
merge "x3_latch_0/VSUBS" "x3_latch_0/vss" -1415.44 0 0 0 0 0 0 0 0 0 0 0 -1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20240 -1248 -181868 -5394 0 0 0 0 0 0
merge "x3_latch_0/vss" "x4_latch_0/VSUBS"
merge "x4_latch_0/VSUBS" "XM4_latch_0/S"
merge "XM4_latch_0/S" "m1_1056_n727#"
merge "m1_1056_n727#" "x4_latch_0/vss"
merge "x4_latch_0/vss" "x1_latch_0/VSUBS"
merge "x1_latch_0/VSUBS" "x1_latch_0/vss"
merge "x1_latch_0/vss" "XM3_latch_0/a_n319_252#"
merge "XM3_latch_0/a_n319_252#" "XM4_latch_0/a_n319_252#"
merge "XM4_latch_0/a_n319_252#" "x2_latch_0/XM1_x2_latch_0/a_n318_252#"
merge "x2_latch_0/XM1_x2_latch_0/a_n318_252#" "x2_latch_0/vss"
merge "x2_latch_0/vss" "vss"
merge "vss" "XM3_latch_0/a_n319_n324#"
merge "XM3_latch_0/a_n319_n324#" "XM3_latch_0/S"
merge "XM3_latch_0/S" "m1_n1102_n727#"
merge "m1_n1102_n727#" "XM4_latch_0/a_n319_n324#"
merge "XM4_latch_0/a_n319_n324#" "x2_latch_0/VSUBS"
merge "x2_latch_0/VSUBS" "VSUBS"
merge "x4_latch_0/inv_out" "XM3_latch_0/G" -392.232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6256 -364 0 -360 0 0 0 0 0 0
merge "XM3_latch_0/G" "m1_n1420_n90#"
merge "x3_latch_0/vdd" "x4_latch_0/vdd" -1136.75 0 -7120 0 0 0 0 0 0 0 -1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -184756 -5470 0 0 0 0 0 0
merge "x4_latch_0/vdd" "x1_latch_0/vdd"
merge "x1_latch_0/vdd" "w_n1276_60#"
merge "w_n1276_60#" "x2_latch_0/vdd"
merge "x2_latch_0/vdd" "vdd"
merge "vdd" "w_638_60#"
merge "x3_latch_0/inv_in" "R" -220.265 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9328 -388 0 0 0 0 0 0 0 0
merge "x4_latch_0/inv_in" "S" -220.265 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9328 -388 0 0 0 0 0 0 0 0
merge "x3_latch_0/inv_out" "XM4_latch_0/G" -392.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6256 -364 0 -360 0 0 0 0 0 0
merge "XM4_latch_0/G" "m1_889_n283#"
