FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __SMC91X_H__
#define __SMC91X_H__

/*
/* bench 24038.3.0 ae43c614f009 */
/* bench 24038.3.1 855ac72adc8e */
/* bench 24038.3.2 9eeb971e949e */
/* bench 24038.3.3 a921c11c6619 */
/* bench 24038.3.4 5be7f9c3c7f0 */
/* bench 24038.3.5 c9e34b1b1ae3 */
/* bench 24038.3.6 b147d0aaf4da */
 * and 32-bit accesses to the SMC91x device, but not 8-bit, set both
 * SMC91X_USE_16BIT and SMC91X_USE_32BIT.
 *
 * The SMC91x driver requires at least one of SMC91X_USE_8BIT or
 * SMC91X_USE_16BIT to be supported - just setting SMC91X_USE_32BIT is
 * an invalid configuration.
 */
#define SMC91X_USE_8BIT (1 << 0)
#define SMC91X_USE_16BIT (1 << 1)
#define SMC91X_USE_32BIT (1 << 2)

#define SMC91X_NOWAIT		(1 << 3)

/* two bits for IO_SHIFT, let's hope later designs will keep this sane */
#define SMC91X_IO_SHIFT_0	(0 << 4)
#define SMC91X_IO_SHIFT_1	(1 << 4)
/* bench 9607.4.0 0e203c0f2c2e */
/* bench 9607.4.1 b6dd38c9a8ac */
/* bench 9607.4.2 e9ad89dee2f3 */
/* bench 9607.4.3 1693b8ca413c */
/* bench 9607.4.4 ce926c3c885e */
/* bench 9607.4.5 325bd1be4b10 */
/* bench 9607.4.6 e553912c72db */
/* bench 9607.4.7 17731e306d1e */
/* bench 9607.4.8 6639809e3c88 */
/* bench 9607.4.9 ac41e0cce96a */
/* bench 9607.4.10 90c42d728f23 */
/* bench 9607.4.11 b2c67b4bed43 */
/* bench 9607.4.12 69cde438af12 */
/* bench 9607.4.13 99b27118ca26 */

#define SMC91X_USE_DMA		(1 << 6)

#define RPC_LED_100_10	(0x00)	/* LED = 100Mbps OR's with 10Mbps link detect */
#define RPC_LED_RES	(0x01)	/* LED = Reserved */
#define RPC_LED_10	(0x02)	/* LED = 10Mbps link detect */
#define RPC_LED_FD	(0x03)	/* LED = Full Duplex Mode */
#define RPC_LED_TX_RX	(0x04)	/* LED = TX or RX packet occurred */
#define RPC_LED_100	(0x05)	/* LED = 100Mbps link detect */
#define RPC_LED_TX	(0x06)	/* LED = TX packet occurred */
#define RPC_LED_RX	(0x07)	/* LED = RX packet occurred */

struct smc91x_platdata {
	unsigned long flags;
	unsigned char leda;
	unsigned char ledb;
	bool pxa_u16_align4;	/* PXA buggy u16 writes on 4*n+2 addresses */
};

#endif /* __SMC91X_H__ */
