-- generated by newgenasym Thu Sep 27 19:27:03 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adum3471 is
    port (    
	FB:        IN     STD_LOGIC;    
	GND1_1:    IN     STD_LOGIC;    
	GND1_2:    IN     STD_LOGIC;    
	GND2_1:    IN     STD_LOGIC;    
	GND2_2:    IN     STD_LOGIC;    
	OC:        IN     STD_LOGIC;    
	VDD1:      IN     STD_LOGIC;    
	VDD2:      IN     STD_LOGIC;    
	VDDA:      IN     STD_LOGIC;    
	VIA:       IN     STD_LOGIC;    
	VIB:       IN     STD_LOGIC;    
	VIC:       IN     STD_LOGIC;    
	VID:       IN     STD_LOGIC;    
	VOA:       OUT    STD_LOGIC;    
	VOB:       OUT    STD_LOGIC;    
	VOC:       OUT    STD_LOGIC;    
	VOD:       OUT    STD_LOGIC;    
	VREG:      IN     STD_LOGIC;    
	X1:        OUT    STD_LOGIC;    
	X2:        OUT    STD_LOGIC);
end adum3471;
