<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n9\impl\gwsynthesis\a2n9.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n9\hdl\a2n9.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n9\hdl\a2n9.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Mar 02 11:02:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9590</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4708</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>62.333(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>52.389(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.476</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.643</td>
</tr>
<tr>
<td>2</td>
<td>2.681</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.437</td>
</tr>
<tr>
<td>3</td>
<td>2.681</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.437</td>
</tr>
<tr>
<td>4</td>
<td>3.022</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.453</td>
</tr>
<tr>
<td>5</td>
<td>3.102</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.017</td>
</tr>
<tr>
<td>6</td>
<td>3.205</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/irq_flags_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.270</td>
</tr>
<tr>
<td>7</td>
<td>3.208</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.911</td>
</tr>
<tr>
<td>8</td>
<td>3.713</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.406</td>
</tr>
<tr>
<td>9</td>
<td>3.794</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.325</td>
</tr>
<tr>
<td>10</td>
<td>3.916</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.202</td>
</tr>
<tr>
<td>11</td>
<td>3.996</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.123</td>
</tr>
<tr>
<td>12</td>
<td>4.035</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.083</td>
</tr>
<tr>
<td>13</td>
<td>4.102</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.016</td>
</tr>
<tr>
<td>14</td>
<td>4.211</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.907</td>
</tr>
<tr>
<td>15</td>
<td>4.215</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_10_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.903</td>
</tr>
<tr>
<td>16</td>
<td>4.266</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_left/irq_flags_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.209</td>
</tr>
<tr>
<td>17</td>
<td>4.287</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_11_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.832</td>
</tr>
<tr>
<td>18</td>
<td>4.325</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.150</td>
</tr>
<tr>
<td>19</td>
<td>4.329</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_9_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.790</td>
</tr>
<tr>
<td>20</td>
<td>4.338</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.781</td>
</tr>
<tr>
<td>21</td>
<td>4.350</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_left/irq_flags_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.768</td>
</tr>
<tr>
<td>22</td>
<td>4.354</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.122</td>
</tr>
<tr>
<td>23</td>
<td>4.423</td>
<td>apple_bus/addr_r_8_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.695</td>
</tr>
<tr>
<td>24</td>
<td>4.443</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.675</td>
</tr>
<tr>
<td>25</td>
<td>4.448</td>
<td>cdc_phi1/fifo_2_s1/Q</td>
<td>mockingboard/m6522_right/timer_a_count_8_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.671</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.488</td>
<td>apple_bus/data_r_6_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.515</td>
<td>apple_bus/addr_r_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADA[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>3</td>
<td>0.520</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>apple_bus/addr_r_3_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>5</td>
<td>0.530</td>
<td>apple_bus/addr_r_10_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADA[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>6</td>
<td>0.700</td>
<td>apple_video/video_address_o_6_s0/Q</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.890</td>
</tr>
<tr>
<td>7</td>
<td>0.701</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.891</td>
</tr>
<tr>
<td>8</td>
<td>0.703</td>
<td>apple_video/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>mockingboard/psg_right/noise_div_s2/Q</td>
<td>mockingboard/psg_right/noise_div_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>mockingboard/psg_right/env_hold_s0/Q</td>
<td>mockingboard/psg_right/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/Q</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>mockingboard/psg_right/cnt_div_3_s0/Q</td>
<td>mockingboard/psg_right/cnt_div_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0/Q</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>mockingboard/m6522_right/irq_mask_4_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>mockingboard/m6522_right/irq_mask_5_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>mockingboard/psg_left/noise_div_s2/Q</td>
<td>mockingboard/psg_left/noise_div_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1/Q</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>mockingboard/psg_left/env_hold_s0/Q</td>
<td>mockingboard/psg_left/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2/Q</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/data_r_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>mockingboard/m6522_right/pio_i.prb_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>mockingboard/m6522_right/pio_i.prb_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.212</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>14.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>14.855</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>mockingboard/m6522_right/n767_s0/I3</td>
</tr>
<tr>
<td>15.887</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s0/F</td>
</tr>
<tr>
<td>15.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.544, 29.049%; route: 10.640, 68.021%; tC2Q: 0.458, 2.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.212</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>14.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>mockingboard/m6522_right/n773_s0/I3</td>
</tr>
<tr>
<td>15.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n773_s0/F</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[0][B]</td>
<td>mockingboard/m6522_right/timer_a_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.334, 28.075%; route: 10.645, 68.956%; tC2Q: 0.458, 2.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.212</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>14.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>14.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td>mockingboard/m6522_right/n772_s0/I3</td>
</tr>
<tr>
<td>15.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n772_s0/F</td>
</tr>
<tr>
<td>15.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_2_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.334, 28.075%; route: 10.645, 68.956%; tC2Q: 0.458, 2.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>8.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>mockingboard/m6522_right/n199_s29/I2</td>
</tr>
<tr>
<td>10.138</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n199_s29/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>mockingboard/m6522_right/n199_s28/I2</td>
</tr>
<tr>
<td>12.228</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n199_s28/F</td>
</tr>
<tr>
<td>13.693</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_6_s4/I2</td>
</tr>
<tr>
<td>14.495</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_6_s4/F</td>
</tr>
<tr>
<td>15.697</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>18.719</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.250, 14.560%; route: 12.745, 82.474%; tC2Q: 0.458, 2.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.212</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>14.014</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>14.439</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>mockingboard/m6522_right/n769_s0/I3</td>
</tr>
<tr>
<td>15.261</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n769_s0/F</td>
</tr>
<tr>
<td>15.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.314, 28.728%; route: 10.244, 68.220%; tC2Q: 0.458, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>10.939</td>
<td>2.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>mockingboard/m6522_left/irq_flags_5_s5/I3</td>
</tr>
<tr>
<td>12.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_5_s5/F</td>
</tr>
<tr>
<td>14.152</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_5_s4/I1</td>
</tr>
<tr>
<td>15.178</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_5_s4/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_5_s1/CLK</td>
</tr>
<tr>
<td>18.719</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.751, 18.015%; route: 12.061, 78.983%; tC2Q: 0.458, 3.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.212</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>14.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>14.056</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>mockingboard/m6522_right/n770_s0/I3</td>
</tr>
<tr>
<td>15.155</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n770_s0/F</td>
</tr>
<tr>
<td>15.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 30.924%; route: 9.842, 66.002%; tC2Q: 0.458, 3.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>9.316</td>
<td>8.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>mockingboard/m6522_right/n199_s29/I2</td>
</tr>
<tr>
<td>10.138</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n199_s29/F</td>
</tr>
<tr>
<td>11.602</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>mockingboard/m6522_right/n199_s28/I2</td>
</tr>
<tr>
<td>12.228</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n199_s28/F</td>
</tr>
<tr>
<td>14.650</td>
<td>2.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>mockingboard/m6522_right/irq_flags_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 10.052%; route: 12.499, 86.767%; tC2Q: 0.458, 3.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>5.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>apple_memory/n895_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n895_s2/F</td>
</tr>
<tr>
<td>8.998</td>
<td>2.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>mockingboard/m6522_left/write_t1c_h_s4/I0</td>
</tr>
<tr>
<td>10.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s4/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>mockingboard/m6522_left/n767_s3/I1</td>
</tr>
<tr>
<td>12.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n767_s3/F</td>
</tr>
<tr>
<td>13.537</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>mockingboard/m6522_left/n773_s0/I3</td>
</tr>
<tr>
<td>14.569</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n773_s0/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>mockingboard/m6522_left/timer_a_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 26.919%; route: 10.010, 69.882%; tC2Q: 0.458, 3.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>5.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>apple_memory/n895_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n895_s2/F</td>
</tr>
<tr>
<td>8.998</td>
<td>2.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>mockingboard/m6522_left/write_t1c_h_s4/I0</td>
</tr>
<tr>
<td>10.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s4/F</td>
</tr>
<tr>
<td>11.093</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>mockingboard/m6522_left/n774_s5/I0</td>
</tr>
<tr>
<td>12.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n774_s5/F</td>
</tr>
<tr>
<td>13.965</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>mockingboard/m6522_left/n774_s3/S0</td>
</tr>
<tr>
<td>14.437</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n774_s3/O</td>
</tr>
<tr>
<td>14.446</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C16[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.296, 23.208%; route: 10.448, 73.565%; tC2Q: 0.458, 3.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>12.727</td>
<td>1.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>mockingboard/m6522_right/n774_s5/I0</td>
</tr>
<tr>
<td>13.549</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n774_s5/F</td>
</tr>
<tr>
<td>13.886</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>mockingboard/m6522_right/n774_s3/S0</td>
</tr>
<tr>
<td>14.358</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n774_s3/O</td>
</tr>
<tr>
<td>14.367</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>mockingboard/m6522_right/timer_a_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.984, 28.210%; route: 9.680, 68.545%; tC2Q: 0.458, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>4.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>mockingboard/m6522_left/n308_s4/I1</td>
</tr>
<tr>
<td>6.042</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n308_s4/F</td>
</tr>
<tr>
<td>8.178</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>mockingboard/m6522_left/write_t1c_h_s3/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s3/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I3</td>
</tr>
<tr>
<td>10.455</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>10.886</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>mockingboard/m6522_left/n938_s6/I1</td>
</tr>
<tr>
<td>11.918</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n938_s6/F</td>
</tr>
<tr>
<td>13.228</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>mockingboard/m6522_left/n941_s3/I3</td>
</tr>
<tr>
<td>14.327</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n941_s3/F</td>
</tr>
<tr>
<td>14.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.185, 29.716%; route: 9.440, 67.030%; tC2Q: 0.458, 3.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>4.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>mockingboard/m6522_left/n308_s4/I1</td>
</tr>
<tr>
<td>6.042</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n308_s4/F</td>
</tr>
<tr>
<td>8.178</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>mockingboard/m6522_left/write_t1c_h_s3/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s3/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I3</td>
</tr>
<tr>
<td>10.455</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>10.886</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>mockingboard/m6522_left/n938_s6/I1</td>
</tr>
<tr>
<td>11.918</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n938_s6/F</td>
</tr>
<tr>
<td>13.228</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>mockingboard/m6522_left/n940_s3/I3</td>
</tr>
<tr>
<td>14.260</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n940_s3/F</td>
</tr>
<tr>
<td>14.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.118, 29.380%; route: 9.440, 67.350%; tC2Q: 0.458, 3.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>5.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>apple_memory/n895_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n895_s2/F</td>
</tr>
<tr>
<td>8.998</td>
<td>2.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>mockingboard/m6522_left/write_t1c_h_s4/I0</td>
</tr>
<tr>
<td>10.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s4/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>mockingboard/m6522_left/n767_s3/I1</td>
</tr>
<tr>
<td>12.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n767_s3/F</td>
</tr>
<tr>
<td>13.525</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>mockingboard/m6522_left/n772_s0/I3</td>
</tr>
<tr>
<td>14.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n772_s0/F</td>
</tr>
<tr>
<td>14.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C15[0][B]</td>
<td>mockingboard/m6522_left/timer_a_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.450, 24.807%; route: 9.999, 71.897%; tC2Q: 0.458, 3.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.048</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>mockingboard/m6522_right/n764_s0/I2</td>
</tr>
<tr>
<td>14.147</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n764_s0/F</td>
</tr>
<tr>
<td>14.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_10_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 27.252%; route: 9.656, 69.451%; tC2Q: 0.458, 3.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.472</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>mockingboard/m6522_right/n200_s26/I3</td>
</tr>
<tr>
<td>10.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n200_s26/F</td>
</tr>
<tr>
<td>12.419</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>mockingboard/m6522_left/n200_s28/I2</td>
</tr>
<tr>
<td>13.045</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n200_s28/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>mockingboard/m6522_left/irq_flags_5_s4/I0</td>
</tr>
<tr>
<td>14.116</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/irq_flags_5_s4/F</td>
</tr>
<tr>
<td>14.453</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>mockingboard/m6522_left/irq_flags_5_s1/CLK</td>
</tr>
<tr>
<td>18.719</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>mockingboard/m6522_left/irq_flags_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.135, 22.064%; route: 10.616, 74.711%; tC2Q: 0.458, 3.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.044</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>mockingboard/m6522_right/n763_s0/I2</td>
</tr>
<tr>
<td>14.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n763_s0/F</td>
</tr>
<tr>
<td>14.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>mockingboard/m6522_right/timer_a_count_11_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>mockingboard/m6522_right/timer_a_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.722, 26.909%; route: 9.652, 69.778%; tC2Q: 0.458, 3.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>4.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>mockingboard/m6522_left/n308_s4/I1</td>
</tr>
<tr>
<td>6.042</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n308_s4/F</td>
</tr>
<tr>
<td>8.821</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>apple_memory/n901_s2/I2</td>
</tr>
<tr>
<td>9.623</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">apple_memory/n901_s2/F</td>
</tr>
<tr>
<td>10.042</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td>apple_memory/n901_s1/I2</td>
</tr>
<tr>
<td>11.141</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C23[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n901_s1/F</td>
</tr>
<tr>
<td>12.131</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>apple_memory/n903_s1/I3</td>
</tr>
<tr>
<td>13.192</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n903_s1/F</td>
</tr>
<tr>
<td>14.394</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s0/CLK</td>
</tr>
<tr>
<td>18.719</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24[2][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.588, 25.356%; route: 10.104, 71.405%; tC2Q: 0.458, 3.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>13.212</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>mockingboard/m6522_right/n765_s0/I2</td>
</tr>
<tr>
<td>14.034</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n765_s0/F</td>
</tr>
<tr>
<td>14.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>mockingboard/m6522_right/timer_a_count_9_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>mockingboard/m6522_right/timer_a_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 25.468%; route: 9.820, 71.209%; tC2Q: 0.458, 3.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>4.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>mockingboard/m6522_left/n308_s4/I1</td>
</tr>
<tr>
<td>6.042</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n308_s4/F</td>
</tr>
<tr>
<td>8.178</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>mockingboard/m6522_left/write_t1c_h_s3/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s3/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I3</td>
</tr>
<tr>
<td>10.455</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>10.886</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>mockingboard/m6522_left/n938_s6/I1</td>
</tr>
<tr>
<td>11.918</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n938_s6/F</td>
</tr>
<tr>
<td>13.399</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>mockingboard/m6522_left/n939_s3/I3</td>
</tr>
<tr>
<td>14.025</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n939_s3/F</td>
</tr>
<tr>
<td>14.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.712, 26.936%; route: 9.610, 69.738%; tC2Q: 0.458, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/irq_flags_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.472</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>mockingboard/m6522_right/n200_s26/I3</td>
</tr>
<tr>
<td>10.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n200_s26/F</td>
</tr>
<tr>
<td>12.419</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>mockingboard/m6522_left/n200_s28/I2</td>
</tr>
<tr>
<td>13.045</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n200_s28/F</td>
</tr>
<tr>
<td>14.012</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/irq_flags_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>mockingboard/m6522_left/irq_flags_5_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>mockingboard/m6522_left/irq_flags_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 15.064%; route: 11.236, 81.608%; tC2Q: 0.458, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>4.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>mockingboard/m6522_left/n308_s4/I1</td>
</tr>
<tr>
<td>6.042</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n308_s4/F</td>
</tr>
<tr>
<td>8.178</td>
<td>2.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>mockingboard/m6522_left/write_t1c_h_s3/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C19[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s3/F</td>
</tr>
<tr>
<td>9.653</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s2/I3</td>
</tr>
<tr>
<td>10.475</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s2/F</td>
</tr>
<tr>
<td>11.818</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/I3</td>
</tr>
<tr>
<td>12.844</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>14.366</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>18.719</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>mockingboard/m6522_left/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.100, 21.952%; route: 10.563, 74.802%; tC2Q: 0.458, 3.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>apple_bus/addr_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_8_s0/Q</td>
</tr>
<tr>
<td>3.642</td>
<td>2.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td>mockingboard/mb_rd_s1/I0</td>
</tr>
<tr>
<td>4.444</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/mb_rd_s1/F</td>
</tr>
<tr>
<td>4.864</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>mockingboard/mb_rd_s0/I3</td>
</tr>
<tr>
<td>5.490</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/mb_rd_s0/F</td>
</tr>
<tr>
<td>7.964</td>
<td>2.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>9.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>10.378</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>11.003</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>14</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>11.446</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>mockingboard/m6522_right/n938_s6/I1</td>
</tr>
<tr>
<td>12.268</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n938_s6/F</td>
</tr>
<tr>
<td>13.117</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>mockingboard/m6522_right/n940_s3/I3</td>
</tr>
<tr>
<td>13.939</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n940_s3/F</td>
</tr>
<tr>
<td>13.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.796, 35.020%; route: 8.441, 61.633%; tC2Q: 0.458, 3.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>81</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>5.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][B]</td>
<td>apple_memory/n895_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C22[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n895_s2/F</td>
</tr>
<tr>
<td>8.998</td>
<td>2.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][B]</td>
<td>mockingboard/m6522_left/write_t1c_h_s4/I0</td>
</tr>
<tr>
<td>10.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R20C19[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t1c_h_s4/F</td>
</tr>
<tr>
<td>10.956</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>mockingboard/m6522_left/n767_s3/I1</td>
</tr>
<tr>
<td>12.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n767_s3/F</td>
</tr>
<tr>
<td>12.887</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>mockingboard/m6522_left/n769_s0/I3</td>
</tr>
<tr>
<td>13.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n769_s0/F</td>
</tr>
<tr>
<td>13.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 28.196%; route: 9.361, 68.452%; tC2Q: 0.458, 3.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_phi1/fifo_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>cdc_phi1/fifo_2_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>56</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">cdc_phi1/fifo_2_s1/Q</td>
</tr>
<tr>
<td>7.525</td>
<td>6.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_reload_s4/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/tmr_a.timer_a_reload_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>mockingboard/m6522_right/n759_s4/I0</td>
</tr>
<tr>
<td>10.662</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s4/F</td>
</tr>
<tr>
<td>10.668</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>mockingboard/m6522_right/n759_s2/I1</td>
</tr>
<tr>
<td>11.700</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n759_s2/F</td>
</tr>
<tr>
<td>12.883</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>mockingboard/m6522_right/n766_s0/I2</td>
</tr>
<tr>
<td>13.915</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n766_s0/F</td>
</tr>
<tr>
<td>13.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_8_s1/CLK</td>
</tr>
<tr>
<td>18.362</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.722, 27.226%; route: 9.491, 69.422%; tC2Q: 0.458, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>apple_bus/data_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_6_s0/Q</td>
</tr>
<tr>
<td>0.759</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.271</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>apple_bus/addr_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_11_s0/Q</td>
</tr>
<tr>
<td>0.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 43.531%; tC2Q: 0.333, 56.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>42</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>0.791</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.271</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.001%; tC2Q: 0.333, 54.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>apple_bus/addr_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_3_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.468%; tC2Q: 0.333, 55.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>IOB41[B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_10_s0/Q</td>
</tr>
<tr>
<td>0.790</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.935%; tC2Q: 0.333, 55.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>apple_video/video_address_o_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_6_s0/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>0.375</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 62.558%; tC2Q: 0.333, 37.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>1.076</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_2_mem_2_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>0.375</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>apple_memory/text_vram/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 62.607%; tC2Q: 0.333, 37.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>apple_video/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>1.077</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.375</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 62.657%; tC2Q: 0.333, 37.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>835</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>mockingboard/psg_right/n919_s3/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n919_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>mockingboard/psg_right/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>mockingboard/psg_right/n1146_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1146_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>mockingboard/psg_right/tone_gen_cnt_tone_gen_cnt_RAMREG_1_G[11]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>mockingboard/psg_right/n1577_s4/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1577_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mockingboard/psg_right/n1164_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1164_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mockingboard/psg_right/n1298_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1298_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/tone_gen_op_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mockingboard/psg_right/tone_gen_op_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/cnt_div_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/cnt_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>mockingboard/psg_right/cnt_div_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>mockingboard/psg_right/n902_s1/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n902_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/cnt_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>mockingboard/psg_right/cnt_div_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>mockingboard/psg_right/cnt_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ser.bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>mockingboard/m6522_right/n1129_s1/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n1129_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ser.bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>mockingboard/m6522_right/ser.bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>mockingboard/m6522_right/n166_s0/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n166_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>mockingboard/m6522_right/n165_s0/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n165_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/irq_mask_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>mockingboard/m6522_right/n162_s0/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n162_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/irq_mask_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_5_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_5_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>mockingboard/m6522_right/n161_s0/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n161_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_5_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/noise_div_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/noise_div_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>mockingboard/psg_left/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/noise_div_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>mockingboard/psg_left/n919_s3/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n919_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/noise_div_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>mockingboard/psg_left/noise_div_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>mockingboard/psg_left/noise_div_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/noise_gen_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>mockingboard/psg_left/n944_s3/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n944_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/noise_gen_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[1][A]</td>
<td>mockingboard/psg_left/noise_gen_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>mockingboard/psg_left/n1577_s4/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1577_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_toggle_s2/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>mockingboard/m6522_left/n783_s6/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n783_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/tmr_a.timer_a_toggle_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>960</td>
<td>PLL_R</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>mockingboard/m6522_left/tmr_a.timer_a_toggle_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/addr_r_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/addr_r_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/data_r_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/data_r_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/data_r_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/SWITCHES_II_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/SWITCHES_II_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mockingboard/m6522_left/pio_i.ddra_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mockingboard/m6522_right/pio_i.prb_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mockingboard/m6522_right/pio_i.prb_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mockingboard/m6522_right/pio_i.prb_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mockingboard/m6522_right/pio_i.prb_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.522</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mockingboard/m6522_right/pio_i.prb_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mockingboard/m6522_right/pio_i.prb_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>960</td>
<td>clk_logic_w</td>
<td>2.476</td>
<td>0.262</td>
</tr>
<tr>
<td>835</td>
<td>clk_pixel_w</td>
<td>12.095</td>
<td>0.661</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>27.654</td>
<td>4.159</td>
</tr>
<tr>
<td>174</td>
<td>a2bus_if.addr[0]</td>
<td>5.426</td>
<td>7.999</td>
</tr>
<tr>
<td>128</td>
<td>n4087_5</td>
<td>25.249</td>
<td>2.468</td>
</tr>
<tr>
<td>115</td>
<td>pb_l_o[2]</td>
<td>10.810</td>
<td>3.286</td>
</tr>
<tr>
<td>115</td>
<td>pb_r_o[2]</td>
<td>10.865</td>
<td>3.942</td>
</tr>
<tr>
<td>109</td>
<td>a2bus_if.addr[1]</td>
<td>7.411</td>
<td>4.897</td>
</tr>
<tr>
<td>107</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>20.589</td>
<td>2.798</td>
</tr>
<tr>
<td>91</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>21.750</td>
<td>2.354</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C35</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C10</td>
<td>86.11%</td>
</tr>
<tr>
<td>R4C8</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C25</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R20C7</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C13</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
