<root><simulation><result_generated_time />2023-05-16 18:04:16<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 32768, 'I': 2880000, 'O': 5760000}<total_data_reuse />{'W': 22500, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />43/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 150), ('OY', 6), ('OY', 25)], [('K', 2)], [('C', 8), ('K', 2)]]<I />[[], [('OX', 150), ('OY', 6), ('OY', 25), ('K', 2)], [('C', 8), ('K', 2)]]<O />[[], [('OX', 150), ('OY', 6), ('OY', 25), ('K', 2), ('C', 8)], [('K', 2)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 22500, 1, 1], 'I': [64.0, 1.0, 2.0, 2.0], 'O': [16.0, 1, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 16384, 262144], 'I': [8, 2880000, 23040000], 'O': [8, 23040000, 46080000], 'O_partial': [8, 23040000, 0], 'O_final': [0, 0, 46080000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.09, 0.0], 'O': [0.02, 0.69, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.77, 0.0], 'I': [0.02, 0.77, 0.0], 'O': [0.02, 0.77, 0.0]}<effective_mem_size_bit />{'W': [8, 8192, 32768], 'I': [8, 2880000, 23040000], 'O': [8, 23040000, 23040000], 'O_partial': [8, 23040000, 0], 'O_final': [0, 0, 23040000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [16, 16, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[32768, 32768], [32768, 32768], [32768, 0]]<I />[[11520000, 11520000], [11520000, 5760000], [5760000, 0]]<O />[[(40320000, 46080000), (46080000, 40320000)], [(40320000, 46080000), (5760000, 0)], [(0, 5760000), (0, 0)]]<O_partial />[[(40320000, 46080000), (46080000, 40320000)], [(40320000, 46080000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (5760000, 0)], [(0, 5760000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4096, 4096], [512, 512], [128, 0]]<I />[[1440000, 1440000], [180000, 90000], [22500, 0]]<O />[[(5040000, 5760000), (5760000, 5040000)], [(630000, 720000), (90000, 0)], [(0, 22500), (0, 0)]]<O_partial />[([5040000, 5760000], [5760000, 5040000]), ([630000, 720000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [90000, 0]), ([0, 22500], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1611932870.1<mem_energy_breakdown><W />[2.9, 101.5, 170.5]<I />[1008.8, 27312.0, 29966.6]<O />[7566.3, 142694.9, 29966.6]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9915<utilization_without_data_loading />0.9993<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9915<mac_utilize_temporal_without_data_loading />0.9993</mac_array_utilization><latency><latency_cycle_with_data_loading />726154<latency_cycle_without_data_loading />720496<ideal_computing_cycle />720000<data_loading><load_cycle_total />5658<load_cycle_individual />{'W': [16, 32, 0], 'I': [1, 5625, 0]}<load_cycle_combined />{'W': 32, 'I': 5625}</data_loading><mem_stalling><mem_stall_cycle_total />496<mem_stall_cycle_individual />{'W': [[-719999], [-697500, -697004], [-674520, -674880]], 'I': [[-719999], [-719999, -719999], [-590625, -653910]], 'O': [[-720000], [-720000, 0], [-630000, -697500]]}<mem_stall_cycle_shared />{'W': [[-719999], [-697500, 496], [0, 0]], 'I': [[-719999], [-719999, 496], [0, 0]], 'O': [[-720000], [-720000, 0], [-630000, -697500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 16384, 262144], 'I': [8, 2880000, 23040000], 'O': [8, 23040000, 46080000], 'O_partial': [8, 23040000, 0], 'O_final': [0, 0, 46080000]}<data_size_each_level_total />{'W': [8192, 16384, 262144], 'I': [128, 2880000, 23040000], 'O': [512, 23040000, 46080000]}<loop_cycles_each_level />{'W': [22500, 45000, 720000], 'I': [1, 45000, 720000], 'O': [1, 360000, 720000]}<top_ir_loop_size />{'W': [22500, 1, 1], 'I': [1, 2, 2], 'O': [1, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [128.0, 64.0], [64.0, 32.0]], 'O': [[8.0, 8.0], [512.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 64.0]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [128.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [512.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [704.4, 576.4], [64.4, 64.0]], 'I': [[8.0, 8.0], [704.4, 576.4], [64.4, 64.0]], 'O': [[8.0, 8.0], [704.4, 576.4], [64.4, 64.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [22500, 22500, 32], [45000, 45000, 16]], 'I': [[1, 1, 720000], [1, 1, 720000], [45000, 45000, 16]], 'O': [[1, 1, 720000], [1, 1, 720000], [360000, 360000, 2]]}<trans_time_real />{'W': [[0, 1, 720000], [[0, 22500, 32], [16, 22500, 32]], [[32, 45000, 16], [8, 45000, 16]]], 'I': [[0, 1, 720000], [[0, 1, 720000], [0, 1, 720000]], [[5625, 45000, 16], [1406, 45000, 16]]], 'O': [[0, 1, 720000], [[0, 1, 720000], [1, 1, 720000]], [[45000, 360000, 2], [11250, 360000, 2]]]}<single_stall_cycle />{'W': [[-1], [-22500, -22484], [-44968, -44992]], 'I': [[-1], [-1, -1], [-39375, -43594]], 'O': [[-1], [-1, 0], [-315000, -348750]]}<single_stall_count />{'W': [719999, 31, 15], 'I': [719999, 719999, 15], 'O': [720000, 720000, 2]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [480, 0], 'I': [84375, 0], 'O': [90000, 0]}, 1: {'W': [496, 480], 'I': [0, 84375], 'O': [720000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-635145, -720000], [-630000, -720000]], 1: [[496, -635145], [0, -630000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>