ResetHalt

;Turn on RAMBAR1 at address 80000000
writecontrolreg 0x0C05 0x80000221

; Set VBR to the beginning of what will be SDRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x40000000

;Init CS0 - FLASH
writemem.l 0xFC008000 0x00000000;
writemem.l 0xFC008008 0x00001FA0;
writemem.l 0xFC008004 0x00FF0001;

;Init CS1 - MRAM
;writemem.l 0xFC00800C 0xC0000000;
;writemem.l 0xFC008014 0x00001FA0;
;writemem.l 0xFC008010 0x007F0001;

; Program PLL
writemem.l 0xFC0C0004 0x00007251
;Cpu clk =240Mhz using Ref clk 20 Mhz
writemem.l 0xFC0C0000 0x00000017

;Exit LIMP mode
writemem.w 0xFC0A0010 0x483D

;SDRAM Initialization
delay 100

writemem.l 0xFC0B8110 0x40000019  ; SDCS0
writemem.l 0xFC0B8008 0x43711630  ; SDCFG1
writemem.l 0xFC0B800C 0x56670000  ; SDCFG2

; Issue PALL
writemem.l 0xFC0B8004 0xE1092002  ; SDCR

; Perform two refresh cycles
writemem.l 0xFC0B8004 0xE1092004  ; SDCR
writemem.l 0xFC0B8004 0xE1092004  ; SDCR

; Write mode register
writemem.l 0xFC0B8000 0x00CD0000  ; SDMR

; Issue LEMR
writemem.l 0xFC0B8000 0x80010000  ; SDMR

; Issue PALL
writemem.l 0xFC0B8004 0xE1092002  ; SDCR

;Enable Auto Refresh and lock SDMR and enable DQS
writemem.l  0xFC0B8004 0x71002F00

; Wait a bit
delay 100