/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_davic_dma_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 7:52p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:11:46 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_davic_dma_ctrl.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 7:52p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DAVIC_DMA_CTRL_H__
#define BCHP_DAVIC_DMA_CTRL_H__

/***************************************************************************
 *DAVIC_DMA_CTRL - DMA Control Registers
 ***************************************************************************/
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG          0x02040800 /* Controller Configuration */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_LOW_THRESH 0x02040804 /* Flow Control Descriptor Low Threshold (Channel 1) */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_HIGH_THRESH 0x02040808 /* Flow Control Descriptor High Threshold (Channel 1) */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION 0x0204080c /* Flow Control Descriptor High Threshold (Channel 1) */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_LOW_THRESH 0x02040810 /* Flow Control Descriptor Low Threshold (Channel 3) */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_HIGH_THRESH 0x02040814 /* Flow Control Descriptor High Threshold (Channel 3) */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION 0x02040818 /* Flow Control Descriptor High Threshold (Channel 3) */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_RESET        0x0204081c /* Channel Reset */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG        0x02040820 /* Channel Debug Selection */

/***************************************************************************
 *CTRL_CONFIG - Controller Configuration
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: reserved0 [31:30] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_reserved0_MASK             0xc0000000
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_reserved0_SHIFT            30

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: flowctl_ch3 [29:29] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowctl_ch3_MASK           0x20000000
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowctl_ch3_SHIFT          29

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: flowctl_ch1 [28:28] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowctl_ch1_MASK           0x10000000
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowctl_ch1_SHIFT          28

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: num_chs [27:24] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_num_chs_MASK               0x0f000000
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_num_chs_SHIFT              24

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: reserved1 [23:03] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_reserved1_MASK             0x00fffff8
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_reserved1_SHIFT            3

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: flowc_ch3 [02:02] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowc_ch3_MASK             0x00000004
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowc_ch3_SHIFT            2

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: flowc_ch1 [01:01] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowc_ch1_MASK             0x00000002
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_flowc_ch1_SHIFT            1

/* DAVIC_DMA_CTRL :: CTRL_CONFIG :: iudma_en [00:00] */
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_iudma_en_MASK              0x00000001
#define BCHP_DAVIC_DMA_CTRL_CTRL_CONFIG_iudma_en_SHIFT             0

/***************************************************************************
 *CH1_FLOW_CONTROL_LOW_THRESH - Flow Control Descriptor Low Threshold (Channel 1)
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_LOW_THRESH :: reserved0 [31:16] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_LOW_THRESH_reserved0_MASK 0xffff0000
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_LOW_THRESH_reserved0_SHIFT 16

/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_LOW_THRESH :: FCLowThr [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_LOW_THRESH_FCLowThr_MASK 0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_LOW_THRESH_FCLowThr_SHIFT 0

/***************************************************************************
 *CH1_FLOW_CONTROL_HIGH_THRESH - Flow Control Descriptor High Threshold (Channel 1)
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_HIGH_THRESH :: reserved0 [31:16] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_HIGH_THRESH_reserved0_MASK 0xffff0000
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_HIGH_THRESH_reserved0_SHIFT 16

/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_HIGH_THRESH :: FCHighThr [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_HIGH_THRESH_FCHighThr_MASK 0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_HIGH_THRESH_FCHighThr_SHIFT 0

/***************************************************************************
 *CH1_FLOW_CONTROL_BUFFER_ALLOCATION - Flow Control Descriptor High Threshold (Channel 1)
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_BUFFER_ALLOCATION :: force [31:31] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION_force_MASK 0x80000000
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION_force_SHIFT 31

/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_BUFFER_ALLOCATION :: reserved0 [30:16] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION_reserved0_MASK 0x7fff0000
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION_reserved0_SHIFT 16

/* DAVIC_DMA_CTRL :: CH1_FLOW_CONTROL_BUFFER_ALLOCATION :: FCBufAlloc [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION_FCBufAlloc_MASK 0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CH1_FLOW_CONTROL_BUFFER_ALLOCATION_FCBufAlloc_SHIFT 0

/***************************************************************************
 *CH3_FLOW_CONTROL_LOW_THRESH - Flow Control Descriptor Low Threshold (Channel 3)
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_LOW_THRESH :: reserved0 [31:16] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_LOW_THRESH_reserved0_MASK 0xffff0000
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_LOW_THRESH_reserved0_SHIFT 16

/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_LOW_THRESH :: FCLowThr [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_LOW_THRESH_FCLowThr_MASK 0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_LOW_THRESH_FCLowThr_SHIFT 0

/***************************************************************************
 *CH3_FLOW_CONTROL_HIGH_THRESH - Flow Control Descriptor High Threshold (Channel 3)
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_HIGH_THRESH :: reserved0 [31:16] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_HIGH_THRESH_reserved0_MASK 0xffff0000
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_HIGH_THRESH_reserved0_SHIFT 16

/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_HIGH_THRESH :: FCHighThr [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_HIGH_THRESH_FCHighThr_MASK 0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_HIGH_THRESH_FCHighThr_SHIFT 0

/***************************************************************************
 *CH3_FLOW_CONTROL_BUFFER_ALLOCATION - Flow Control Descriptor High Threshold (Channel 3)
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_BUFFER_ALLOCATION :: force [31:31] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION_force_MASK 0x80000000
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION_force_SHIFT 31

/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_BUFFER_ALLOCATION :: reserved0 [30:16] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION_reserved0_MASK 0x7fff0000
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION_reserved0_SHIFT 16

/* DAVIC_DMA_CTRL :: CH3_FLOW_CONTROL_BUFFER_ALLOCATION :: FCBufAlloc [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION_FCBufAlloc_MASK 0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CH3_FLOW_CONTROL_BUFFER_ALLOCATION_FCBufAlloc_SHIFT 0

/***************************************************************************
 *CHANNEL_RESET - Channel Reset
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CHANNEL_RESET :: reserved0 [31:16] */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_RESET_reserved0_MASK           0xffff0000
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_RESET_reserved0_SHIFT          16

/* DAVIC_DMA_CTRL :: CHANNEL_RESET :: ch_reset [15:00] */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_RESET_ch_reset_MASK            0x0000ffff
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_RESET_ch_reset_SHIFT           0

/***************************************************************************
 *CHANNEL_DEBUG - Channel Debug Selection
 ***************************************************************************/
/* DAVIC_DMA_CTRL :: CHANNEL_DEBUG :: reserved0 [31:08] */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG_reserved0_MASK           0xffffff00
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG_reserved0_SHIFT          8

/* DAVIC_DMA_CTRL :: CHANNEL_DEBUG :: diag_sel_B [07:04] */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG_diag_sel_B_MASK          0x000000f0
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG_diag_sel_B_SHIFT         4

/* DAVIC_DMA_CTRL :: CHANNEL_DEBUG :: diag_sel_A [03:00] */
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG_diag_sel_A_MASK          0x0000000f
#define BCHP_DAVIC_DMA_CTRL_CHANNEL_DEBUG_diag_sel_A_SHIFT         0

#endif /* #ifndef BCHP_DAVIC_DMA_CTRL_H__ */

/* End of File */
