Reading netlist file: "/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/impl/gwsynthesis/clocked_logic_flipflop.vg"
Parsing netlist file "/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/impl/gwsynthesis/clocked_logic_flipflop.vg" completed
Processing netlist completed
Reading constraint file: "/home/loksart/Documents/project_github/fpga_projects/clocked_logic_flipflop/src/clocked_logic_flipflop.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
