Fitter report for ProjectMid
Thu Apr 03 17:56:27 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Interconnect Usage Summary
 22. LAB Logic Elements
 23. LAB-wide Signals
 24. LAB Signals Sourced
 25. LAB Signals Sourced Out
 26. LAB Distinct Inputs
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Estimated Delay Added for Hold Timing
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Thu Apr 03 17:56:25 2014         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; ProjectMid                                    ;
; Top-level Entity Name              ; ProjectMid                                    ;
; Family                             ; Cyclone II                                    ;
; Device                             ; EP2C20F484C7                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 2,332 / 18,752 ( 12 % )                       ;
;     Total combinational functions  ; 2,287 / 18,752 ( 12 % )                       ;
;     Dedicated logic registers      ; 381 / 18,752 ( 2 % )                          ;
; Total registers                    ; 381                                           ;
; Total pins                         ; 234 / 315 ( 74 % )                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 239,616 ( 0 % )                           ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                 ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; On                             ; On                             ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                          ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
; Use Best Effort Settings for Compilation                                   ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 2908 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 2908 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 2908    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Temp/Project230/ProjectMid.pin.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 2,332 / 18,752 ( 12 % )                                                                                                ;
;     -- Combinational with no register       ; 1951                                                                                                                   ;
;     -- Register only                        ; 45                                                                                                                     ;
;     -- Combinational with a register        ; 336                                                                                                                    ;
;                                             ;                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                        ;
;     -- 4 input functions                    ; 913                                                                                                                    ;
;     -- 3 input functions                    ; 635                                                                                                                    ;
;     -- <=2 input functions                  ; 739                                                                                                                    ;
;     -- Register only                        ; 45                                                                                                                     ;
;                                             ;                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                        ;
;     -- normal mode                          ; 1608                                                                                                                   ;
;     -- arithmetic mode                      ; 679                                                                                                                    ;
;                                             ;                                                                                                                        ;
; Total registers*                            ; 381 / 19,649 ( 2 % )                                                                                                   ;
;     -- Dedicated logic registers            ; 381 / 18,752 ( 2 % )                                                                                                   ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )                                                                                                        ;
;                                             ;                                                                                                                        ;
; Total LABs:  partially or completely used   ; 190 / 1,172 ( 16 % )                                                                                                   ;
; User inserted logic elements                ; 0                                                                                                                      ;
; Virtual pins                                ; 0                                                                                                                      ;
; I/O pins                                    ; 234 / 315 ( 74 % )                                                                                                     ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )                                                                                                         ;
; Global signals                              ; 2                                                                                                                      ;
; M4Ks                                        ; 0 / 52 ( 0 % )                                                                                                         ;
; Total block memory bits                     ; 0 / 239,616 ( 0 % )                                                                                                    ;
; Total block memory implementation bits      ; 0 / 239,616 ( 0 % )                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )                                                                                                         ;
; PLLs                                        ; 0 / 4 ( 0 % )                                                                                                          ;
; Global clocks                               ; 2 / 16 ( 13 % )                                                                                                        ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                          ;
; Average interconnect usage (total/H/V)      ; 7% / 6% / 7%                                                                                                           ;
; Peak interconnect usage (total/H/V)         ; 17% / 16% / 19%                                                                                                        ;
; Maximum fan-out node                        ; Clock~clkctrl                                                                                                          ;
; Maximum fan-out                             ; 381                                                                                                                    ;
; Highest non-global fan-out signal           ; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~62 ;
; Highest non-global fan-out                  ; 93                                                                                                                     ;
; Total fan-out                               ; 8598                                                                                                                   ;
; Average fan-out                             ; 2.93                                                                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Clock        ; M1    ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[0]  ; B19   ; 4        ; 46           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[10] ; G18   ; 5        ; 50           ; 22           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[11] ; A10   ; 3        ; 20           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[12] ; F10   ; 3        ; 18           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[13] ; A7    ; 3        ; 11           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[14] ; H10   ; 3        ; 15           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[15] ; F20   ; 5        ; 50           ; 23           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[16] ; G11   ; 3        ; 20           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[17] ; H2    ; 2        ; 0            ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[18] ; C2    ; 2        ; 0            ; 23           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[19] ; D2    ; 2        ; 0            ; 22           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[1]  ; Y10   ; 8        ; 15           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[20] ; G6    ; 2        ; 0            ; 23           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[21] ; G17   ; 5        ; 50           ; 22           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[22] ; V12   ; 7        ; 26           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[23] ; W12   ; 7        ; 26           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[2]  ; M5    ; 1        ; 0            ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[3]  ; AB9   ; 8        ; 18           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[4]  ; G22   ; 5        ; 50           ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[5]  ; H8    ; 3        ; 7            ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[6]  ; H5    ; 2        ; 0            ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[7]  ; N3    ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[8]  ; H15   ; 4        ; 44           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; IR_input[9]  ; H9    ; 3        ; 15           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Reset        ; M2    ; 1        ; 0            ; 13           ; 3           ; 38                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; ALU_OP[0]       ; F15   ; 4        ; 39           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ALU_OP[1]       ; G15   ; 4        ; 39           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; C_output        ; B18   ; 4        ; 46           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[0]    ; B17   ; 4        ; 37           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[10]   ; U19   ; 6        ; 50           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[11]   ; R19   ; 6        ; 50           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[12]   ; D22   ; 5        ; 50           ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[13]   ; E8    ; 3        ; 11           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[14]   ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[15]   ; F11   ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[16]   ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[17]   ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[18]   ; C1    ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[19]   ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[1]    ; T15   ; 7        ; 39           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[20]   ; A9    ; 3        ; 15           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[21]   ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[22]   ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[23]   ; B8    ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[2]    ; D14   ; 4        ; 35           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[3]    ; AB11  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[4]    ; E14   ; 4        ; 35           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[5]    ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[6]    ; W14   ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[7]    ; U21   ; 6        ; 50           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[8]    ; D8    ; 3        ; 9            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; IR_output[9]    ; P2    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; N_output        ; M19   ; 6        ; 50           ; 13           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[0]  ; M6    ; 1        ; 0            ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[10] ; B14   ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[11] ; A14   ; 4        ; 29           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[12] ; C19   ; 5        ; 50           ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[13] ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[14] ; A15   ; 4        ; 33           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[15] ; E18   ; 5        ; 50           ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[1]  ; K22   ; 5        ; 50           ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[2]  ; H13   ; 4        ; 37           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[3]  ; A8    ; 3        ; 13           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[4]  ; R17   ; 6        ; 50           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[5]  ; C18   ; 4        ; 48           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[6]  ; B7    ; 3        ; 11           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[7]  ; E9    ; 3        ; 13           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[8]  ; H17   ; 5        ; 50           ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output42[9]  ; E19   ; 5        ; 50           ; 25           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[0]  ; AB18  ; 7        ; 42           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[10] ; C9    ; 3        ; 9            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[11] ; T11   ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[12] ; E15   ; 4        ; 42           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[13] ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[14] ; E11   ; 3        ; 22           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[15] ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[1]  ; R14   ; 7        ; 42           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[2]  ; G16   ; 4        ; 44           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[3]  ; AA17  ; 7        ; 37           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[4]  ; Y16   ; 7        ; 44           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[5]  ; N22   ; 6        ; 50           ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[6]  ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[7]  ; F9    ; 3        ; 11           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[8]  ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RA_output43[9]  ; C16   ; 4        ; 44           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[0]    ; R20   ; 6        ; 50           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[10]   ; D16   ; 4        ; 42           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[11]   ; B20   ; 4        ; 48           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[12]   ; F21   ; 5        ; 50           ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[13]   ; E20   ; 5        ; 50           ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[14]   ; K20   ; 5        ; 50           ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[15]   ; D20   ; 5        ; 50           ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[1]    ; U14   ; 7        ; 39           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[2]    ; AA18  ; 7        ; 44           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[3]    ; T16   ; 7        ; 44           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[4]    ; G5    ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[5]    ; D15   ; 4        ; 39           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[6]    ; W16   ; 7        ; 46           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[7]    ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[8]    ; V15   ; 7        ; 46           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RB_output[9]    ; H18   ; 5        ; 50           ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[0]    ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[10]   ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[11]   ; A19   ; 4        ; 46           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[12]   ; F13   ; 4        ; 35           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[13]   ; N21   ; 6        ; 50           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[14]   ; Y9    ; 8        ; 11           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[15]   ; C22   ; 5        ; 50           ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[1]    ; L19   ; 5        ; 50           ; 15           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[2]    ; R16   ; 7        ; 44           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[3]    ; P15   ; 6        ; 50           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[4]    ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[5]    ; C21   ; 5        ; 50           ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[6]    ; V19   ; 6        ; 50           ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[7]    ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[8]    ; J14   ; 4        ; 42           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RM_output[9]    ; A20   ; 4        ; 48           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[0]    ; R13   ; 7        ; 37           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[10]   ; G12   ; 4        ; 31           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[11]   ; F12   ; 4        ; 31           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[12]   ; B13   ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[13]   ; A13   ; 4        ; 26           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[14]   ; V22   ; 6        ; 50           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[15]   ; R22   ; 6        ; 50           ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[1]    ; R21   ; 6        ; 50           ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[2]    ; V14   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[3]    ; A17   ; 4        ; 37           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[4]    ; AA14  ; 7        ; 33           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[5]    ; Y22   ; 6        ; 50           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[6]    ; AB16  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[7]    ; AA15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[8]    ; AB17  ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RY_output[9]    ; AA16  ; 7        ; 35           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[0]    ; L18   ; 5        ; 50           ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[10]   ; D21   ; 5        ; 50           ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[11]   ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[12]   ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[13]   ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[14]   ; V21   ; 6        ; 50           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[15]   ; J17   ; 5        ; 50           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[1]    ; K21   ; 5        ; 50           ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[2]    ; E21   ; 5        ; 50           ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[3]    ; E22   ; 5        ; 50           ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[4]    ; H14   ; 4        ; 42           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[5]    ; H3    ; 2        ; 0            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[6]    ; N15   ; 6        ; 50           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[7]    ; C14   ; 4        ; 39           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[8]    ; J18   ; 5        ; 50           ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZ_output[9]    ; F22   ; 5        ; 50           ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; V_output        ; M18   ; 6        ; 50           ; 13           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ZERO_output     ; R15   ; 7        ; 42           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; a_inv           ; T8    ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; b_inv           ; H16   ; 5        ; 50           ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[0]         ; AB4   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[10]        ; G8    ; 3        ; 7            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[11]        ; G7    ; 3        ; 5            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[12]        ; Y3    ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[13]        ; U15   ; 7        ; 46           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[14]        ; U8    ; 8        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[15]        ; P9    ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[1]         ; E4    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[2]         ; T6    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[3]         ; AB5   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[4]         ; V9    ; 8        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[5]         ; AA20  ; 7        ; 48           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[6]         ; AB20  ; 7        ; 48           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[7]         ; AB7   ; 8        ; 11           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[8]         ; H7    ; 3        ; 5            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg0[9]         ; A4    ; 3        ; 1            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[0]         ; W11   ; 8        ; 20           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[10]        ; T2    ; 1        ; 0            ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[11]        ; R10   ; 8        ; 13           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[12]        ; R18   ; 6        ; 50           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[13]        ; R1    ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[14]        ; AB8   ; 8        ; 15           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[15]        ; R2    ; 1        ; 0            ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[1]         ; W21   ; 6        ; 50           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[2]         ; AB10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[3]         ; W15   ; 7        ; 39           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[4]         ; U20   ; 6        ; 50           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[5]         ; U10   ; 8        ; 13           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[6]         ; AA8   ; 8        ; 15           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[7]         ; R11   ; 8        ; 20           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[8]         ; T1    ; 1        ; 0            ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg1[9]         ; P17   ; 6        ; 50           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[0]         ; T22   ; 6        ; 50           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[10]        ; W22   ; 6        ; 50           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[11]        ; AB12  ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[12]        ; AA9   ; 8        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[13]        ; P18   ; 6        ; 50           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[14]        ; V11   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[15]        ; AB13  ; 7        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[1]         ; U22   ; 6        ; 50           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[2]         ; Y21   ; 6        ; 50           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[3]         ; AA12  ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[4]         ; Y13   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[5]         ; R8    ; 1        ; 0            ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[6]         ; R9    ; 8        ; 13           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[7]         ; U13   ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[8]         ; U9    ; 8        ; 13           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg2[9]         ; T21   ; 6        ; 50           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[0]         ; A18   ; 4        ; 46           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[10]        ; J22   ; 5        ; 50           ; 16           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[11]        ; C13   ; 4        ; 31           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[12]        ; R12   ; 7        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[13]        ; G20   ; 5        ; 50           ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[14]        ; AB14  ; 7        ; 33           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[15]        ; H19   ; 5        ; 50           ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[1]         ; F14   ; 4        ; 35           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[2]         ; AB15  ; 7        ; 33           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[3]         ; G21   ; 5        ; 50           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[4]         ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[5]         ; A16   ; 4        ; 33           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[6]         ; J20   ; 5        ; 50           ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[7]         ; H12   ; 4        ; 31           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[8]         ; B15   ; 4        ; 33           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg3[9]         ; J21   ; 5        ; 50           ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[0]         ; F8    ; 3        ; 9            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[10]        ; AA11  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[11]        ; Y14   ; 7        ; 39           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[12]        ; AA10  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[13]        ; T12   ; 7        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[14]        ; N4    ; 1        ; 0            ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[15]        ; AA13  ; 7        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[1]         ; B16   ; 4        ; 33           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[2]         ; N6    ; 1        ; 0            ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[3]         ; D7    ; 3        ; 9            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[4]         ; P1    ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[5]         ; N2    ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[6]         ; J15   ; 5        ; 50           ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[7]         ; H11   ; 3        ; 20           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[8]         ; N1    ; 1        ; 0            ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; reg4[9]         ; J19   ; 5        ; 50           ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 18 / 41 ( 44 % ) ; 3.3V          ; --           ;
; 2        ; 25 / 33 ( 76 % ) ; 3.3V          ; --           ;
; 3        ; 32 / 43 ( 74 % ) ; 3.3V          ; --           ;
; 4        ; 37 / 40 ( 93 % ) ; 3.3V          ; --           ;
; 5        ; 35 / 39 ( 90 % ) ; 3.3V          ; --           ;
; 6        ; 28 / 36 ( 78 % ) ; 3.3V          ; --           ;
; 7        ; 37 / 40 ( 93 % ) ; 3.3V          ; --           ;
; 8        ; 25 / 43 ( 58 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; reg0[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; IR_input[13]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 304        ; 3        ; RA_output42[3]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 298        ; 3        ; IR_output[20]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 293        ; 3        ; IR_input[11]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 287        ; 3        ; IR_output[21]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; RY_output[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 279        ; 4        ; RA_output42[11]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 273        ; 4        ; RA_output42[14]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 271        ; 4        ; reg3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 265        ; 4        ; RY_output[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 251        ; 4        ; reg3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 249        ; 4        ; RM_output[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 247        ; 4        ; RM_output[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; reg1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 114        ; 8        ; reg2[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 120        ; 8        ; reg4[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 122        ; 8        ; reg4[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 128        ; 7        ; reg2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 130        ; 7        ; reg4[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 136        ; 7        ; RY_output[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 138        ; 7        ; RY_output[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 140        ; 7        ; RY_output[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 144        ; 7        ; RA_output43[3]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 153        ; 7        ; RB_output[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; reg0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; reg0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 88         ; 8        ; reg0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 96         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; reg0[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 110        ; 8        ; reg1[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 113        ; 8        ; IR_input[3]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 119        ; 8        ; reg1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 121        ; 8        ; IR_output[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 127        ; 7        ; reg2[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 129        ; 7        ; reg2[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 135        ; 7        ; reg3[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 137        ; 7        ; reg3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 139        ; 7        ; RY_output[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 143        ; 7        ; RY_output[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 152        ; 7        ; RA_output43[0]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; reg0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; RA_output42[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 303        ; 3        ; IR_output[23]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 297        ; 3        ; IR_output[19]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 292        ; 3        ; IR_output[22]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 286        ; 3        ; RA_output43[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; RY_output[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 278        ; 4        ; RA_output42[10]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 272        ; 4        ; reg3[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 270        ; 4        ; reg4[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 264        ; 4        ; IR_output[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 250        ; 4        ; C_output                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 248        ; 4        ; IR_input[0]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 246        ; 4        ; RB_output[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; IR_output[18]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 9          ; 2        ; IR_input[18]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; RA_output43[10]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 296        ; 3        ; RA_output43[15]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; reg3[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 260        ; 4        ; RZ_output[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; RA_output43[9]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; RA_output42[5]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 238        ; 5        ; RA_output42[12]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; RM_output[5]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 237        ; 5        ; RM_output[15]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 14         ; 2        ; RB_output[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 15         ; 2        ; IR_input[19]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; reg4[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 309        ; 3        ; IR_output[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 302        ; 3        ; IR_output[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; RA_output43[13]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; IR_output[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 259        ; 4        ; RB_output[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 255        ; 4        ; RB_output[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; RB_output[15]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D21      ; 229        ; 5        ; RZ_output[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 230        ; 5        ; IR_output[12]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 20         ; 2        ; RZ_output[13]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 21         ; 2        ; RA_output42[13]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; reg0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; IR_output[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 301        ; 3        ; RA_output42[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; RA_output43[14]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; IR_output[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 256        ; 4        ; RA_output43[12]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; RA_output42[15]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E19      ; 242        ; 5        ; RA_output42[9]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E20      ; 234        ; 5        ; RB_output[13]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 227        ; 5        ; RZ_output[2]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 228        ; 5        ; RZ_output[3]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 22         ; 2        ; RZ_output[11]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 23         ; 2        ; RZ_output[12]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 13         ; 2        ; RA_output43[8]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; reg4[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 307        ; 3        ; RA_output43[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 295        ; 3        ; IR_input[12]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 294        ; 3        ; IR_output[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 276        ; 4        ; RY_output[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 269        ; 4        ; RM_output[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 268        ; 4        ; reg3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 262        ; 4        ; ALU_OP[0]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; IR_input[15]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 223        ; 5        ; RB_output[12]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 224        ; 5        ; RZ_output[9]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; RM_output[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; RB_output[4]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ; 11         ; 2        ; IR_input[20]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G7       ; 317        ; 3        ; reg0[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 313        ; 3        ; reg0[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; IR_input[16]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 277        ; 4        ; RY_output[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; ALU_OP[1]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 252        ; 4        ; RA_output43[2]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 231        ; 5        ; IR_input[21]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 232        ; 5        ; IR_input[10]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; reg3[13]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 221        ; 5        ; reg3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 222        ; 5        ; IR_input[4]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 24         ; 2        ; reg3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 25         ; 2        ; IR_input[17]                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 27         ; 2        ; RZ_output[5]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 17         ; 2        ; RM_output[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ; 18         ; 2        ; IR_input[6]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 19         ; 2        ; RM_output[4]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 318        ; 3        ; reg0[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H8       ; 314        ; 3        ; IR_input[5]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H9       ; 300        ; 3        ; IR_input[9]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 299        ; 3        ; IR_input[14]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 290        ; 3        ; reg4[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 274        ; 4        ; reg3[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 263        ; 4        ; RA_output42[2]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 257        ; 4        ; RZ_output[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 253        ; 4        ; IR_input[8]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 219        ; 5        ; b_inv                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ; 226        ; 5        ; RA_output42[8]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 225        ; 5        ; RB_output[9]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H19      ; 214        ; 5        ; reg3[15]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; IR_output[5]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 30         ; 2        ; IR_output[17]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; RM_output[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; RM_output[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ; 220        ; 5        ; reg4[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; RZ_output[15]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 217        ; 5        ; RZ_output[8]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ; 216        ; 5        ; reg4[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 213        ; 5        ; reg3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 211        ; 5        ; reg3[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 212        ; 5        ; reg3[10]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; RB_output[14]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ; 209        ; 5        ; RZ_output[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 210        ; 5        ; RA_output42[1]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 38         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; IR_output[14]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; RZ_output[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L19      ; 207        ; 5        ; RM_output[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; Clock                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 42         ; 1        ; Reset                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; IR_input[2]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 44         ; 1        ; RA_output42[0]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; V_output                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ; 201        ; 6        ; N_output                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; reg4[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 46         ; 1        ; reg4[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 51         ; 1        ; IR_input[7]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N4       ; 52         ; 1        ; reg4[14]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; reg4[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; RZ_output[6]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; RM_output[13]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 200        ; 6        ; RA_output43[5]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 47         ; 1        ; reg4[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 48         ; 1        ; IR_output[9]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; reg0[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; RM_output[3]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; reg1[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P18      ; 187        ; 6        ; reg2[13]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; reg1[13]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 58         ; 1        ; reg1[15]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; reg2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ; 109        ; 8        ; reg2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 108        ; 8        ; reg1[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 116        ; 8        ; reg1[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 134        ; 7        ; reg3[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 145        ; 7        ; RY_output[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 150        ; 7        ; RA_output43[1]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 151        ; 7        ; ZERO_output                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 155        ; 7        ; RM_output[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R17      ; 177        ; 6        ; RA_output42[4]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 184        ; 6        ; reg1[12]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 185        ; 6        ; IR_output[11]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 192        ; 6        ; RB_output[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 190        ; 6        ; RY_output[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 191        ; 6        ; RY_output[15]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 59         ; 1        ; reg1[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 60         ; 1        ; reg1[10]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; reg0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ; 91         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; a_inv                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; RA_output43[11]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 131        ; 7        ; reg4[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; IR_output[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 156        ; 7        ; RB_output[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; reg2[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 189        ; 6        ; reg2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; reg0[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U9       ; 106        ; 8        ; reg2[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 107        ; 8        ; reg1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; reg2[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 146        ; 7        ; RB_output[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 157        ; 7        ; reg0[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; IR_output[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 176        ; 6        ; reg1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 182        ; 6        ; IR_output[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 183        ; 6        ; reg2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; reg0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; reg2[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 126        ; 7        ; IR_input[22]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; RY_output[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 7        ; RB_output[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; RM_output[6]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; RZ_output[14]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 181        ; 6        ; RY_output[14]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; reg1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 125        ; 7        ; IR_input[23]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; IR_output[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 149        ; 7        ; reg1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 160        ; 7        ; RB_output[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; reg1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 175        ; 6        ; reg2[10]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; reg0[12]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; RM_output[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 112        ; 8        ; IR_input[1]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; reg2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 148        ; 7        ; reg4[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; RA_output43[4]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; reg2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 179        ; 6        ; RY_output[5]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                        ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |ProjectMid                              ; 2332 (0)    ; 381 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 234  ; 0            ; 1951 (0)     ; 45 (0)            ; 336 (0)          ; |ProjectMid                                                                                                                ; work         ;
;    |Reg24:Instruction_Register|          ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 15 (15)          ; |ProjectMid|Reg24:Instruction_Register                                                                                     ; work         ;
;    |alu:inst|                            ; 89 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (7)       ; 0 (0)             ; 16 (0)           ; |ProjectMid|alu:inst                                                                                                       ;              ;
;       |16bitMux4to1:inst10|              ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 16 (0)           ; |ProjectMid|alu:inst|16bitMux4to1:inst10                                                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|     ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 16 (0)           ; |ProjectMid|alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component                                                         ; work         ;
;             |mux_eoc:auto_generated|     ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 16 (16)          ; |ProjectMid|alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component|mux_eoc:auto_generated                                  ; work         ;
;       |16bitfulladder:inst|              ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst                                                                                   ; work         ;
;          |4bitfulladder:inst1|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1                                                               ; work         ;
;             |block1:inst1|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst1                                                  ; work         ;
;             |block1:inst2|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst2                                                  ; work         ;
;             |block1:inst3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst3                                                  ; work         ;
;             |block1:inst|                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst                                                   ; work         ;
;          |4bitfulladder:inst2|           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2                                                               ; work         ;
;             |block1:inst1|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst1                                                  ; work         ;
;             |block1:inst2|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst2                                                  ; work         ;
;             |block1:inst3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst3                                                  ; work         ;
;             |block1:inst|                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst                                                   ; work         ;
;          |4bitfulladder:inst|            ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst                                                                ; work         ;
;             |block1:inst1|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst1                                                   ; work         ;
;             |block1:inst2|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst2                                                   ; work         ;
;             |block1:inst3|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst3                                                   ; work         ;
;             |block1:inst|                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst                                                    ; work         ;
;          |block1:inst3|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst3                                                                      ; work         ;
;          |block1:inst4|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst4                                                                      ; work         ;
;          |block1:inst5|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst5                                                                      ; work         ;
;          |block1:inst6|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst6                                                                      ; work         ;
;       |newmux:inst1|                     ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|newmux:inst1                                                                                          ; work         ;
;          |lpm_mux:lpm_mux_component|     ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|newmux:inst1|lpm_mux:lpm_mux_component                                                                ; work         ;
;             |mux_boc:auto_generated|     ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|newmux:inst1|lpm_mux:lpm_mux_component|mux_boc:auto_generated                                         ; work         ;
;       |xor16:inst13|                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ProjectMid|alu:inst|xor16:inst13                                                                                          ; work         ;
;    |controlUnit:inst2|                   ; 1871 (169)  ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1830 (128)   ; 0 (0)             ; 41 (41)          ; |ProjectMid|controlUnit:inst2                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 1702 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1702 (0)     ; 0 (0)             ; 0 (0)            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_qlo:auto_generated| ; 1702 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1702 (0)     ; 0 (0)             ; 0 (0)            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|    ; 1702 (64)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1702 (64)    ; 0 (0)             ; 0 (0)            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_k5f:divider|   ; 1605 (1605) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1605 (1605)  ; 0 (0)             ; 0 (0)            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider  ;              ;
;                |lpm_abs_0s9:my_abs_num|  ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num ;              ;
;    |reg16NoEnable:RA|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|reg16NoEnable:RA                                                                                               ; work         ;
;    |reg16NoEnable:RB|                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; |ProjectMid|reg16NoEnable:RB                                                                                               ; work         ;
;    |reg16NoEnable:RM|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |ProjectMid|reg16NoEnable:RM                                                                                               ; work         ;
;    |reg16NoEnable:RY|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |ProjectMid|reg16NoEnable:RY                                                                                               ; work         ;
;    |reg16NoEnable:RZ|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|reg16NoEnable:RZ                                                                                               ; work         ;
;    |registersnewtype:inst3|              ; 312 (0)     ; 240 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 4 (0)             ; 262 (0)          ; |ProjectMid|registersnewtype:inst3                                                                                         ; work         ;
;       |decoder16:inst|                   ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 4 (4)            ; |ProjectMid|registersnewtype:inst3|decoder16:inst                                                                          ; work         ;
;       |mux16:inst1|                      ; 128 (128)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 112 (112)        ; |ProjectMid|registersnewtype:inst3|mux16:inst1                                                                             ; work         ;
;       |mux16:inst2|                      ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 146 (146)        ; |ProjectMid|registersnewtype:inst3|mux16:inst2                                                                             ; work         ;
;       |reg16:inst10|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst10                                                                            ; work         ;
;       |reg16:inst11|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst11                                                                            ; work         ;
;       |reg16:inst12|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst12                                                                            ; work         ;
;       |reg16:inst13|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 12 (12)          ; |ProjectMid|registersnewtype:inst3|reg16:inst13                                                                            ; work         ;
;       |reg16:inst14|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst14                                                                            ; work         ;
;       |reg16:inst15|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst15                                                                            ; work         ;
;       |reg16:inst16|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst16                                                                            ; work         ;
;       |reg16:inst17|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst17                                                                            ; work         ;
;       |reg16:inst18|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst18                                                                            ; work         ;
;       |reg16:inst4|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst4                                                                             ; work         ;
;       |reg16:inst5|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst5                                                                             ; work         ;
;       |reg16:inst6|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst6                                                                             ; work         ;
;       |reg16:inst7|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst7                                                                             ; work         ;
;       |reg16:inst8|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst8                                                                             ; work         ;
;       |reg16:inst9|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ProjectMid|registersnewtype:inst3|reg16:inst9                                                                             ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; C_output        ; Output   ; --            ; --            ; --                    ; --  ;
; V_output        ; Output   ; --            ; --            ; --                    ; --  ;
; ZERO_output     ; Output   ; --            ; --            ; --                    ; --  ;
; N_output        ; Output   ; --            ; --            ; --                    ; --  ;
; a_inv           ; Output   ; --            ; --            ; --                    ; --  ;
; b_inv           ; Output   ; --            ; --            ; --                    ; --  ;
; ALU_OP[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; ALU_OP[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[23]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[22]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[21]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[20]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[19]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[18]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[17]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[16]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; IR_output[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[15] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[14] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[13] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[12] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[11] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[10] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output42[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[15] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[14] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[13] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[12] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[11] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[10] ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; RA_output43[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; RB_output[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[15]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[14]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[13]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[12]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[11]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[10]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg0[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[15]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[14]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[13]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[12]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[11]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[10]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg1[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[15]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[14]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[13]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[12]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[11]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[10]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg2[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[15]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[14]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[13]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[12]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[11]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[10]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg3[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[15]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[14]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[13]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[12]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[11]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[10]        ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; reg4[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; RM_output[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; RY_output[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; RZ_output[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; Clock           ; Input    ; (0) 325 ps    ; (0) 325 ps    ; --                    ; --  ;
; Reset           ; Input    ; (0) 325 ps    ; (0) 325 ps    ; --                    ; --  ;
; IR_input[23]    ; Input    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; IR_input[22]    ; Input    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; IR_input[21]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[20]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[19]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[18]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[17]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[16]    ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[15]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[14]    ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[13]    ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[12]    ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[11]    ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[10]    ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[9]     ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[8]     ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[7]     ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[6]     ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[5]     ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[4]     ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[3]     ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[2]     ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; IR_input[1]     ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; IR_input[0]     ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
+-----------------+----------+---------------+---------------+-----------------------+-----+


+-----------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                    ;
+-----------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------+-------------------+---------+
; Clock                                               ;                   ;         ;
; Reset                                               ;                   ;         ;
; IR_input[23]                                        ;                   ;         ;
; IR_input[22]                                        ;                   ;         ;
; IR_input[21]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[21]        ; 1                 ; 6       ;
; IR_input[20]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[20]~feeder ; 0                 ; 6       ;
; IR_input[19]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[19]~feeder ; 0                 ; 6       ;
; IR_input[18]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[18]        ; 0                 ; 6       ;
; IR_input[17]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[17]        ; 1                 ; 6       ;
; IR_input[16]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[16]        ; 1                 ; 6       ;
; IR_input[15]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[15]~feeder ; 0                 ; 6       ;
; IR_input[14]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[14]        ; 1                 ; 6       ;
; IR_input[13]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[13]        ; 1                 ; 6       ;
; IR_input[12]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[12]        ; 1                 ; 6       ;
; IR_input[11]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[11]        ; 0                 ; 6       ;
; IR_input[10]                                        ;                   ;         ;
;      - Reg24:Instruction_Register|output[10]        ; 0                 ; 6       ;
; IR_input[9]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[9]         ; 0                 ; 6       ;
; IR_input[8]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[8]         ; 1                 ; 6       ;
; IR_input[7]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[7]         ; 1                 ; 6       ;
; IR_input[6]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[6]         ; 1                 ; 6       ;
; IR_input[5]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[5]         ; 1                 ; 6       ;
; IR_input[4]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[4]~feeder  ; 0                 ; 6       ;
; IR_input[3]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[3]         ; 1                 ; 6       ;
; IR_input[2]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[2]         ; 0                 ; 6       ;
; IR_input[1]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[1]         ; 1                 ; 6       ;
; IR_input[0]                                         ;                   ;         ;
;      - Reg24:Instruction_Register|output[0]         ; 0                 ; 6       ;
+-----------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                             ;
+------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                           ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Clock                                          ; PIN_M1             ; 381     ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Reg24:Instruction_Register|output[4]           ; LCFF_X36_Y19_N11   ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Reset                                          ; PIN_M2             ; 344     ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; controlUnit:inst2|alu_op[1]~3                  ; LCCOMB_X35_Y15_N22 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; controlUnit:inst2|ir_enable                    ; LCFF_X35_Y15_N25   ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~1  ; LCCOMB_X33_Y17_N0  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~10 ; LCCOMB_X33_Y17_N16 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~11 ; LCCOMB_X33_Y17_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~12 ; LCCOMB_X27_Y19_N24 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~13 ; LCCOMB_X33_Y17_N12 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~14 ; LCCOMB_X33_Y17_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~15 ; LCCOMB_X27_Y19_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~16 ; LCCOMB_X27_Y19_N26 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~2  ; LCCOMB_X33_Y17_N2  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~3  ; LCCOMB_X33_Y17_N4  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~4  ; LCCOMB_X33_Y17_N22 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~5  ; LCCOMB_X30_Y8_N4   ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~6  ; LCCOMB_X30_Y8_N22  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~7  ; LCCOMB_X30_Y8_N16  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; registersnewtype:inst3|decoder16:inst|Mux14~8  ; LCCOMB_X30_Y8_N2   ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Clock ; PIN_M1   ; 381     ; Global Clock         ; GCLK3            ; --                        ;
; Reset ; PIN_M2   ; 344     ; Global Clock         ; GCLK1            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~62 ; 93      ;
; controlUnit:inst2|stage~2                                                                                              ; 92      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~60 ; 90      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~58 ; 87      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~56 ; 84      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~54 ; 81      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~52 ; 78      ;
; Reg24:Instruction_Register|output[2]                                                                                   ; 77      ;
; Reg24:Instruction_Register|output[6]                                                                                   ; 77      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~50 ; 75      ;
; Reg24:Instruction_Register|output[3]                                                                                   ; 74      ;
; Reg24:Instruction_Register|output[7]                                                                                   ; 74      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~48 ; 72      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~46 ; 69      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~44 ; 66      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~64 ; 64      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~42 ; 63      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~40 ; 60      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~38  ; 57      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~36  ; 54      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~34  ; 51      ;
; controlUnit:inst2|b_inv                                                                                                ; 50      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~32  ; 48      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~30  ; 45      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~28  ; 42      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~26  ; 39      ;
; Reset                                                                                                                  ; 37      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~24  ; 36      ;
; controlUnit:inst2|alu_op[1]                                                                                            ; 34      ;
; Reg24:Instruction_Register|output[0]                                                                                   ; 33      ;
; controlUnit:inst2|alu_op[0]                                                                                            ; 33      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~22  ; 33      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~20 ; 30      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~18 ; 27      ;
; controlUnit:inst2|ir_enable                                                                                            ; 25      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~16 ; 24      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~14 ; 21      ;
; Reg24:Instruction_Register|output[1]                                                                                   ; 20      ;
; Reg24:Instruction_Register|output[5]                                                                                   ; 20      ;
; controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~12 ; 18      ;
; Reg24:Instruction_Register|output[4]                                                                                   ; 17      ;
; registersnewtype:inst3|decoder16:inst|Mux14~16                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~15                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~14                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~13                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~12                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~11                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~10                                                                         ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~8                                                                          ; 16      ;
; registersnewtype:inst3|decoder16:inst|Mux14~7                                                                          ; 16      ;
+------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 4,037 / 54,004 ( 7 % ) ;
; C16 interconnects          ; 46 / 2,100 ( 2 % )     ;
; C4 interconnects           ; 2,740 / 36,000 ( 8 % ) ;
; Direct links               ; 483 / 54,004 ( < 1 % ) ;
; Global clocks              ; 2 / 16 ( 13 % )        ;
; Local interconnects        ; 693 / 18,752 ( 4 % )   ;
; R24 interconnects          ; 80 / 1,900 ( 4 % )     ;
; R4 interconnects           ; 3,149 / 46,920 ( 7 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.27) ; Number of LABs  (Total = 190) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 27                            ;
; 2                                           ; 6                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 2                             ;
; 11                                          ; 3                             ;
; 12                                          ; 0                             ;
; 13                                          ; 7                             ;
; 14                                          ; 2                             ;
; 15                                          ; 2                             ;
; 16                                          ; 126                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.67) ; Number of LABs  (Total = 190) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 48                            ;
; 1 Clock                            ; 51                            ;
; 1 Clock enable                     ; 4                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.21) ; Number of LABs  (Total = 190) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 19                            ;
; 2                                            ; 12                            ;
; 3                                            ; 4                             ;
; 4                                            ; 5                             ;
; 5                                            ; 3                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 1                             ;
; 16                                           ; 108                           ;
; 17                                           ; 0                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 4                             ;
; 21                                           ; 3                             ;
; 22                                           ; 1                             ;
; 23                                           ; 0                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 3                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.48) ; Number of LABs  (Total = 190) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 27                            ;
; 2                                                ; 6                             ;
; 3                                                ; 5                             ;
; 4                                                ; 3                             ;
; 5                                                ; 3                             ;
; 6                                                ; 0                             ;
; 7                                                ; 1                             ;
; 8                                                ; 2                             ;
; 9                                                ; 3                             ;
; 10                                               ; 3                             ;
; 11                                               ; 4                             ;
; 12                                               ; 8                             ;
; 13                                               ; 11                            ;
; 14                                               ; 14                            ;
; 15                                               ; 7                             ;
; 16                                               ; 74                            ;
; 17                                               ; 0                             ;
; 18                                               ; 3                             ;
; 19                                               ; 1                             ;
; 20                                               ; 3                             ;
; 21                                               ; 0                             ;
; 22                                               ; 2                             ;
; 23                                               ; 1                             ;
; 24                                               ; 2                             ;
; 25                                               ; 2                             ;
; 26                                               ; 2                             ;
; 27                                               ; 0                             ;
; 28                                               ; 1                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 0                             ;
; 32                                               ; 2                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.75) ; Number of LABs  (Total = 190) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 16                            ;
; 4                                            ; 14                            ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 1                             ;
; 15                                           ; 3                             ;
; 16                                           ; 3                             ;
; 17                                           ; 9                             ;
; 18                                           ; 9                             ;
; 19                                           ; 11                            ;
; 20                                           ; 6                             ;
; 21                                           ; 22                            ;
; 22                                           ; 9                             ;
; 23                                           ; 7                             ;
; 24                                           ; 7                             ;
; 25                                           ; 5                             ;
; 26                                           ; 8                             ;
; 27                                           ; 5                             ;
; 28                                           ; 3                             ;
; 29                                           ; 5                             ;
; 30                                           ; 11                            ;
; 31                                           ; 13                            ;
; 32                                           ; 4                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Apr 03 17:56:16 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjectMid -c ProjectMid
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C20F484C7 for design "ProjectMid"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
    Info: Pin ~LVDS91p/nCEO~ is reserved at location W20
Critical Warning: No exact pin location assignment(s) for 234 pins of 234 total pins
    Info: Pin C_output not assigned to an exact location on the device
    Info: Pin V_output not assigned to an exact location on the device
    Info: Pin ZERO_output not assigned to an exact location on the device
    Info: Pin N_output not assigned to an exact location on the device
    Info: Pin a_inv not assigned to an exact location on the device
    Info: Pin b_inv not assigned to an exact location on the device
    Info: Pin ALU_OP[1] not assigned to an exact location on the device
    Info: Pin ALU_OP[0] not assigned to an exact location on the device
    Info: Pin IR_output[23] not assigned to an exact location on the device
    Info: Pin IR_output[22] not assigned to an exact location on the device
    Info: Pin IR_output[21] not assigned to an exact location on the device
    Info: Pin IR_output[20] not assigned to an exact location on the device
    Info: Pin IR_output[19] not assigned to an exact location on the device
    Info: Pin IR_output[18] not assigned to an exact location on the device
    Info: Pin IR_output[17] not assigned to an exact location on the device
    Info: Pin IR_output[16] not assigned to an exact location on the device
    Info: Pin IR_output[15] not assigned to an exact location on the device
    Info: Pin IR_output[14] not assigned to an exact location on the device
    Info: Pin IR_output[13] not assigned to an exact location on the device
    Info: Pin IR_output[12] not assigned to an exact location on the device
    Info: Pin IR_output[11] not assigned to an exact location on the device
    Info: Pin IR_output[10] not assigned to an exact location on the device
    Info: Pin IR_output[9] not assigned to an exact location on the device
    Info: Pin IR_output[8] not assigned to an exact location on the device
    Info: Pin IR_output[7] not assigned to an exact location on the device
    Info: Pin IR_output[6] not assigned to an exact location on the device
    Info: Pin IR_output[5] not assigned to an exact location on the device
    Info: Pin IR_output[4] not assigned to an exact location on the device
    Info: Pin IR_output[3] not assigned to an exact location on the device
    Info: Pin IR_output[2] not assigned to an exact location on the device
    Info: Pin IR_output[1] not assigned to an exact location on the device
    Info: Pin IR_output[0] not assigned to an exact location on the device
    Info: Pin RA_output42[15] not assigned to an exact location on the device
    Info: Pin RA_output42[14] not assigned to an exact location on the device
    Info: Pin RA_output42[13] not assigned to an exact location on the device
    Info: Pin RA_output42[12] not assigned to an exact location on the device
    Info: Pin RA_output42[11] not assigned to an exact location on the device
    Info: Pin RA_output42[10] not assigned to an exact location on the device
    Info: Pin RA_output42[9] not assigned to an exact location on the device
    Info: Pin RA_output42[8] not assigned to an exact location on the device
    Info: Pin RA_output42[7] not assigned to an exact location on the device
    Info: Pin RA_output42[6] not assigned to an exact location on the device
    Info: Pin RA_output42[5] not assigned to an exact location on the device
    Info: Pin RA_output42[4] not assigned to an exact location on the device
    Info: Pin RA_output42[3] not assigned to an exact location on the device
    Info: Pin RA_output42[2] not assigned to an exact location on the device
    Info: Pin RA_output42[1] not assigned to an exact location on the device
    Info: Pin RA_output42[0] not assigned to an exact location on the device
    Info: Pin RA_output43[15] not assigned to an exact location on the device
    Info: Pin RA_output43[14] not assigned to an exact location on the device
    Info: Pin RA_output43[13] not assigned to an exact location on the device
    Info: Pin RA_output43[12] not assigned to an exact location on the device
    Info: Pin RA_output43[11] not assigned to an exact location on the device
    Info: Pin RA_output43[10] not assigned to an exact location on the device
    Info: Pin RA_output43[9] not assigned to an exact location on the device
    Info: Pin RA_output43[8] not assigned to an exact location on the device
    Info: Pin RA_output43[7] not assigned to an exact location on the device
    Info: Pin RA_output43[6] not assigned to an exact location on the device
    Info: Pin RA_output43[5] not assigned to an exact location on the device
    Info: Pin RA_output43[4] not assigned to an exact location on the device
    Info: Pin RA_output43[3] not assigned to an exact location on the device
    Info: Pin RA_output43[2] not assigned to an exact location on the device
    Info: Pin RA_output43[1] not assigned to an exact location on the device
    Info: Pin RA_output43[0] not assigned to an exact location on the device
    Info: Pin RB_output[15] not assigned to an exact location on the device
    Info: Pin RB_output[14] not assigned to an exact location on the device
    Info: Pin RB_output[13] not assigned to an exact location on the device
    Info: Pin RB_output[12] not assigned to an exact location on the device
    Info: Pin RB_output[11] not assigned to an exact location on the device
    Info: Pin RB_output[10] not assigned to an exact location on the device
    Info: Pin RB_output[9] not assigned to an exact location on the device
    Info: Pin RB_output[8] not assigned to an exact location on the device
    Info: Pin RB_output[7] not assigned to an exact location on the device
    Info: Pin RB_output[6] not assigned to an exact location on the device
    Info: Pin RB_output[5] not assigned to an exact location on the device
    Info: Pin RB_output[4] not assigned to an exact location on the device
    Info: Pin RB_output[3] not assigned to an exact location on the device
    Info: Pin RB_output[2] not assigned to an exact location on the device
    Info: Pin RB_output[1] not assigned to an exact location on the device
    Info: Pin RB_output[0] not assigned to an exact location on the device
    Info: Pin reg0[15] not assigned to an exact location on the device
    Info: Pin reg0[14] not assigned to an exact location on the device
    Info: Pin reg0[13] not assigned to an exact location on the device
    Info: Pin reg0[12] not assigned to an exact location on the device
    Info: Pin reg0[11] not assigned to an exact location on the device
    Info: Pin reg0[10] not assigned to an exact location on the device
    Info: Pin reg0[9] not assigned to an exact location on the device
    Info: Pin reg0[8] not assigned to an exact location on the device
    Info: Pin reg0[7] not assigned to an exact location on the device
    Info: Pin reg0[6] not assigned to an exact location on the device
    Info: Pin reg0[5] not assigned to an exact location on the device
    Info: Pin reg0[4] not assigned to an exact location on the device
    Info: Pin reg0[3] not assigned to an exact location on the device
    Info: Pin reg0[2] not assigned to an exact location on the device
    Info: Pin reg0[1] not assigned to an exact location on the device
    Info: Pin reg0[0] not assigned to an exact location on the device
    Info: Pin reg1[15] not assigned to an exact location on the device
    Info: Pin reg1[14] not assigned to an exact location on the device
    Info: Pin reg1[13] not assigned to an exact location on the device
    Info: Pin reg1[12] not assigned to an exact location on the device
    Info: Pin reg1[11] not assigned to an exact location on the device
    Info: Pin reg1[10] not assigned to an exact location on the device
    Info: Pin reg1[9] not assigned to an exact location on the device
    Info: Pin reg1[8] not assigned to an exact location on the device
    Info: Pin reg1[7] not assigned to an exact location on the device
    Info: Pin reg1[6] not assigned to an exact location on the device
    Info: Pin reg1[5] not assigned to an exact location on the device
    Info: Pin reg1[4] not assigned to an exact location on the device
    Info: Pin reg1[3] not assigned to an exact location on the device
    Info: Pin reg1[2] not assigned to an exact location on the device
    Info: Pin reg1[1] not assigned to an exact location on the device
    Info: Pin reg1[0] not assigned to an exact location on the device
    Info: Pin reg2[15] not assigned to an exact location on the device
    Info: Pin reg2[14] not assigned to an exact location on the device
    Info: Pin reg2[13] not assigned to an exact location on the device
    Info: Pin reg2[12] not assigned to an exact location on the device
    Info: Pin reg2[11] not assigned to an exact location on the device
    Info: Pin reg2[10] not assigned to an exact location on the device
    Info: Pin reg2[9] not assigned to an exact location on the device
    Info: Pin reg2[8] not assigned to an exact location on the device
    Info: Pin reg2[7] not assigned to an exact location on the device
    Info: Pin reg2[6] not assigned to an exact location on the device
    Info: Pin reg2[5] not assigned to an exact location on the device
    Info: Pin reg2[4] not assigned to an exact location on the device
    Info: Pin reg2[3] not assigned to an exact location on the device
    Info: Pin reg2[2] not assigned to an exact location on the device
    Info: Pin reg2[1] not assigned to an exact location on the device
    Info: Pin reg2[0] not assigned to an exact location on the device
    Info: Pin reg3[15] not assigned to an exact location on the device
    Info: Pin reg3[14] not assigned to an exact location on the device
    Info: Pin reg3[13] not assigned to an exact location on the device
    Info: Pin reg3[12] not assigned to an exact location on the device
    Info: Pin reg3[11] not assigned to an exact location on the device
    Info: Pin reg3[10] not assigned to an exact location on the device
    Info: Pin reg3[9] not assigned to an exact location on the device
    Info: Pin reg3[8] not assigned to an exact location on the device
    Info: Pin reg3[7] not assigned to an exact location on the device
    Info: Pin reg3[6] not assigned to an exact location on the device
    Info: Pin reg3[5] not assigned to an exact location on the device
    Info: Pin reg3[4] not assigned to an exact location on the device
    Info: Pin reg3[3] not assigned to an exact location on the device
    Info: Pin reg3[2] not assigned to an exact location on the device
    Info: Pin reg3[1] not assigned to an exact location on the device
    Info: Pin reg3[0] not assigned to an exact location on the device
    Info: Pin reg4[15] not assigned to an exact location on the device
    Info: Pin reg4[14] not assigned to an exact location on the device
    Info: Pin reg4[13] not assigned to an exact location on the device
    Info: Pin reg4[12] not assigned to an exact location on the device
    Info: Pin reg4[11] not assigned to an exact location on the device
    Info: Pin reg4[10] not assigned to an exact location on the device
    Info: Pin reg4[9] not assigned to an exact location on the device
    Info: Pin reg4[8] not assigned to an exact location on the device
    Info: Pin reg4[7] not assigned to an exact location on the device
    Info: Pin reg4[6] not assigned to an exact location on the device
    Info: Pin reg4[5] not assigned to an exact location on the device
    Info: Pin reg4[4] not assigned to an exact location on the device
    Info: Pin reg4[3] not assigned to an exact location on the device
    Info: Pin reg4[2] not assigned to an exact location on the device
    Info: Pin reg4[1] not assigned to an exact location on the device
    Info: Pin reg4[0] not assigned to an exact location on the device
    Info: Pin RM_output[15] not assigned to an exact location on the device
    Info: Pin RM_output[14] not assigned to an exact location on the device
    Info: Pin RM_output[13] not assigned to an exact location on the device
    Info: Pin RM_output[12] not assigned to an exact location on the device
    Info: Pin RM_output[11] not assigned to an exact location on the device
    Info: Pin RM_output[10] not assigned to an exact location on the device
    Info: Pin RM_output[9] not assigned to an exact location on the device
    Info: Pin RM_output[8] not assigned to an exact location on the device
    Info: Pin RM_output[7] not assigned to an exact location on the device
    Info: Pin RM_output[6] not assigned to an exact location on the device
    Info: Pin RM_output[5] not assigned to an exact location on the device
    Info: Pin RM_output[4] not assigned to an exact location on the device
    Info: Pin RM_output[3] not assigned to an exact location on the device
    Info: Pin RM_output[2] not assigned to an exact location on the device
    Info: Pin RM_output[1] not assigned to an exact location on the device
    Info: Pin RM_output[0] not assigned to an exact location on the device
    Info: Pin RY_output[15] not assigned to an exact location on the device
    Info: Pin RY_output[14] not assigned to an exact location on the device
    Info: Pin RY_output[13] not assigned to an exact location on the device
    Info: Pin RY_output[12] not assigned to an exact location on the device
    Info: Pin RY_output[11] not assigned to an exact location on the device
    Info: Pin RY_output[10] not assigned to an exact location on the device
    Info: Pin RY_output[9] not assigned to an exact location on the device
    Info: Pin RY_output[8] not assigned to an exact location on the device
    Info: Pin RY_output[7] not assigned to an exact location on the device
    Info: Pin RY_output[6] not assigned to an exact location on the device
    Info: Pin RY_output[5] not assigned to an exact location on the device
    Info: Pin RY_output[4] not assigned to an exact location on the device
    Info: Pin RY_output[3] not assigned to an exact location on the device
    Info: Pin RY_output[2] not assigned to an exact location on the device
    Info: Pin RY_output[1] not assigned to an exact location on the device
    Info: Pin RY_output[0] not assigned to an exact location on the device
    Info: Pin RZ_output[15] not assigned to an exact location on the device
    Info: Pin RZ_output[14] not assigned to an exact location on the device
    Info: Pin RZ_output[13] not assigned to an exact location on the device
    Info: Pin RZ_output[12] not assigned to an exact location on the device
    Info: Pin RZ_output[11] not assigned to an exact location on the device
    Info: Pin RZ_output[10] not assigned to an exact location on the device
    Info: Pin RZ_output[9] not assigned to an exact location on the device
    Info: Pin RZ_output[8] not assigned to an exact location on the device
    Info: Pin RZ_output[7] not assigned to an exact location on the device
    Info: Pin RZ_output[6] not assigned to an exact location on the device
    Info: Pin RZ_output[5] not assigned to an exact location on the device
    Info: Pin RZ_output[4] not assigned to an exact location on the device
    Info: Pin RZ_output[3] not assigned to an exact location on the device
    Info: Pin RZ_output[2] not assigned to an exact location on the device
    Info: Pin RZ_output[1] not assigned to an exact location on the device
    Info: Pin RZ_output[0] not assigned to an exact location on the device
    Info: Pin Clock not assigned to an exact location on the device
    Info: Pin Reset not assigned to an exact location on the device
    Info: Pin IR_input[23] not assigned to an exact location on the device
    Info: Pin IR_input[22] not assigned to an exact location on the device
    Info: Pin IR_input[21] not assigned to an exact location on the device
    Info: Pin IR_input[20] not assigned to an exact location on the device
    Info: Pin IR_input[19] not assigned to an exact location on the device
    Info: Pin IR_input[18] not assigned to an exact location on the device
    Info: Pin IR_input[17] not assigned to an exact location on the device
    Info: Pin IR_input[16] not assigned to an exact location on the device
    Info: Pin IR_input[15] not assigned to an exact location on the device
    Info: Pin IR_input[14] not assigned to an exact location on the device
    Info: Pin IR_input[13] not assigned to an exact location on the device
    Info: Pin IR_input[12] not assigned to an exact location on the device
    Info: Pin IR_input[11] not assigned to an exact location on the device
    Info: Pin IR_input[10] not assigned to an exact location on the device
    Info: Pin IR_input[9] not assigned to an exact location on the device
    Info: Pin IR_input[8] not assigned to an exact location on the device
    Info: Pin IR_input[7] not assigned to an exact location on the device
    Info: Pin IR_input[6] not assigned to an exact location on the device
    Info: Pin IR_input[5] not assigned to an exact location on the device
    Info: Pin IR_input[4] not assigned to an exact location on the device
    Info: Pin IR_input[3] not assigned to an exact location on the device
    Info: Pin IR_input[2] not assigned to an exact location on the device
    Info: Pin IR_input[1] not assigned to an exact location on the device
    Info: Pin IR_input[0] not assigned to an exact location on the device
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node Clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node Reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0
        Info: Destination node controlUnit:inst2|stage~2
        Info: Destination node controlUnit:inst2|stage~3
        Info: Destination node controlUnit:inst2|stage~4
        Info: Destination node controlUnit:inst2|stage~5
        Info: Destination node controlUnit:inst2|stage~6
        Info: Destination node controlUnit:inst2|stage~7
        Info: Destination node controlUnit:inst2|stage~8
        Info: Destination node controlUnit:inst2|stage~9
        Info: Destination node controlUnit:inst2|stage~10
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 232 (unused VREF, 3.3V VCCIO, 24 input, 208 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 166.954 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y14; Fanout = 5; REG Node = 'controlUnit:inst2|stage[31]'
    Info: 2: + IC(1.443 ns) + CELL(0.178 ns) = 1.621 ns; Loc. = LAB_X32_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0'
    Info: 3: + IC(1.089 ns) + CELL(0.495 ns) = 3.205 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~2'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.285 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~4'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.365 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~6'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.445 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~8'
    Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.525 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~10'
    Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.605 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~12'
    Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.685 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~14'
    Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.765 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.845 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~18'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.925 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~20'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.005 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~22'
    Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.085 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~24'
    Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.165 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~26'
    Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 4.245 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~28'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 4.325 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~30'
    Info: 18: + IC(0.098 ns) + CELL(0.080 ns) = 4.503 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~32'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 4.583 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~34'
    Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 4.663 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~36'
    Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 4.743 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~38'
    Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.823 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~40'
    Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.903 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~42'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.983 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~44'
    Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 5.063 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~46'
    Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 5.143 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~48'
    Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 5.223 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~50'
    Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 5.303 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~52'
    Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 5.383 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~54'
    Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 5.463 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~56'
    Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 5.921 ns; Loc. = LAB_X32_Y18; Fanout = 4; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~57'
    Info: 32: + IC(1.061 ns) + CELL(0.517 ns) = 7.499 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_11~1'
    Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 7.579 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_11~3'
    Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 7.659 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_11~5'
    Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 8.117 ns; Loc. = LAB_X31_Y20; Fanout = 9; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_11~6'
    Info: 36: + IC(0.388 ns) + CELL(0.521 ns) = 9.026 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[65]~942'
    Info: 37: + IC(0.709 ns) + CELL(0.517 ns) = 10.252 ns; Loc. = LAB_X31_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_22~5'
    Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 10.332 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_22~7'
    Info: 39: + IC(0.000 ns) + CELL(0.458 ns) = 10.790 ns; Loc. = LAB_X31_Y20; Fanout = 12; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_22~8'
    Info: 40: + IC(1.040 ns) + CELL(0.177 ns) = 12.007 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[97]~949'
    Info: 41: + IC(0.732 ns) + CELL(0.495 ns) = 13.234 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_25~5'
    Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 13.314 ns; Loc. = LAB_X26_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_25~7'
    Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 13.394 ns; Loc. = LAB_X26_Y20; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_25~9'
    Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 13.852 ns; Loc. = LAB_X26_Y20; Fanout = 15; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_25~10'
    Info: 45: + IC(1.107 ns) + CELL(0.177 ns) = 15.136 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[128]~958'
    Info: 46: + IC(1.107 ns) + CELL(0.495 ns) = 16.738 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~3'
    Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 16.818 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~5'
    Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 16.898 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~7'
    Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 16.978 ns; Loc. = LAB_X25_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~9'
    Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 17.058 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~11'
    Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 17.516 ns; Loc. = LAB_X25_Y20; Fanout = 18; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_26~12'
    Info: 52: + IC(1.107 ns) + CELL(0.177 ns) = 18.800 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~966'
    Info: 53: + IC(1.107 ns) + CELL(0.495 ns) = 20.402 ns; Loc. = LAB_X24_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~3'
    Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 20.482 ns; Loc. = LAB_X24_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~5'
    Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 20.562 ns; Loc. = LAB_X24_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~7'
    Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 20.642 ns; Loc. = LAB_X24_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~9'
    Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 20.722 ns; Loc. = LAB_X24_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~11'
    Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 20.802 ns; Loc. = LAB_X24_Y20; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~13'
    Info: 59: + IC(0.000 ns) + CELL(0.458 ns) = 21.260 ns; Loc. = LAB_X24_Y20; Fanout = 21; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_27~14'
    Info: 60: + IC(1.084 ns) + CELL(0.177 ns) = 22.521 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~973'
    Info: 61: + IC(1.096 ns) + CELL(0.495 ns) = 24.112 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~5'
    Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 24.192 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~7'
    Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 24.272 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~9'
    Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 24.352 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~11'
    Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 24.432 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~13'
    Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 24.512 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~15'
    Info: 67: + IC(0.000 ns) + CELL(0.458 ns) = 24.970 ns; Loc. = LAB_X25_Y19; Fanout = 24; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_28~16'
    Info: 68: + IC(1.405 ns) + CELL(0.177 ns) = 26.552 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~985'
    Info: 69: + IC(1.073 ns) + CELL(0.495 ns) = 28.120 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~3'
    Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 28.200 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~5'
    Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 28.280 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~7'
    Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 28.360 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~9'
    Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 28.440 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~11'
    Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 28.520 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~13'
    Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 28.600 ns; Loc. = LAB_X24_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~15'
    Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 28.680 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~17'
    Info: 77: + IC(0.000 ns) + CELL(0.458 ns) = 29.138 ns; Loc. = LAB_X24_Y19; Fanout = 27; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_29~18'
    Info: 78: + IC(1.381 ns) + CELL(0.177 ns) = 30.696 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~996'
    Info: 79: + IC(0.732 ns) + CELL(0.495 ns) = 31.923 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~3'
    Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 32.003 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~5'
    Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 32.083 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~7'
    Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 32.163 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~9'
    Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 32.243 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~11'
    Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 32.323 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~13'
    Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 32.403 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~15'
    Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 32.483 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~17'
    Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 32.563 ns; Loc. = LAB_X23_Y18; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~19'
    Info: 88: + IC(0.000 ns) + CELL(0.458 ns) = 33.021 ns; Loc. = LAB_X23_Y18; Fanout = 30; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_30~20'
    Info: 89: + IC(1.693 ns) + CELL(0.177 ns) = 34.891 ns; Loc. = LAB_X18_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[291]~1003'
    Info: 90: + IC(1.385 ns) + CELL(0.495 ns) = 36.771 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~9'
    Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 36.851 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~11'
    Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 36.931 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~13'
    Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 37.011 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~15'
    Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 37.091 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~17'
    Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 37.171 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~19'
    Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 37.251 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~21'
    Info: 97: + IC(0.000 ns) + CELL(0.458 ns) = 37.709 ns; Loc. = LAB_X22_Y18; Fanout = 33; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_1~22'
    Info: 98: + IC(1.393 ns) + CELL(0.177 ns) = 39.279 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[322]~1017'
    Info: 99: + IC(1.392 ns) + CELL(0.495 ns) = 41.166 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~7'
    Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 41.246 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~9'
    Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 41.326 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~11'
    Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 41.406 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~13'
    Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 41.486 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~15'
    Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 41.566 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~17'
    Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 41.646 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~19'
    Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 41.726 ns; Loc. = LAB_X21_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~21'
    Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 41.806 ns; Loc. = LAB_X21_Y18; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~23'
    Info: 108: + IC(0.000 ns) + CELL(0.458 ns) = 42.264 ns; Loc. = LAB_X21_Y18; Fanout = 36; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_2~24'
    Info: 109: + IC(1.703 ns) + CELL(0.177 ns) = 44.144 ns; Loc. = LAB_X16_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[352]~1035'
    Info: 110: + IC(1.401 ns) + CELL(0.495 ns) = 46.040 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~3'
    Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 46.120 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~5'
    Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 46.200 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~7'
    Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 46.280 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~9'
    Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 46.360 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~11'
    Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 46.440 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~13'
    Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 46.520 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~15'
    Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 46.600 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~17'
    Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 46.680 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~19'
    Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 46.760 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~21'
    Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 46.840 ns; Loc. = LAB_X20_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~23'
    Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 46.920 ns; Loc. = LAB_X20_Y19; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~25'
    Info: 122: + IC(0.000 ns) + CELL(0.458 ns) = 47.378 ns; Loc. = LAB_X20_Y19; Fanout = 39; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_3~26'
    Info: 123: + IC(1.401 ns) + CELL(0.177 ns) = 48.956 ns; Loc. = LAB_X16_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[385]~1048'
    Info: 124: + IC(1.393 ns) + CELL(0.495 ns) = 50.844 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~5'
    Info: 125: + IC(0.000 ns) + CELL(0.080 ns) = 50.924 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~7'
    Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 51.004 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~9'
    Info: 127: + IC(0.000 ns) + CELL(0.080 ns) = 51.084 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~11'
    Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 51.164 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~13'
    Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 51.244 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~15'
    Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 51.324 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~17'
    Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 51.404 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~19'
    Info: 132: + IC(0.000 ns) + CELL(0.080 ns) = 51.484 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~21'
    Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 51.564 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~23'
    Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 51.644 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~25'
    Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 51.724 ns; Loc. = LAB_X19_Y18; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~27'
    Info: 136: + IC(0.000 ns) + CELL(0.458 ns) = 52.182 ns; Loc. = LAB_X19_Y18; Fanout = 42; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_4~28'
    Info: 137: + IC(1.089 ns) + CELL(0.177 ns) = 53.448 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[416]~1066'
    Info: 138: + IC(1.397 ns) + CELL(0.495 ns) = 55.340 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~3'
    Info: 139: + IC(0.000 ns) + CELL(0.080 ns) = 55.420 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~5'
    Info: 140: + IC(0.000 ns) + CELL(0.080 ns) = 55.500 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~7'
    Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 55.580 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~9'
    Info: 142: + IC(0.000 ns) + CELL(0.080 ns) = 55.660 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~11'
    Info: 143: + IC(0.000 ns) + CELL(0.080 ns) = 55.740 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~13'
    Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 55.820 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~15'
    Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 55.900 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~17'
    Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 55.980 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~19'
    Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 56.060 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~21'
    Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 56.140 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~23'
    Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 56.220 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~25'
    Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 56.300 ns; Loc. = LAB_X16_Y19; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~27'
    Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 56.380 ns; Loc. = LAB_X16_Y19; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~29'
    Info: 152: + IC(0.000 ns) + CELL(0.458 ns) = 56.838 ns; Loc. = LAB_X16_Y19; Fanout = 45; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_5~30'
    Info: 153: + IC(1.409 ns) + CELL(0.521 ns) = 58.768 ns; Loc. = LAB_X19_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[448]~1082'
    Info: 154: + IC(1.066 ns) + CELL(0.517 ns) = 60.351 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~3'
    Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 60.431 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~5'
    Info: 156: + IC(0.000 ns) + CELL(0.080 ns) = 60.511 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~7'
    Info: 157: + IC(0.000 ns) + CELL(0.080 ns) = 60.591 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~9'
    Info: 158: + IC(0.000 ns) + CELL(0.080 ns) = 60.671 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~11'
    Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 60.751 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~13'
    Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 60.831 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~15'
    Info: 161: + IC(0.098 ns) + CELL(0.080 ns) = 61.009 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~17'
    Info: 162: + IC(0.000 ns) + CELL(0.080 ns) = 61.089 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~19'
    Info: 163: + IC(0.000 ns) + CELL(0.080 ns) = 61.169 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~21'
    Info: 164: + IC(0.000 ns) + CELL(0.080 ns) = 61.249 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~23'
    Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 61.329 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~25'
    Info: 166: + IC(0.000 ns) + CELL(0.080 ns) = 61.409 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~27'
    Info: 167: + IC(0.000 ns) + CELL(0.080 ns) = 61.489 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~29'
    Info: 168: + IC(0.000 ns) + CELL(0.080 ns) = 61.569 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~31'
    Info: 169: + IC(0.000 ns) + CELL(0.458 ns) = 62.027 ns; Loc. = LAB_X18_Y15; Fanout = 48; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_6~32'
    Info: 170: + IC(1.428 ns) + CELL(0.177 ns) = 63.632 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[481]~1099'
    Info: 171: + IC(1.084 ns) + CELL(0.495 ns) = 65.211 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~5'
    Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 65.291 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~7'
    Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 65.371 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~9'
    Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 65.451 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~11'
    Info: 175: + IC(0.000 ns) + CELL(0.080 ns) = 65.531 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~13'
    Info: 176: + IC(0.000 ns) + CELL(0.080 ns) = 65.611 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~15'
    Info: 177: + IC(0.000 ns) + CELL(0.080 ns) = 65.691 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~17'
    Info: 178: + IC(0.098 ns) + CELL(0.080 ns) = 65.869 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~19'
    Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 65.949 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~21'
    Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 66.029 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~23'
    Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 66.109 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~25'
    Info: 182: + IC(0.000 ns) + CELL(0.080 ns) = 66.189 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~27'
    Info: 183: + IC(0.000 ns) + CELL(0.080 ns) = 66.269 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~29'
    Info: 184: + IC(0.000 ns) + CELL(0.080 ns) = 66.349 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~31'
    Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 66.429 ns; Loc. = LAB_X18_Y17; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~33'
    Info: 186: + IC(0.000 ns) + CELL(0.458 ns) = 66.887 ns; Loc. = LAB_X18_Y17; Fanout = 51; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_7~34'
    Info: 187: + IC(1.396 ns) + CELL(0.177 ns) = 68.460 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[515]~1115'
    Info: 188: + IC(1.393 ns) + CELL(0.495 ns) = 70.348 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~9'
    Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 70.428 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~11'
    Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 70.508 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~13'
    Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 70.588 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~15'
    Info: 192: + IC(0.000 ns) + CELL(0.080 ns) = 70.668 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~17'
    Info: 193: + IC(0.098 ns) + CELL(0.080 ns) = 70.846 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~19'
    Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 70.926 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~21'
    Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 71.006 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~23'
    Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 71.086 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~25'
    Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 71.166 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~27'
    Info: 198: + IC(0.000 ns) + CELL(0.080 ns) = 71.246 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~29'
    Info: 199: + IC(0.000 ns) + CELL(0.080 ns) = 71.326 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~31'
    Info: 200: + IC(0.000 ns) + CELL(0.080 ns) = 71.406 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~33'
    Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 71.486 ns; Loc. = LAB_X19_Y16; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~35'
    Info: 202: + IC(0.000 ns) + CELL(0.458 ns) = 71.944 ns; Loc. = LAB_X19_Y16; Fanout = 54; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_8~36'
    Info: 203: + IC(1.382 ns) + CELL(0.177 ns) = 73.503 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[548]~1134'
    Info: 204: + IC(1.084 ns) + CELL(0.495 ns) = 75.082 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~11'
    Info: 205: + IC(0.000 ns) + CELL(0.080 ns) = 75.162 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~13'
    Info: 206: + IC(0.000 ns) + CELL(0.080 ns) = 75.242 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~15'
    Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 75.322 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~17'
    Info: 208: + IC(0.000 ns) + CELL(0.080 ns) = 75.402 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~19'
    Info: 209: + IC(0.098 ns) + CELL(0.080 ns) = 75.580 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~21'
    Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 75.660 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~23'
    Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 75.740 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~25'
    Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 75.820 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~27'
    Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 75.900 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~29'
    Info: 214: + IC(0.000 ns) + CELL(0.080 ns) = 75.980 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~31'
    Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 76.060 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~33'
    Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 76.140 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~35'
    Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 76.220 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~37'
    Info: 218: + IC(0.000 ns) + CELL(0.458 ns) = 76.678 ns; Loc. = LAB_X22_Y16; Fanout = 57; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_9~38'
    Info: 219: + IC(1.396 ns) + CELL(0.177 ns) = 78.251 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~1153'
    Info: 220: + IC(1.397 ns) + CELL(0.495 ns) = 80.143 ns; Loc. = LAB_X20_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~15'
    Info: 221: + IC(0.000 ns) + CELL(0.080 ns) = 80.223 ns; Loc. = LAB_X20_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~17'
    Info: 222: + IC(0.000 ns) + CELL(0.080 ns) = 80.303 ns; Loc. = LAB_X20_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~19'
    Info: 223: + IC(0.098 ns) + CELL(0.080 ns) = 80.481 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~21'
    Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 80.561 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~23'
    Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 80.641 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~25'
    Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 80.721 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~27'
    Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 80.801 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~29'
    Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 80.881 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~31'
    Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 80.961 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~33'
    Info: 230: + IC(0.000 ns) + CELL(0.080 ns) = 81.041 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~35'
    Info: 231: + IC(0.000 ns) + CELL(0.080 ns) = 81.121 ns; Loc. = LAB_X20_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~37'
    Info: 232: + IC(0.000 ns) + CELL(0.080 ns) = 81.201 ns; Loc. = LAB_X20_Y16; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~39'
    Info: 233: + IC(0.000 ns) + CELL(0.458 ns) = 81.659 ns; Loc. = LAB_X20_Y16; Fanout = 60; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_10~40'
    Info: 234: + IC(1.381 ns) + CELL(0.177 ns) = 83.217 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[614]~1175'
    Info: 235: + IC(1.392 ns) + CELL(0.495 ns) = 85.104 ns; Loc. = LAB_X20_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~15'
    Info: 236: + IC(0.000 ns) + CELL(0.080 ns) = 85.184 ns; Loc. = LAB_X20_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~17'
    Info: 237: + IC(0.000 ns) + CELL(0.080 ns) = 85.264 ns; Loc. = LAB_X20_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~19'
    Info: 238: + IC(0.000 ns) + CELL(0.080 ns) = 85.344 ns; Loc. = LAB_X20_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~21'
    Info: 239: + IC(0.098 ns) + CELL(0.080 ns) = 85.522 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~23'
    Info: 240: + IC(0.000 ns) + CELL(0.080 ns) = 85.602 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~25'
    Info: 241: + IC(0.000 ns) + CELL(0.080 ns) = 85.682 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~27'
    Info: 242: + IC(0.000 ns) + CELL(0.080 ns) = 85.762 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~29'
    Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 85.842 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~31'
    Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 85.922 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~33'
    Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 86.002 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~35'
    Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 86.082 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~37'
    Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 86.162 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~39'
    Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 86.242 ns; Loc. = LAB_X20_Y12; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~41'
    Info: 249: + IC(0.000 ns) + CELL(0.458 ns) = 86.700 ns; Loc. = LAB_X20_Y12; Fanout = 63; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_12~42'
    Info: 250: + IC(1.428 ns) + CELL(0.177 ns) = 88.305 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[646]~1198'
    Info: 251: + IC(1.084 ns) + CELL(0.495 ns) = 89.884 ns; Loc. = LAB_X20_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~15'
    Info: 252: + IC(0.000 ns) + CELL(0.080 ns) = 89.964 ns; Loc. = LAB_X20_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~17'
    Info: 253: + IC(0.000 ns) + CELL(0.080 ns) = 90.044 ns; Loc. = LAB_X20_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~19'
    Info: 254: + IC(0.000 ns) + CELL(0.080 ns) = 90.124 ns; Loc. = LAB_X20_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~21'
    Info: 255: + IC(0.098 ns) + CELL(0.080 ns) = 90.302 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~23'
    Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 90.382 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~25'
    Info: 257: + IC(0.000 ns) + CELL(0.080 ns) = 90.462 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~27'
    Info: 258: + IC(0.000 ns) + CELL(0.080 ns) = 90.542 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~29'
    Info: 259: + IC(0.000 ns) + CELL(0.080 ns) = 90.622 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~31'
    Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 90.702 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~33'
    Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 90.782 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~35'
    Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 90.862 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~37'
    Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 90.942 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~39'
    Info: 264: + IC(0.000 ns) + CELL(0.080 ns) = 91.022 ns; Loc. = LAB_X20_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~41'
    Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 91.102 ns; Loc. = LAB_X20_Y14; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~43'
    Info: 266: + IC(0.000 ns) + CELL(0.458 ns) = 91.560 ns; Loc. = LAB_X20_Y14; Fanout = 66; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_13~44'
    Info: 267: + IC(1.039 ns) + CELL(0.177 ns) = 92.776 ns; Loc. = LAB_X23_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[674]~1226'
    Info: 268: + IC(1.381 ns) + CELL(0.495 ns) = 94.652 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~7'
    Info: 269: + IC(0.000 ns) + CELL(0.080 ns) = 94.732 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~9'
    Info: 270: + IC(0.000 ns) + CELL(0.080 ns) = 94.812 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~11'
    Info: 271: + IC(0.000 ns) + CELL(0.080 ns) = 94.892 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~13'
    Info: 272: + IC(0.000 ns) + CELL(0.080 ns) = 94.972 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~15'
    Info: 273: + IC(0.000 ns) + CELL(0.080 ns) = 95.052 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~17'
    Info: 274: + IC(0.000 ns) + CELL(0.080 ns) = 95.132 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~19'
    Info: 275: + IC(0.000 ns) + CELL(0.080 ns) = 95.212 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~21'
    Info: 276: + IC(0.000 ns) + CELL(0.080 ns) = 95.292 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~23'
    Info: 277: + IC(0.098 ns) + CELL(0.080 ns) = 95.470 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~25'
    Info: 278: + IC(0.000 ns) + CELL(0.080 ns) = 95.550 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~27'
    Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 95.630 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~29'
    Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 95.710 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~31'
    Info: 281: + IC(0.000 ns) + CELL(0.080 ns) = 95.790 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~33'
    Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 95.870 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~35'
    Info: 283: + IC(0.000 ns) + CELL(0.080 ns) = 95.950 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~37'
    Info: 284: + IC(0.000 ns) + CELL(0.080 ns) = 96.030 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~39'
    Info: 285: + IC(0.000 ns) + CELL(0.080 ns) = 96.110 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~41'
    Info: 286: + IC(0.000 ns) + CELL(0.080 ns) = 96.190 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~43'
    Info: 287: + IC(0.000 ns) + CELL(0.080 ns) = 96.270 ns; Loc. = LAB_X21_Y14; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~45'
    Info: 288: + IC(0.000 ns) + CELL(0.458 ns) = 96.728 ns; Loc. = LAB_X21_Y14; Fanout = 69; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_14~46'
    Info: 289: + IC(1.381 ns) + CELL(0.177 ns) = 98.286 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[706]~1251'
    Info: 290: + IC(1.073 ns) + CELL(0.495 ns) = 99.854 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~7'
    Info: 291: + IC(0.000 ns) + CELL(0.080 ns) = 99.934 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~9'
    Info: 292: + IC(0.000 ns) + CELL(0.080 ns) = 100.014 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~11'
    Info: 293: + IC(0.000 ns) + CELL(0.080 ns) = 100.094 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~13'
    Info: 294: + IC(0.000 ns) + CELL(0.080 ns) = 100.174 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~15'
    Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 100.254 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~17'
    Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 100.334 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~19'
    Info: 297: + IC(0.000 ns) + CELL(0.080 ns) = 100.414 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~21'
    Info: 298: + IC(0.000 ns) + CELL(0.080 ns) = 100.494 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~23'
    Info: 299: + IC(0.098 ns) + CELL(0.080 ns) = 100.672 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~25'
    Info: 300: + IC(0.000 ns) + CELL(0.080 ns) = 100.752 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~27'
    Info: 301: + IC(0.000 ns) + CELL(0.080 ns) = 100.832 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~29'
    Info: 302: + IC(0.000 ns) + CELL(0.080 ns) = 100.912 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~31'
    Info: 303: + IC(0.000 ns) + CELL(0.080 ns) = 100.992 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~33'
    Info: 304: + IC(0.000 ns) + CELL(0.080 ns) = 101.072 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~35'
    Info: 305: + IC(0.000 ns) + CELL(0.080 ns) = 101.152 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~37'
    Info: 306: + IC(0.000 ns) + CELL(0.080 ns) = 101.232 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~39'
    Info: 307: + IC(0.000 ns) + CELL(0.080 ns) = 101.312 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~41'
    Info: 308: + IC(0.000 ns) + CELL(0.080 ns) = 101.392 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~43'
    Info: 309: + IC(0.000 ns) + CELL(0.080 ns) = 101.472 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~45'
    Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 101.552 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~47'
    Info: 311: + IC(0.000 ns) + CELL(0.458 ns) = 102.010 ns; Loc. = LAB_X22_Y13; Fanout = 72; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_15~48'
    Info: 312: + IC(1.014 ns) + CELL(0.544 ns) = 103.568 ns; Loc. = LAB_X24_Y14; Fanout = 3; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[737]~1278'
    Info: 313: + IC(1.050 ns) + CELL(0.517 ns) = 105.135 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5'
    Info: 314: + IC(0.000 ns) + CELL(0.080 ns) = 105.215 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7'
    Info: 315: + IC(0.000 ns) + CELL(0.080 ns) = 105.295 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9'
    Info: 316: + IC(0.000 ns) + CELL(0.080 ns) = 105.375 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11'
    Info: 317: + IC(0.000 ns) + CELL(0.080 ns) = 105.455 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13'
    Info: 318: + IC(0.000 ns) + CELL(0.080 ns) = 105.535 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15'
    Info: 319: + IC(0.000 ns) + CELL(0.080 ns) = 105.615 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17'
    Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 105.695 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~19'
    Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 105.775 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~21'
    Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 105.855 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~23'
    Info: 323: + IC(0.000 ns) + CELL(0.080 ns) = 105.935 ns; Loc. = LAB_X23_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~25'
    Info: 324: + IC(0.098 ns) + CELL(0.080 ns) = 106.113 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~27'
    Info: 325: + IC(0.000 ns) + CELL(0.080 ns) = 106.193 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~29'
    Info: 326: + IC(0.000 ns) + CELL(0.080 ns) = 106.273 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~31'
    Info: 327: + IC(0.000 ns) + CELL(0.080 ns) = 106.353 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~33'
    Info: 328: + IC(0.000 ns) + CELL(0.080 ns) = 106.433 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~35'
    Info: 329: + IC(0.000 ns) + CELL(0.080 ns) = 106.513 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~37'
    Info: 330: + IC(0.000 ns) + CELL(0.080 ns) = 106.593 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~39'
    Info: 331: + IC(0.000 ns) + CELL(0.080 ns) = 106.673 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~41'
    Info: 332: + IC(0.000 ns) + CELL(0.080 ns) = 106.753 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~43'
    Info: 333: + IC(0.000 ns) + CELL(0.080 ns) = 106.833 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~45'
    Info: 334: + IC(0.000 ns) + CELL(0.080 ns) = 106.913 ns; Loc. = LAB_X23_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~47'
    Info: 335: + IC(0.000 ns) + CELL(0.080 ns) = 106.993 ns; Loc. = LAB_X23_Y12; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~49'
    Info: 336: + IC(0.000 ns) + CELL(0.458 ns) = 107.451 ns; Loc. = LAB_X23_Y12; Fanout = 75; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~50'
    Info: 337: + IC(1.550 ns) + CELL(0.319 ns) = 109.320 ns; Loc. = LAB_X29_Y13; Fanout = 3; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[772]~1796'
    Info: 338: + IC(1.373 ns) + CELL(0.517 ns) = 111.210 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11'
    Info: 339: + IC(0.000 ns) + CELL(0.080 ns) = 111.290 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13'
    Info: 340: + IC(0.000 ns) + CELL(0.080 ns) = 111.370 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15'
    Info: 341: + IC(0.000 ns) + CELL(0.080 ns) = 111.450 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17'
    Info: 342: + IC(0.000 ns) + CELL(0.080 ns) = 111.530 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19'
    Info: 343: + IC(0.000 ns) + CELL(0.080 ns) = 111.610 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21'
    Info: 344: + IC(0.000 ns) + CELL(0.080 ns) = 111.690 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~23'
    Info: 345: + IC(0.000 ns) + CELL(0.080 ns) = 111.770 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~25'
    Info: 346: + IC(0.098 ns) + CELL(0.080 ns) = 111.948 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~27'
    Info: 347: + IC(0.000 ns) + CELL(0.080 ns) = 112.028 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~29'
    Info: 348: + IC(0.000 ns) + CELL(0.080 ns) = 112.108 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~31'
    Info: 349: + IC(0.000 ns) + CELL(0.080 ns) = 112.188 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~33'
    Info: 350: + IC(0.000 ns) + CELL(0.080 ns) = 112.268 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~35'
    Info: 351: + IC(0.000 ns) + CELL(0.080 ns) = 112.348 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~37'
    Info: 352: + IC(0.000 ns) + CELL(0.080 ns) = 112.428 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~39'
    Info: 353: + IC(0.000 ns) + CELL(0.080 ns) = 112.508 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~41'
    Info: 354: + IC(0.000 ns) + CELL(0.080 ns) = 112.588 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~43'
    Info: 355: + IC(0.000 ns) + CELL(0.080 ns) = 112.668 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~45'
    Info: 356: + IC(0.000 ns) + CELL(0.080 ns) = 112.748 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~47'
    Info: 357: + IC(0.000 ns) + CELL(0.080 ns) = 112.828 ns; Loc. = LAB_X25_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~49'
    Info: 358: + IC(0.000 ns) + CELL(0.080 ns) = 112.908 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~51'
    Info: 359: + IC(0.000 ns) + CELL(0.458 ns) = 113.366 ns; Loc. = LAB_X25_Y14; Fanout = 78; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~52'
    Info: 360: + IC(1.229 ns) + CELL(0.319 ns) = 114.914 ns; Loc. = LAB_X31_Y14; Fanout = 3; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[803]~1821'
    Info: 361: + IC(1.671 ns) + CELL(0.517 ns) = 117.102 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9'
    Info: 362: + IC(0.000 ns) + CELL(0.080 ns) = 117.182 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11'
    Info: 363: + IC(0.000 ns) + CELL(0.080 ns) = 117.262 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13'
    Info: 364: + IC(0.000 ns) + CELL(0.080 ns) = 117.342 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15'
    Info: 365: + IC(0.000 ns) + CELL(0.080 ns) = 117.422 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17'
    Info: 366: + IC(0.000 ns) + CELL(0.080 ns) = 117.502 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19'
    Info: 367: + IC(0.000 ns) + CELL(0.080 ns) = 117.582 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21'
    Info: 368: + IC(0.000 ns) + CELL(0.080 ns) = 117.662 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23'
    Info: 369: + IC(0.000 ns) + CELL(0.080 ns) = 117.742 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25'
    Info: 370: + IC(0.000 ns) + CELL(0.080 ns) = 117.822 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~27'
    Info: 371: + IC(0.098 ns) + CELL(0.080 ns) = 118.000 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~29'
    Info: 372: + IC(0.000 ns) + CELL(0.080 ns) = 118.080 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~31'
    Info: 373: + IC(0.000 ns) + CELL(0.080 ns) = 118.160 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~33'
    Info: 374: + IC(0.000 ns) + CELL(0.080 ns) = 118.240 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~35'
    Info: 375: + IC(0.000 ns) + CELL(0.080 ns) = 118.320 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~37'
    Info: 376: + IC(0.000 ns) + CELL(0.080 ns) = 118.400 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~39'
    Info: 377: + IC(0.000 ns) + CELL(0.080 ns) = 118.480 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~41'
    Info: 378: + IC(0.000 ns) + CELL(0.080 ns) = 118.560 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~43'
    Info: 379: + IC(0.000 ns) + CELL(0.080 ns) = 118.640 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~45'
    Info: 380: + IC(0.000 ns) + CELL(0.080 ns) = 118.720 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~47'
    Info: 381: + IC(0.000 ns) + CELL(0.080 ns) = 118.800 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~49'
    Info: 382: + IC(0.000 ns) + CELL(0.080 ns) = 118.880 ns; Loc. = LAB_X25_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~51'
    Info: 383: + IC(0.000 ns) + CELL(0.080 ns) = 118.960 ns; Loc. = LAB_X25_Y12; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~53'
    Info: 384: + IC(0.000 ns) + CELL(0.458 ns) = 119.418 ns; Loc. = LAB_X25_Y12; Fanout = 81; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~54'
    Info: 385: + IC(1.727 ns) + CELL(0.177 ns) = 121.322 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[836]~1359'
    Info: 386: + IC(1.396 ns) + CELL(0.495 ns) = 123.213 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11'
    Info: 387: + IC(0.000 ns) + CELL(0.080 ns) = 123.293 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13'
    Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 123.373 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15'
    Info: 389: + IC(0.000 ns) + CELL(0.080 ns) = 123.453 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17'
    Info: 390: + IC(0.000 ns) + CELL(0.080 ns) = 123.533 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19'
    Info: 391: + IC(0.000 ns) + CELL(0.080 ns) = 123.613 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21'
    Info: 392: + IC(0.000 ns) + CELL(0.080 ns) = 123.693 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23'
    Info: 393: + IC(0.000 ns) + CELL(0.080 ns) = 123.773 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25'
    Info: 394: + IC(0.000 ns) + CELL(0.080 ns) = 123.853 ns; Loc. = LAB_X27_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27'
    Info: 395: + IC(0.098 ns) + CELL(0.080 ns) = 124.031 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29'
    Info: 396: + IC(0.000 ns) + CELL(0.080 ns) = 124.111 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~31'
    Info: 397: + IC(0.000 ns) + CELL(0.080 ns) = 124.191 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~33'
    Info: 398: + IC(0.000 ns) + CELL(0.080 ns) = 124.271 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~35'
    Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 124.351 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~37'
    Info: 400: + IC(0.000 ns) + CELL(0.080 ns) = 124.431 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~39'
    Info: 401: + IC(0.000 ns) + CELL(0.080 ns) = 124.511 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~41'
    Info: 402: + IC(0.000 ns) + CELL(0.080 ns) = 124.591 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~43'
    Info: 403: + IC(0.000 ns) + CELL(0.080 ns) = 124.671 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~45'
    Info: 404: + IC(0.000 ns) + CELL(0.080 ns) = 124.751 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~47'
    Info: 405: + IC(0.000 ns) + CELL(0.080 ns) = 124.831 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~49'
    Info: 406: + IC(0.000 ns) + CELL(0.080 ns) = 124.911 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~51'
    Info: 407: + IC(0.000 ns) + CELL(0.080 ns) = 124.991 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~53'
    Info: 408: + IC(0.000 ns) + CELL(0.080 ns) = 125.071 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~55'
    Info: 409: + IC(0.000 ns) + CELL(0.458 ns) = 125.529 ns; Loc. = LAB_X27_Y11; Fanout = 84; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~56'
    Info: 410: + IC(0.745 ns) + CELL(0.521 ns) = 126.795 ns; Loc. = LAB_X27_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[864]~1394'
    Info: 411: + IC(1.375 ns) + CELL(0.517 ns) = 128.687 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~3'
    Info: 412: + IC(0.000 ns) + CELL(0.080 ns) = 128.767 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~5'
    Info: 413: + IC(0.000 ns) + CELL(0.080 ns) = 128.847 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~7'
    Info: 414: + IC(0.000 ns) + CELL(0.080 ns) = 128.927 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9'
    Info: 415: + IC(0.000 ns) + CELL(0.080 ns) = 129.007 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11'
    Info: 416: + IC(0.000 ns) + CELL(0.080 ns) = 129.087 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13'
    Info: 417: + IC(0.000 ns) + CELL(0.080 ns) = 129.167 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15'
    Info: 418: + IC(0.000 ns) + CELL(0.080 ns) = 129.247 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17'
    Info: 419: + IC(0.000 ns) + CELL(0.080 ns) = 129.327 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19'
    Info: 420: + IC(0.000 ns) + CELL(0.080 ns) = 129.407 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21'
    Info: 421: + IC(0.000 ns) + CELL(0.080 ns) = 129.487 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23'
    Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 129.567 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25'
    Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 129.647 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27'
    Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 129.727 ns; Loc. = LAB_X30_Y11; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29'
    Info: 425: + IC(0.098 ns) + CELL(0.080 ns) = 129.905 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31'
    Info: 426: + IC(0.000 ns) + CELL(0.080 ns) = 129.985 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33'
    Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 130.065 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~35'
    Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 130.145 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~37'
    Info: 429: + IC(0.000 ns) + CELL(0.080 ns) = 130.225 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~39'
    Info: 430: + IC(0.000 ns) + CELL(0.080 ns) = 130.305 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~41'
    Info: 431: + IC(0.000 ns) + CELL(0.080 ns) = 130.385 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~43'
    Info: 432: + IC(0.000 ns) + CELL(0.080 ns) = 130.465 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~45'
    Info: 433: + IC(0.000 ns) + CELL(0.080 ns) = 130.545 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~47'
    Info: 434: + IC(0.000 ns) + CELL(0.080 ns) = 130.625 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~49'
    Info: 435: + IC(0.000 ns) + CELL(0.080 ns) = 130.705 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~51'
    Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 130.785 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~53'
    Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 130.865 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~55'
    Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 130.945 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~57'
    Info: 439: + IC(0.000 ns) + CELL(0.458 ns) = 131.403 ns; Loc. = LAB_X30_Y10; Fanout = 87; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~58'
    Info: 440: + IC(1.054 ns) + CELL(0.521 ns) = 132.978 ns; Loc. = LAB_X33_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~1425'
    Info: 441: + IC(1.370 ns) + CELL(0.517 ns) = 134.865 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3'
    Info: 442: + IC(0.000 ns) + CELL(0.080 ns) = 134.945 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5'
    Info: 443: + IC(0.000 ns) + CELL(0.080 ns) = 135.025 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7'
    Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 135.105 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9'
    Info: 445: + IC(0.000 ns) + CELL(0.080 ns) = 135.185 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11'
    Info: 446: + IC(0.000 ns) + CELL(0.080 ns) = 135.265 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13'
    Info: 447: + IC(0.000 ns) + CELL(0.080 ns) = 135.345 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15'
    Info: 448: + IC(0.000 ns) + CELL(0.080 ns) = 135.425 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17'
    Info: 449: + IC(0.000 ns) + CELL(0.080 ns) = 135.505 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19'
    Info: 450: + IC(0.000 ns) + CELL(0.080 ns) = 135.585 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21'
    Info: 451: + IC(0.000 ns) + CELL(0.080 ns) = 135.665 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23'
    Info: 452: + IC(0.000 ns) + CELL(0.080 ns) = 135.745 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25'
    Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 135.825 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27'
    Info: 454: + IC(0.000 ns) + CELL(0.080 ns) = 135.905 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29'
    Info: 455: + IC(0.098 ns) + CELL(0.080 ns) = 136.083 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31'
    Info: 456: + IC(0.000 ns) + CELL(0.080 ns) = 136.163 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33'
    Info: 457: + IC(0.000 ns) + CELL(0.080 ns) = 136.243 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35'
    Info: 458: + IC(0.000 ns) + CELL(0.080 ns) = 136.323 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37'
    Info: 459: + IC(0.000 ns) + CELL(0.080 ns) = 136.403 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~39'
    Info: 460: + IC(0.000 ns) + CELL(0.080 ns) = 136.483 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~41'
    Info: 461: + IC(0.000 ns) + CELL(0.080 ns) = 136.563 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~43'
    Info: 462: + IC(0.000 ns) + CELL(0.080 ns) = 136.643 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~45'
    Info: 463: + IC(0.000 ns) + CELL(0.080 ns) = 136.723 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~47'
    Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 136.803 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~49'
    Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 136.883 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~51'
    Info: 466: + IC(0.000 ns) + CELL(0.080 ns) = 136.963 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~53'
    Info: 467: + IC(0.000 ns) + CELL(0.080 ns) = 137.043 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~55'
    Info: 468: + IC(0.000 ns) + CELL(0.080 ns) = 137.123 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~57'
    Info: 469: + IC(0.000 ns) + CELL(0.080 ns) = 137.203 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~59'
    Info: 470: + IC(0.000 ns) + CELL(0.458 ns) = 137.661 ns; Loc. = LAB_X30_Y14; Fanout = 90; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~60'
    Info: 471: + IC(1.396 ns) + CELL(0.177 ns) = 139.234 ns; Loc. = LAB_X34_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~1458'
    Info: 472: + IC(1.385 ns) + CELL(0.495 ns) = 141.114 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3'
    Info: 473: + IC(0.000 ns) + CELL(0.080 ns) = 141.194 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5'
    Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 141.274 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7'
    Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 141.354 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9'
    Info: 476: + IC(0.000 ns) + CELL(0.080 ns) = 141.434 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11'
    Info: 477: + IC(0.000 ns) + CELL(0.080 ns) = 141.514 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13'
    Info: 478: + IC(0.000 ns) + CELL(0.080 ns) = 141.594 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15'
    Info: 479: + IC(0.000 ns) + CELL(0.080 ns) = 141.674 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17'
    Info: 480: + IC(0.000 ns) + CELL(0.080 ns) = 141.754 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19'
    Info: 481: + IC(0.000 ns) + CELL(0.080 ns) = 141.834 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21'
    Info: 482: + IC(0.000 ns) + CELL(0.080 ns) = 141.914 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23'
    Info: 483: + IC(0.000 ns) + CELL(0.080 ns) = 141.994 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25'
    Info: 484: + IC(0.000 ns) + CELL(0.080 ns) = 142.074 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27'
    Info: 485: + IC(0.000 ns) + CELL(0.080 ns) = 142.154 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29'
    Info: 486: + IC(0.000 ns) + CELL(0.080 ns) = 142.234 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31'
    Info: 487: + IC(0.098 ns) + CELL(0.080 ns) = 142.412 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33'
    Info: 488: + IC(0.000 ns) + CELL(0.080 ns) = 142.492 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35'
    Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 142.572 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37'
    Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 142.652 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39'
    Info: 491: + IC(0.000 ns) + CELL(0.080 ns) = 142.732 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41'
    Info: 492: + IC(0.000 ns) + CELL(0.080 ns) = 142.812 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~43'
    Info: 493: + IC(0.000 ns) + CELL(0.080 ns) = 142.892 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~45'
    Info: 494: + IC(0.000 ns) + CELL(0.080 ns) = 142.972 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~47'
    Info: 495: + IC(0.000 ns) + CELL(0.080 ns) = 143.052 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~49'
    Info: 496: + IC(0.000 ns) + CELL(0.080 ns) = 143.132 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~51'
    Info: 497: + IC(0.000 ns) + CELL(0.080 ns) = 143.212 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~53'
    Info: 498: + IC(0.000 ns) + CELL(0.080 ns) = 143.292 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~55'
    Info: 499: + IC(0.000 ns) + CELL(0.080 ns) = 143.372 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~57'
    Info: 500: + IC(0.000 ns) + CELL(0.080 ns) = 143.452 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~59'
    Info: 501: + IC(0.000 ns) + CELL(0.080 ns) = 143.532 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~61'
    Info: 502: + IC(0.000 ns) + CELL(0.458 ns) = 143.990 ns; Loc. = LAB_X30_Y12; Fanout = 93; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~62'
    Info: 503: + IC(1.401 ns) + CELL(0.177 ns) = 145.568 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[967]~1482'
    Info: 504: + IC(1.727 ns) + CELL(0.495 ns) = 147.790 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17'
    Info: 505: + IC(0.000 ns) + CELL(0.080 ns) = 147.870 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19'
    Info: 506: + IC(0.000 ns) + CELL(0.080 ns) = 147.950 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21'
    Info: 507: + IC(0.000 ns) + CELL(0.080 ns) = 148.030 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23'
    Info: 508: + IC(0.000 ns) + CELL(0.080 ns) = 148.110 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25'
    Info: 509: + IC(0.000 ns) + CELL(0.080 ns) = 148.190 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27'
    Info: 510: + IC(0.000 ns) + CELL(0.080 ns) = 148.270 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29'
    Info: 511: + IC(0.000 ns) + CELL(0.080 ns) = 148.350 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31'
    Info: 512: + IC(0.000 ns) + CELL(0.080 ns) = 148.430 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33'
    Info: 513: + IC(0.000 ns) + CELL(0.080 ns) = 148.510 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35'
    Info: 514: + IC(0.000 ns) + CELL(0.080 ns) = 148.590 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37'
    Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 148.670 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39'
    Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 148.750 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41'
    Info: 517: + IC(0.000 ns) + CELL(0.080 ns) = 148.830 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43'
    Info: 518: + IC(0.000 ns) + CELL(0.080 ns) = 148.910 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~45'
    Info: 519: + IC(0.000 ns) + CELL(0.080 ns) = 148.990 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~47'
    Info: 520: + IC(0.098 ns) + CELL(0.080 ns) = 149.168 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~49'
    Info: 521: + IC(0.000 ns) + CELL(0.080 ns) = 149.248 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~51'
    Info: 522: + IC(0.000 ns) + CELL(0.080 ns) = 149.328 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~53'
    Info: 523: + IC(0.000 ns) + CELL(0.080 ns) = 149.408 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~55'
    Info: 524: + IC(0.000 ns) + CELL(0.080 ns) = 149.488 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~57'
    Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 149.568 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~59'
    Info: 526: + IC(0.000 ns) + CELL(0.080 ns) = 149.648 ns; Loc. = LAB_X32_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~61'
    Info: 527: + IC(0.000 ns) + CELL(0.080 ns) = 149.728 ns; Loc. = LAB_X32_Y12; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~63'
    Info: 528: + IC(0.000 ns) + CELL(0.458 ns) = 150.186 ns; Loc. = LAB_X32_Y12; Fanout = 64; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~64'
    Info: 529: + IC(1.393 ns) + CELL(0.177 ns) = 151.756 ns; Loc. = LAB_X29_Y14; Fanout = 3; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[999]~1501'
    Info: 530: + IC(1.381 ns) + CELL(0.495 ns) = 153.632 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~15'
    Info: 531: + IC(0.000 ns) + CELL(0.080 ns) = 153.712 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~17'
    Info: 532: + IC(0.000 ns) + CELL(0.080 ns) = 153.792 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~19'
    Info: 533: + IC(0.000 ns) + CELL(0.080 ns) = 153.872 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~21'
    Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 153.952 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~23'
    Info: 535: + IC(0.000 ns) + CELL(0.080 ns) = 154.032 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~25'
    Info: 536: + IC(0.000 ns) + CELL(0.080 ns) = 154.112 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~27'
    Info: 537: + IC(0.000 ns) + CELL(0.080 ns) = 154.192 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~29'
    Info: 538: + IC(0.000 ns) + CELL(0.080 ns) = 154.272 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~31'
    Info: 539: + IC(0.098 ns) + CELL(0.080 ns) = 154.450 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~33'
    Info: 540: + IC(0.000 ns) + CELL(0.080 ns) = 154.530 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~35'
    Info: 541: + IC(0.000 ns) + CELL(0.080 ns) = 154.610 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~37'
    Info: 542: + IC(0.000 ns) + CELL(0.080 ns) = 154.690 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~39'
    Info: 543: + IC(0.000 ns) + CELL(0.080 ns) = 154.770 ns; Loc. = LAB_X31_Y12; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~41'
    Info: 544: + IC(0.000 ns) + CELL(0.458 ns) = 155.228 ns; Loc. = LAB_X31_Y12; Fanout = 1; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~42'
    Info: 545: + IC(1.336 ns) + CELL(0.545 ns) = 157.109 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[21]~21'
    Info: 546: + IC(1.711 ns) + CELL(0.517 ns) = 159.337 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add1~43'
    Info: 547: + IC(0.000 ns) + CELL(0.458 ns) = 159.795 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add1~44'
    Info: 548: + IC(0.709 ns) + CELL(0.517 ns) = 161.021 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~45'
    Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 161.101 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~47'
    Info: 550: + IC(0.000 ns) + CELL(0.080 ns) = 161.181 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~49'
    Info: 551: + IC(0.000 ns) + CELL(0.080 ns) = 161.261 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~51'
    Info: 552: + IC(0.000 ns) + CELL(0.080 ns) = 161.341 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~53'
    Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 161.421 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~55'
    Info: 554: + IC(0.000 ns) + CELL(0.080 ns) = 161.501 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~57'
    Info: 555: + IC(0.000 ns) + CELL(0.080 ns) = 161.581 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~59'
    Info: 556: + IC(0.000 ns) + CELL(0.458 ns) = 162.039 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'controlUnit:inst2|Add2~60'
    Info: 557: + IC(1.084 ns) + CELL(0.177 ns) = 163.300 ns; Loc. = LAB_X34_Y16; Fanout = 2; COMB Node = 'controlUnit:inst2|Equal1~9'
    Info: 558: + IC(0.929 ns) + CELL(0.322 ns) = 164.551 ns; Loc. = LAB_X35_Y15; Fanout = 4; COMB Node = 'controlUnit:inst2|Equal1~10'
    Info: 559: + IC(0.154 ns) + CELL(0.521 ns) = 165.226 ns; Loc. = LAB_X35_Y15; Fanout = 3; COMB Node = 'controlUnit:inst2|Equal1~12'
    Info: 560: + IC(0.498 ns) + CELL(0.178 ns) = 165.902 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'controlUnit:inst2|alu_op[1]~3'
    Info: 561: + IC(0.294 ns) + CELL(0.758 ns) = 166.954 ns; Loc. = LAB_X35_Y15; Fanout = 33; REG Node = 'controlUnit:inst2|alu_op[0]'
    Info: Total cell delay = 79.038 ns ( 47.34 % )
    Info: Total interconnect delay = 87.916 ns ( 52.66 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 6% of the available device resources
    Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 208 output pins without output pin load capacitance assignment
    Info: Pin "C_output" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "V_output" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ZERO_output" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "N_output" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_inv" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "b_inv" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_OP[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ALU_OP[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IR_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output42[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RA_output43[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RB_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "reg4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RM_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RY_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZ_output[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file C:/Temp/Project230/ProjectMid.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 349 megabytes
    Info: Processing ended: Thu Apr 03 17:56:27 2014
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Temp/Project230/ProjectMid.fit.smsg.


