<?xml version="1.0"?>
<block name="int2float_dup.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:6c2439067677536e3de8729b42a7ec800d4a44cf1ca17a5250c98cedbe8b268d" atom_netlist_id="SHA256:3ba3936f274847831d05d27b39fc7c0dcd310a218a094a16dc7729d2ba32cd6b">
	<inputs>pi00 pi01 pi02 pi03 pi04 pi05 pi06 pi07 pi08 pi09 pi10</inputs>
	<outputs>out:po0 out:po1 out:po2 out:po3 out:po4 out:po5 out:po6</outputs>
	<clocks></clocks>
	<block name="po0" instance="LAB[0]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open open pi00 pi07 pi06 pi10 pi05 pi09 pi01 pi08 pi02 pi03 pi04 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open open open alm[9].data_out[1]-&gt;LAB_dataout open open open open open open open open open open open open open alm[4].data_out[1]-&gt;LAB_dataout alm[9].data_out[5]-&gt;LAB_dataout alm[3].data_out[2]-&gt;LAB_dataout alm[4].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n23" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[11]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain open LAB.data_in[13]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n23" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n23" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n23" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n23</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n49" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n49" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n49" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n49</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n22" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[11]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n22" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n22" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n22" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n22</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n47" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n47" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n47" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n47</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n27" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[9]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n27" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n27" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n27" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n27</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n52" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n52" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n52" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n52</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n46" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback alm[0].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n46" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n46" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n46" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n46</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n36" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n36" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n36" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open 3 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n36</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po2" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[3].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[12]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback open alm[6].data_out[0]-&gt;LAB_alm_feedback alm[5].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po2" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po2" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po2" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po2</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n32" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n32" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 open open open lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n32" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 open open open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 open open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n32</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n50" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain open LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n50" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n50" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n50" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n50</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n68" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n68" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n68" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n68</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n21" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[9]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[12]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n51" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n51" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n51" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 4 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n51</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n21" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n21" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n21" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n21</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n26" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain open open LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n25" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n25" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n25" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n25</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n26" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n26" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 open lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n26" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 open 0 1 open 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n26</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n24" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain alm[7].data_out[3]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[7]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n48" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n48" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n48" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n48</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n24" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n24" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n24" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n24</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po0" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[6]-&gt;LAB_datain alm[8].data_out[3]-&gt;LAB_alm_feedback alm[5].data_out[0]-&gt;LAB_alm_feedback alm[2].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[12]-&gt;LAB_datain alm[6].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[8]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[1].lout[0]-&gt;lut1_out open open open lut[0].lout[0]-&gt;lut0_out</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po6" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po6" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po6" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 open 0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po6</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po0" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po0" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po0" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po0</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="po1" instance="LAB[1]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open open pi00 pi10 new_n32 pi06 pi07 pi05 new_n36 pi04 pi03 pi08 pi09 pi02 pi01 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open open open alm[4].data_out[2]-&gt;LAB_dataout alm[5].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open alm[9].data_out[2]-&gt;LAB_dataout open alm[6].data_out[2]-&gt;LAB_dataout alm[2].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="new_n31" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[14]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n31" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n31" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n31" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 3 0 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n31</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n37" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n37" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n37" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">2 0 3 1 4 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n37</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n43" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[10]-&gt;LAB_datain alm[8].data_out[3]-&gt;LAB_alm_feedback alm[0].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n29" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n29" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n29" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n29</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n43" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[0]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n43" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n43" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 open open</port>
							<port_rotation_map name="in">1 2 3 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n43</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n38" instance="alm[2]" mode="alm">
			<inputs>
				<port name="data_in">alm[4].data_out[0]-&gt;LAB_alm_feedback alm[7].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain alm[3].data_out[0]-&gt;LAB_alm_feedback alm[3].data_out[3]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n38" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n38" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n38" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n38</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n61" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open open alm.data_in[2]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n61" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 open open lut.lin[5]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n61" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 2 open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n61</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n41" instance="alm[3]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[12]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n41" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n41" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n41" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n41</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n42" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n42" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n42" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n42</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="po1" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">alm[1].data_out[0]-&gt;LAB_alm_feedback alm[1].data_out[3]-&gt;LAB_alm_feedback alm[9].data_out[0]-&gt;LAB_alm_feedback alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[6]-&gt;LAB_datain open LAB.data_in[8]-&gt;LAB_datain alm[2].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po1" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po1" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n39" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n39" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open open open lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n39" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 open open open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n39</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n65" instance="alm[5]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[5]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n65" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[5]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n65" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n65" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n65</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n57" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n57" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n57" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n57</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n34" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">alm[7].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[17]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain alm[5].data_out[0]-&gt;LAB_alm_feedback open alm[0].data_out[0]-&gt;LAB_alm_feedback</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n56" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n56" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 open open open lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n56" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open open open lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">0 open open open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n56</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n34" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 open alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n34" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n34" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n34</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n35" instance="alm[7]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n35" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[4]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n35" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n35" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n35</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n40" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[7]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n40" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n40" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n40</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n33" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[14]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain open LAB.data_in[17]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[0].lout[0]-&gt;lut0_out open open lut[1].lout[0]-&gt;lut1_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n33" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[1]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n33" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n33" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 4 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n33</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n30" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n30" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n30" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 1 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n30</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n44" instance="alm[9]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[10]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n66" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n66" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n66" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n66</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n44" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[6]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n44" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[0]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n44" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 open</port>
							<port_rotation_map name="in">1 0 4 2 3 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n44</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
	</block>
	<block name="po4" instance="LAB[2]" mode="LAB">
		<inputs>
			<port name="data_in">open open open open open pi03 new_n65 pi02 pi08 pi10 pi04 new_n66 new_n56 new_n61 pi05 pi06 pi07 pi09 open open open open open pi01 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="control_in">open open open open open open open</port>
			<port name="cin">open</port>
			<port name="sharein">open</port>
		</inputs>
		<outputs>
			<port name="data_out">open open open open open alm[4].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open alm[0].data_out[1]-&gt;LAB_dataout open alm[0].data_out[2]-&gt;LAB_dataout open open open open open open open open open open open open open open open open open open</port>
			<port name="cout">open</port>
			<port name="shareout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open</port>
		</clocks>
		<block name="po3" instance="alm[0]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[17]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[11]-&gt;LAB_datain alm[8].data_out[0]-&gt;LAB_alm_feedback alm[6].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[5]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">open lut[0].lout[0]-&gt;lut0_out lut[1].lout[0]-&gt;lut1_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po3" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">open open alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po3" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 open lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po3" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 open lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">open 0 3 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po3</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="po5" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po5" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[2]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po5" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po5</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="new_n60" instance="alm[1]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[15]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[13]-&gt;LAB_datain alm[8].data_out[3]-&gt;LAB_alm_feedback LAB.data_in[5]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n58" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 open alm.data_in[7]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n58" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[4]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n58" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n58</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n60" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open alm.data_in[7]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n60" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n60" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n60</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[2]" />
		<block name="open" instance="alm[3]" />
		<block name="po4" instance="alm[4]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[8]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[12]-&gt;LAB_datain LAB.data_in[14]-&gt;LAB_datain LAB.data_in[9]-&gt;LAB_datain alm[1].data_out[3]-&gt;LAB_alm_feedback alm[1].data_out[0]-&gt;LAB_alm_feedback LAB.data_in[16]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open lut[0].lout[0]-&gt;lut0_out open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="po4" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[5]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 open alm.data_in[6]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="po4" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1 lut.lin[6]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="po4" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">po4</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n64" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">open open open open open alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n64" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[6]-&gt;l_complete1 open lut.lin[5]-&gt;l_complete1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n64" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 open open open</port>
							<port_rotation_map name="in">0 open 1 open open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n64</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[5]" />
		<block name="new_n63" instance="alm[6]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[5]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[6]-&gt;LAB_datain alm[4].data_out[0]-&gt;LAB_alm_feedback open open</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open open open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="open" instance="lut[0]" />
			<block name="new_n63" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n63" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[5]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n63" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n63</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[7]" />
		<block name="new_n59" instance="alm[8]" mode="alm">
			<inputs>
				<port name="data_in">LAB.data_in[14]-&gt;LAB_datain LAB.data_in[8]-&gt;LAB_datain LAB.data_in[10]-&gt;LAB_datain LAB.data_in[7]-&gt;LAB_datain LAB.data_in[23]-&gt;LAB_datain LAB.data_in[17]-&gt;LAB_datain LAB.data_in[16]-&gt;LAB_datain LAB.data_in[15]-&gt;LAB_datain</port>
				<port name="control">open open open open open open open</port>
				<port name="cin">open</port>
				<port name="sharein">open</port>
			</inputs>
			<outputs>
				<port name="data_out">lut[1].lout[0]-&gt;lut1_out open open lut[0].lout[0]-&gt;lut0_out open open</port>
				<port name="cout">open</port>
				<port name="shareout">open</port>
			</outputs>
			<clocks>
				<port name="clock">open open</port>
			</clocks>
			<block name="new_n59" instance="lut[0]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[0]-&gt;in_comp1 alm.data_in[4]-&gt;in_comp1 alm.data_in[5]-&gt;in_comp1 alm.data_in[7]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 open open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n59" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[1]-&gt;l_complete1 open lut.lin[0]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n59" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 open lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 open 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n59</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="new_n54" instance="lut[1]" mode="names_lut">
				<inputs>
					<port name="lin">alm.data_in[7]-&gt;in_comp1 alm.data_in[0]-&gt;in_comp1 alm.data_in[2]-&gt;in_comp1 alm.data_in[1]-&gt;in_comp1 alm.data_in[3]-&gt;in_comp1 alm.data_in[6]-&gt;in_comp1 open</port>
					<port name="cin">open</port>
					<port name="sharein">open</port>
				</inputs>
				<outputs>
					<port name="lout">lut6[0].out[0]-&gt;l_complete2 open</port>
					<port name="cout">open</port>
					<port name="shareout">open</port>
				</outputs>
				<clocks />
				<block name="new_n54" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">lut.lin[5]-&gt;l_complete1 lut.lin[4]-&gt;l_complete1 lut.lin[1]-&gt;l_complete1 lut.lin[3]-&gt;l_complete1 lut.lin[2]-&gt;l_complete1 lut.lin[0]-&gt;l_complete1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="new_n54" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">new_n54</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="dff[0]" />
			<block name="open" instance="dff[1]" />
		</block>
		<block name="open" instance="alm[9]" />
	</block>
	<block name="out:po0" instance="io[3]" mode="io">
		<inputs>
			<port name="core_in">po0 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po0" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po0" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po1" instance="io[4]" mode="io">
		<inputs>
			<port name="core_in">po1 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po1" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po1" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po2" instance="io[5]" mode="io">
		<inputs>
			<port name="core_in">po2 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po2" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po2" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po4" instance="io[6]" mode="io">
		<inputs>
			<port name="core_in">po4 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po4" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po4" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po5" instance="io[7]" mode="io">
		<inputs>
			<port name="core_in">po5 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po5" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po5" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po3" instance="io[8]" mode="io">
		<inputs>
			<port name="core_in">po3 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po3" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po3" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="out:po6" instance="io[9]" mode="io">
		<inputs>
			<port name="core_in">po6 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="out:po6" instance="pad[0]" mode="outpad">
			<inputs>
				<port name="drive_off_chip">io.core_in[0]-&gt;drive_off_chip</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">open</port>
			</outputs>
			<clocks />
			<block name="out:po6" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">pad.drive_off_chip[0]-&gt;outpad</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi00" instance="io[10]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi00" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi00" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi00</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi01" instance="io[11]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi01" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi01" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi01</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi02" instance="io[12]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi02" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi02" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi02</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi03" instance="io[13]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi03" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi03" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi03</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi04" instance="io[14]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi04" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi04" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi04</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi05" instance="io[15]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi05" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi05" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi05</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi06" instance="io[16]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi06" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi06" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi06</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi07" instance="io[17]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi07" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi07" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi07</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi08" instance="io[18]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi08" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi08" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi08</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi09" instance="io[19]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi09" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi09" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi09</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
	<block name="pi10" instance="io[20]" mode="io">
		<inputs>
			<port name="core_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="core_out">pad[0].recieve_off_chip[0]-&gt;recieve_off_chip open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open</port>
		</clocks>
		<block name="pi10" instance="pad[0]" mode="inpad">
			<inputs>
				<port name="drive_off_chip">open</port>
			</inputs>
			<outputs>
				<port name="recieve_off_chip">inpad[0].inpad[0]-&gt;inpad</port>
			</outputs>
			<clocks />
			<block name="pi10" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">pi10</port>
				</outputs>
				<clocks />
			</block>
		</block>
		<block name="open" instance="io_cell[0]" />
		<block name="open" instance="io_cell[1]" />
		<block name="open" instance="io_cell[2]" />
		<block name="open" instance="io_cell[3]" />
		<block name="open" instance="io_cell[4]" />
	</block>
</block>
