Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lcd_2_1_tb_behav xil_defaultlib.lcd_2_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece_exp2/lcd_2_1/lcd_2_1.srcs/sources_1/new/lcd_2_1.v" Line 1. Module lcd_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece_exp2/lcd_2_1/lcd_2_1.srcs/sources_1/imports/new/oneshot_universal.v" Line 1. Module oneshot_universal(WIDTH=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece_exp2/lcd_2_1/lcd_2_1.srcs/sources_1/new/lcd_2_1.v" Line 1. Module lcd_2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/user/Desktop/github/ece_exp2/lcd_2_1/lcd_2_1.srcs/sources_1/imports/new/oneshot_universal.v" Line 1. Module oneshot_universal(WIDTH=13) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.oneshot_universal(WIDTH=13)
Compiling module xil_defaultlib.lcd_2_1
Compiling module xil_defaultlib.lcd_2_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lcd_2_1_tb_behav
