#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Mar 28 02:17:39 2016
# Process ID: 6496
# Log file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ACCEL/managed_ip_project/managed_ip_project.tmp/accel_v1_0_v1_0_project/ACCEL_v1_0_v1_0_project.runs/synth_1/ACCEL_v1_0.vds
# Journal file: c:/Users/Emily/Documents/Document/2015-2016/ECE532/Project/ACCEL/managed_ip_project/managed_ip_project.tmp/accel_v1_0_v1_0_project/ACCEL_v1_0_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ACCEL_v1_0.tcl -notrace
Command: synth_design -top ACCEL_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 239.137 ; gain = 62.496
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelArithmetics.vhd:238]
INFO: [Synth 8-638] synthesizing module 'ACCEL_v1_0' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ACCEL_v1_0.v:4]
	Parameter C_ACCEL_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ACCEL_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ACCEL_v1_0_ACCEL_AXI' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ACCEL_v1_0_ACCEL_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelerometerCtl.vhd:61]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelerometerCtl.vhd:154]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/SPI_If.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (2#1) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelerometerCtl.vhd:181]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelArithmetics.vhd:74]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-637] synthesizing blackbox instance 'Magnitude_Calculation' of component 'Square_Root' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelArithmetics.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (3#1) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelArithmetics.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (4#1) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/AccelerometerCtl.vhd:61]
INFO: [Synth 8-226] default block is never used [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ACCEL_v1_0_ACCEL_AXI.v:367]
INFO: [Synth 8-256] done synthesizing module 'ACCEL_v1_0_ACCEL_AXI' (5#1) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ACCEL_v1_0_ACCEL_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ACCEL_v1_0' (6#1) [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ACCEL_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 273.535 ; gain = 96.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 273.535 ; gain = 96.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 273.535 ; gain = 96.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 324.918 ; gain = 148.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module AccelArithmetics 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
Module AccelerometerCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module ACCEL_v1_0_ACCEL_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 419.031 ; gain = 242.391
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' into 'ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-4471] merging register 'ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' into 'ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' [c:/users/emily/documents/document/2015-2016/ece532/project/accel/ip_repo/accel_1.0/hdl/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-5544] ROM "ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/SPI_Interface/StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StN_Spi_Trans" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/ACCEL_Y_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/ACCEL_Y_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SQUARE_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: operator ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/multOp is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SQUARE_reg.
DSP Report: Generating DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Z_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/ACCEL_Z_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/ACCEL_Z_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Z_SQUARE_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: operator ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/multOp is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Z_SQUARE_reg.
DSP Report: Generating DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SQUARE_reg, operation Mode is: (A2*B2)'.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/ACCEL_X_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/ACCEL_X_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: register ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SQUARE_reg is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SQUARE_reg.
DSP Report: operator ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/multOp is absorbed into DSP ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SQUARE_reg.
WARNING: [Synth 8-3331] design ACCEL_v1_0 has unconnected port accel_axi_awprot[2]
WARNING: [Synth 8-3331] design ACCEL_v1_0 has unconnected port accel_axi_awprot[1]
WARNING: [Synth 8-3331] design ACCEL_v1_0 has unconnected port accel_axi_awprot[0]
WARNING: [Synth 8-3331] design ACCEL_v1_0 has unconnected port accel_axi_arprot[2]
WARNING: [Synth 8-3331] design ACCEL_v1_0 has unconnected port accel_axi_arprot[1]
WARNING: [Synth 8-3331] design ACCEL_v1_0 has unconnected port accel_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 420.313 ; gain = 243.672
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 420.313 ; gain = 243.672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ACCEL_v1_0  | (A2*B2)'    | No           | 12     | 12     | 48     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|ACCEL_v1_0  | (A2*B2)'    | No           | 12     | 12     | 48     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|ACCEL_v1_0  | (A2*B2)'    | No           | 12     | 12     | 48     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StC_Adxl_Ctrl_reg[5] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StC_Spi_Trans_reg[8] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StC_Spi_Trans_reg[7] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StC_Spi_Trans_reg[6] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StC_Spi_Trans_reg[3] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/StC_Spi_Trans_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/SPI_Interface/StC_reg[7] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/SPI_Interface/StC_reg[6] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[0][5] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[0][3] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[0][0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[1][7] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Cmd_Reg_reg[2][7] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/D_Send_reg[7] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SUM_reg[1] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_SUM_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SUM_reg[1] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_SUM_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_Y_CLIP_reg[9] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[9] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/Accel_Calculation/ACCEL_X_CLIP_reg[9] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[10] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[9] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[11] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[10] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[12] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[11] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[13] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[12] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[14] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[13] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[15] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[14] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[16] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[15] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[17] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[16] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[18] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[17] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[19] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[18] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[20] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[19] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[21] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[20] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[22] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[21] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[23] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[22] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[24] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[23] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[25] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[24] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[26] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[25] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[27] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[26] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[28] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[27] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[29] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[28] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[30] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[29] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg1_reg[31] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[30] ) is unused and will be removed from module ACCEL_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ACCEL_v1_0_ACCEL_AXI_inst/slv_reg0_reg[31] ) is unused and will be removed from module ACCEL_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 441.566 ; gain = 264.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ACCEL_v1_0  | ACCEL_v1_0_ACCEL_AXI_inst/AccelCtl_inst/ADXL_Control/Data_Reg_reg[2][6] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Square_Root   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |Square_Root_bbox |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |    50|
|4     |DSP48E1          |     3|
|5     |LUT1             |    76|
|6     |LUT2             |   139|
|7     |LUT3             |    76|
|8     |LUT4             |    87|
|9     |LUT5             |    68|
|10    |LUT6             |    97|
|11    |SRL16E           |     6|
|12    |FDRE             |   485|
|13    |FDSE             |     7|
|14    |IBUF             |    48|
|15    |OBUF             |    44|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |  1204|
|2     |  ACCEL_v1_0_ACCEL_AXI_inst |ACCEL_v1_0_ACCEL_AXI |  1075|
|3     |    AccelCtl_inst           |AccelerometerCtl     |   899|
|4     |      ADXL_Control          |ADXL362Ctrl          |   646|
|5     |        SPI_Interface       |SPI_If               |    89|
|6     |      Accel_Calculation     |AccelArithmetics     |   228|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 441.566 ; gain = 253.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 441.566 ; gain = 264.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 497.957 ; gain = 309.770
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 497.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 02:18:02 2016...
