{
  "design": {
    "design_info": {
      "boundary_crc": "0x7113DC039F667471",
      "device": "xcu25-ffvc1760-2LV-e",
      "name": "ipsec_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1_AR75245",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "header_fifo": {
        "fifo_generator_mac_hdr": "",
        "fifo_generator_ip_hdr": "",
        "xlconcat_0": "",
        "fifo_generator_vlan": "",
        "fifo_generator_ingrs_port": "",
        "fifo_generator_tag_sad": "",
        "fifo_generator_slow_path_flag": ""
      },
      "ENC_SAD": {
        "axis_register_slice_ENC_SAD": "",
        "xlconstant_ENC_SAD_0": "",
        "axis_data_fifo_ENC_SAD": "",
        "P4_in_VALID_gen_block_0": "",
        "DEC_SAD": ""
      },
      "dec_input_formation": {
        "esp_trailer_addition_0": "",
        "axis_register_slice_1": "",
        "metadata_extraction_1": ""
      },
      "enc": {
        "fifo_generator_cipher_txt_len_enc_out": "",
        "fifo_generator_tag_enc_out": "",
        "fifo_generator_cipher_txt_enc_out": "",
        "util_vector_logic_0": "",
        "xlconcat_0": "",
        "xlconstant_0": "",
        "xlconcat_1": "",
        "xlconstant_2": "",
        "axis_data_fifo_plain_txt_enc_in1": "",
        "util_vector_logic_8": "",
        "util_vector_logic_9": "",
        "axis_data_fifo_plain_txt_enc_in2": "",
        "xlconcat_2": "",
        "xlconstant_5": "",
        "util_vector_logic_10": "",
        "fifo_generator_iv1": "",
        "util_vector_logic_12": "",
        "util_vector_logic_13": "",
        "fifo_generator_enc_key1": "",
        "util_vector_logic_15": "",
        "xlconstant_6": "",
        "xlconstant_7": "",
        "xlconstant_8": "",
        "fifo_generator_plain_txt_len_enc_in1": "",
        "util_vector_logic_17": "",
        "util_vector_logic_18": "",
        "util_vector_logic_1": "",
        "aes_gcm_dec_0": "",
        "fifo_generator_spi_seq_aad1": ""
      },
      "packet_formation": {
        "axis_data_fifo_0": "",
        "xlconcat_0": "",
        "xlconstant_0": "",
        "pkt_formation_logic_1": ""
      },
      "packet_fwd": {
        "axis_register_slice_ENC_pkt_fwd": "",
        "axis_register_slice_1": "",
        "xlconstant_0": "",
        "calc_checksum_0": "",
        "pkt_forward_p4": "",
        "P4_in_VALID_gen_block_0": ""
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {
          "m02_regslice": "",
          "auto_cc": ""
        }
      },
      "qdma": {
        "util_ds_buf_0": "",
        "xlconstant_0": "",
        "qdma_0": ""
      },
      "from_MAC00_is_MAC0": {
        "mode_selection_0": "",
        "mac_flow_control_0": "",
        "axis_data_fifo_0": "",
        "mac_traffic_control_0": "",
        "axis_data_fifo_1": "",
        "axis_data_fifo_2": "",
        "axis_register_slice_0": "",
        "util_vector_logic_1": "",
        "xlconstant_0": "",
        "axis_interconnect_0": {
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_us": "",
            "auto_cc": ""
          }
        }
      },
      "to_MAC00_is_MAC0": {
        "axis_data_fifo_0": "",
        "tx_flow_control_0": "",
        "xlslice_0": "",
        "util_vector_logic_1": "",
        "axis_interconnect_0": {
          "xbar": "",
          "s_arb_req_suppress_concat": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "s01_data_fifo": "",
            "auto_ss_u": ""
          },
          "m00_couplers": {
            "m00_data_fifo": "",
            "m00_regslice": "",
            "auto_cc": "",
            "auto_ds": "",
            "auto_ss_slidr": "",
            "auto_ss_u": ""
          }
        }
      },
      "clk_wiz_0": "",
      "util_vector_logic_1": "",
      "demux_logic_0": "",
      "slow_path_flag_gen_0": "",
      "xlslice_0": "",
      "Register_interface_0": ""
    },
    "interface_ports": {
      "pcie_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "rx_AXIS_00": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ipsec_bd_s_axis_aclk_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "tx_AXIS_00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ipsec_bd_M00_AXIS_ACLK_0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pcie_rstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "tx_pause_req_00_o": {
        "direction": "O",
        "left": "8",
        "right": "0"
      },
      "tx_resend_pause_00_o": {
        "direction": "O"
      },
      "stat_tx_pause_valid_00_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "s_axis_aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rx_aclk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "rx_AXIS_00",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ipsec_bd_s_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "tx_aclk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "tx_AXIS_00",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ipsec_bd_M00_AXIS_ACLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "stat_rx_pause_req_00_i": {
        "direction": "I",
        "left": "8",
        "right": "0"
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ipsec_bd_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "header_fifo": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "srst": {
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "111",
            "right": "0"
          },
          "wr_en": {
            "direction": "I"
          },
          "din2": {
            "direction": "I",
            "left": "159",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "159",
            "right": "0"
          },
          "rd_en": {
            "direction": "I"
          },
          "dout2": {
            "direction": "O",
            "left": "111",
            "right": "0"
          },
          "In1": {
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dout5": {
            "direction": "O",
            "left": "32",
            "right": "0"
          },
          "dout3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "din4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "din5": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "wr_en1": {
            "direction": "I"
          },
          "din1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dout1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "dout4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "fifo_generator_mac_hdr": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_0_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "112"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "fifo_generator_ip_hdr": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_mac_hdr_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "160"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ipsec_bd_xlconcat_0_3",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "fifo_generator_vlan": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_spi_seq_2",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Builtin_FIFO"
              },
              "Input_Data_Width": {
                "value": "33"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "fifo_generator_ingrs_port": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_ip_hdr_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "4"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "fifo_generator_tag_sad": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_spi_seq_3",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "128"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          },
          "fifo_generator_slow_path_flag": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_ingrs_port_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "1"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "Net1": {
            "ports": [
              "clk",
              "fifo_generator_ip_hdr/clk",
              "fifo_generator_mac_hdr/clk",
              "fifo_generator_vlan/clk",
              "fifo_generator_ingrs_port/clk",
              "fifo_generator_tag_sad/clk",
              "fifo_generator_slow_path_flag/clk"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "srst",
              "fifo_generator_ip_hdr/srst",
              "fifo_generator_mac_hdr/srst",
              "fifo_generator_vlan/srst",
              "fifo_generator_ingrs_port/srst",
              "fifo_generator_tag_sad/srst",
              "fifo_generator_slow_path_flag/srst"
            ]
          },
          "metadata_extraction_0_mac_hdr": {
            "ports": [
              "din",
              "fifo_generator_mac_hdr/din"
            ]
          },
          "metadata_extraction_0_valid_out": {
            "ports": [
              "wr_en",
              "fifo_generator_ip_hdr/wr_en",
              "fifo_generator_mac_hdr/wr_en",
              "fifo_generator_vlan/wr_en",
              "fifo_generator_ingrs_port/wr_en",
              "fifo_generator_tag_sad/wr_en"
            ]
          },
          "metadata_extraction_0_ip_hdr": {
            "ports": [
              "din2",
              "fifo_generator_ip_hdr/din"
            ]
          },
          "fifo_generator_ip_hdr_dout": {
            "ports": [
              "fifo_generator_ip_hdr/dout",
              "dout"
            ]
          },
          "Net": {
            "ports": [
              "rd_en",
              "fifo_generator_ip_hdr/rd_en",
              "fifo_generator_mac_hdr/rd_en",
              "fifo_generator_vlan/rd_en",
              "fifo_generator_ingrs_port/rd_en",
              "fifo_generator_slow_path_flag/rd_en",
              "fifo_generator_tag_sad/rd_en"
            ]
          },
          "fifo_generator_mac_hdr_dout": {
            "ports": [
              "fifo_generator_mac_hdr/dout",
              "dout2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "fifo_generator_vlan/din"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "xlconcat_0/In1"
            ]
          },
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_0/In0"
            ]
          },
          "fifo_generator_vlan_dout": {
            "ports": [
              "fifo_generator_vlan/dout",
              "dout5"
            ]
          },
          "fifo_generator_egrs_port_dout": {
            "ports": [
              "fifo_generator_ingrs_port/dout",
              "dout3"
            ]
          },
          "din4_1": {
            "ports": [
              "din4",
              "fifo_generator_ingrs_port/din"
            ]
          },
          "din5_1": {
            "ports": [
              "din5",
              "fifo_generator_tag_sad/din"
            ]
          },
          "wr_en1_1": {
            "ports": [
              "wr_en1",
              "fifo_generator_slow_path_flag/wr_en"
            ]
          },
          "din1_1": {
            "ports": [
              "din1",
              "fifo_generator_slow_path_flag/din"
            ]
          },
          "fifo_generator_tag_sad_dout": {
            "ports": [
              "fifo_generator_tag_sad/dout",
              "dout1"
            ]
          },
          "fifo_generator_slow_path_flag_dout": {
            "ports": [
              "fifo_generator_slow_path_flag/dout",
              "dout4"
            ]
          }
        }
      },
      "ENC_SAD": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "cam_mem_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "m_axis_tdata": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "m_axis_tkeep": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "m_axis_tlast": {
            "direction": "O"
          },
          "m_axis_tvalid": {
            "direction": "O"
          },
          "m_axis_tready": {
            "direction": "I"
          },
          "user_metadata_out": {
            "direction": "O",
            "left": "903",
            "right": "0"
          },
          "user_metadata_out_valid": {
            "direction": "O"
          }
        },
        "components": {
          "axis_register_slice_ENC_SAD": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "ipsec_bd_axis_register_slice_0_0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TUSER_WIDTH": {
                "value": "904"
              }
            }
          },
          "xlconstant_ENC_SAD_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "904"
              }
            }
          },
          "axis_data_fifo_ENC_SAD": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_0_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "P4_in_VALID_gen_block_0": {
            "vlnv": "xilinx.com:module_ref:P4_in_VALID_gen_block:1.0",
            "xci_name": "ipsec_bd_P4_in_VALID_gen_block_0_0",
            "parameters": {
              "TDEST_SIZE": {
                "value": "904"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "P4_in_VALID_gen_block",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "904",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "903",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "904",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "903",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "Tuser_valid_out": {
                "direction": "O"
              },
              "Tdest_valid_out": {
                "direction": "O"
              }
            }
          },
          "DEC_SAD": {
            "vlnv": "xilinx.com:ip:sdnet:2.2",
            "xci_name": "ipsec_bd_sdnet_0_4",
            "parameters": {
              "AXIS_CLK_FREQ_MHZ": {
                "value": "333"
              },
              "CAM_MEM_CLK_ENABLE": {
                "value": "1"
              },
              "CAM_TABLE_PARAMS": {
                "value": "MyProcessing.sad {ram_style GLOBAL clock CAM mode BCAM opt GLOBAL}"
              },
              "JSON_TIMESTAMP": {
                "value": "1601540136"
              },
              "M_AXI_HBM_ADDR_WIDTH": {
                "value": "33"
              },
              "M_AXI_HBM_DATA_WIDTH": {
                "value": "256"
              },
              "M_AXI_HBM_ID_WIDTH": {
                "value": "6"
              },
              "M_AXI_HBM_PROTOCOL": {
                "value": "0"
              },
              "P4_FILE": {
                "value": "/home/merin.baby/merin/xilu_u25b_ipsec/IPSEC_DEC_C0_08/IP/p4/sad_dec_new_A0_00.p4"
              },
              "PKT_RATE": {
                "value": "150"
              },
              "S_AXI_ADDR_WIDTH": {
                "value": "13"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "USER_METADATA_ENABLES": {
                "value": "metadata.ingress_port {input true output true} metadata.length {input true output true} metadata.ip_header {input true output true} metadata.vlan_header {input true output true} metadata.mac_header {input true output true} metadata.tag_met {input true output true} metadata.iv {input true output true} metadata.aad {input true output true} metadata.int_iv {input true output true} metadata.dec_key {input true output true} metadata.is_vlan {input true output true} metadata.en_fwd {input true output true} metadata.en_encrypt {input true output true} metadata.hit_test {input true output true}"
              },
              "USER_META_DATA_WIDTH": {
                "value": "904"
              },
              "USER_META_FORMAT": {
                "value": "metadata.ingress_port {length 4 start 0 end 3} metadata.length {length 16 start 4 end 19} metadata.ip_header {length 160 start 20 end 179} metadata.vlan_header {length 32 start 180 end 211} metadata.mac_header {length 112 start 212 end 323} metadata.tag_met {length 128 start 324 end 451} metadata.iv {length 96 start 452 end 547} metadata.aad {length 64 start 548 end 611} metadata.int_iv {length 32 start 612 end 643} metadata.dec_key {length 256 start 644 end 899} metadata.is_vlan {length 1 start 900 end 900} metadata.en_fwd {length 1 start 901 end 901} metadata.en_encrypt {length 1 start 902 end 902} metadata.hit_test {length 1 start 903 end 903}"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXIS_1": {
            "interface_ports": [
              "S_AXIS",
              "axis_data_fifo_ENC_SAD/S_AXIS"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "s_axi",
              "DEC_SAD/s_axi"
            ]
          }
        },
        "nets": {
          "axis_data_fifo_0_m_axis_tvalid": {
            "ports": [
              "axis_data_fifo_ENC_SAD/m_axis_tvalid",
              "axis_register_slice_ENC_SAD/s_axis_tvalid"
            ]
          },
          "axis_register_slice_ENC_SAD_s_axis_tready": {
            "ports": [
              "axis_register_slice_ENC_SAD/s_axis_tready",
              "axis_data_fifo_ENC_SAD/m_axis_tready"
            ]
          },
          "axis_data_fifo_0_m_axis_tdata": {
            "ports": [
              "axis_data_fifo_ENC_SAD/m_axis_tdata",
              "axis_register_slice_ENC_SAD/s_axis_tdata"
            ]
          },
          "axis_data_fifo_0_m_axis_tkeep": {
            "ports": [
              "axis_data_fifo_ENC_SAD/m_axis_tkeep",
              "axis_register_slice_ENC_SAD/s_axis_tkeep"
            ]
          },
          "axis_data_fifo_0_m_axis_tlast": {
            "ports": [
              "axis_data_fifo_ENC_SAD/m_axis_tlast",
              "axis_register_slice_ENC_SAD/s_axis_tlast"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_ENC_SAD_0/dout",
              "axis_register_slice_ENC_SAD/s_axis_tuser"
            ]
          },
          "Net1": {
            "ports": [
              "cam_mem_aclk",
              "axis_data_fifo_ENC_SAD/s_axis_aclk",
              "axis_register_slice_ENC_SAD/aclk",
              "P4_in_VALID_gen_block_0/s_axis_aclk",
              "P4_in_VALID_gen_block_0/m_axis_aclk",
              "DEC_SAD/cam_mem_aclk",
              "DEC_SAD/s_axi_aclk",
              "DEC_SAD/s_axis_aclk"
            ]
          },
          "Net": {
            "ports": [
              "s_axis_aresetn",
              "axis_data_fifo_ENC_SAD/s_axis_aresetn",
              "axis_register_slice_ENC_SAD/aresetn",
              "P4_in_VALID_gen_block_0/s_axis_aresetn",
              "DEC_SAD/cam_mem_aresetn",
              "DEC_SAD/s_axi_aresetn",
              "DEC_SAD/s_axis_aresetn"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tdata": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tdata",
              "DEC_SAD/s_axis_tdata"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tkeep": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tkeep",
              "DEC_SAD/s_axis_tkeep"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tlast": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tlast",
              "DEC_SAD/s_axis_tlast"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tvalid": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tvalid",
              "DEC_SAD/s_axis_tvalid"
            ]
          },
          "P4_in_VALID_gen_block_0_Tdest_valid_out": {
            "ports": [
              "P4_in_VALID_gen_block_0/Tdest_valid_out",
              "DEC_SAD/user_metadata_in_valid"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tdest": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tdest",
              "DEC_SAD/user_metadata_in"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tvalid": {
            "ports": [
              "axis_register_slice_ENC_SAD/m_axis_tvalid",
              "P4_in_VALID_gen_block_0/s_axis_tvalid"
            ]
          },
          "P4_in_VALID_gen_block_0_s_axis_tready": {
            "ports": [
              "P4_in_VALID_gen_block_0/s_axis_tready",
              "axis_register_slice_ENC_SAD/m_axis_tready"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tdata": {
            "ports": [
              "axis_register_slice_ENC_SAD/m_axis_tdata",
              "P4_in_VALID_gen_block_0/s_axis_tdata"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tkeep": {
            "ports": [
              "axis_register_slice_ENC_SAD/m_axis_tkeep",
              "P4_in_VALID_gen_block_0/s_axis_tkeep"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tlast": {
            "ports": [
              "axis_register_slice_ENC_SAD/m_axis_tlast",
              "P4_in_VALID_gen_block_0/s_axis_tlast"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tuser": {
            "ports": [
              "axis_register_slice_ENC_SAD/m_axis_tuser",
              "P4_in_VALID_gen_block_0/s_axis_tdest"
            ]
          },
          "sdnet_0_s_axis_tready": {
            "ports": [
              "DEC_SAD/s_axis_tready",
              "P4_in_VALID_gen_block_0/m_axis_tready"
            ]
          },
          "sdnet_0_m_axis_tdata": {
            "ports": [
              "DEC_SAD/m_axis_tdata",
              "m_axis_tdata"
            ]
          },
          "sdnet_0_m_axis_tkeep": {
            "ports": [
              "DEC_SAD/m_axis_tkeep",
              "m_axis_tkeep"
            ]
          },
          "sdnet_0_m_axis_tlast": {
            "ports": [
              "DEC_SAD/m_axis_tlast",
              "m_axis_tlast"
            ]
          },
          "sdnet_0_m_axis_tvalid": {
            "ports": [
              "DEC_SAD/m_axis_tvalid",
              "m_axis_tvalid"
            ]
          },
          "demux_logic_0_s_axis_tready": {
            "ports": [
              "m_axis_tready",
              "DEC_SAD/m_axis_tready"
            ]
          },
          "DEC_SAD_user_metadata_out": {
            "ports": [
              "DEC_SAD/user_metadata_out",
              "user_metadata_out"
            ]
          },
          "DEC_SAD_user_metadata_out_valid": {
            "ports": [
              "DEC_SAD/user_metadata_out_valid",
              "user_metadata_out_valid"
            ]
          }
        }
      },
      "dec_input_formation": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "length_bytes_o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "length_valid_o": {
            "direction": "O"
          },
          "ip_hdr": {
            "direction": "O",
            "left": "159",
            "right": "0"
          },
          "valid_out": {
            "direction": "O"
          },
          "mac_hdr": {
            "direction": "O",
            "left": "111",
            "right": "0"
          },
          "key": {
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "pkt_len": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "vlan_present": {
            "direction": "O"
          },
          "vlan_hdr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "m_axis_tdata1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "m_axis_tlast1": {
            "direction": "O"
          },
          "m_axis_tready1": {
            "direction": "I"
          },
          "m_axis_tvalid1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dec_sad_p4_metadata": {
            "direction": "I",
            "left": "903",
            "right": "0"
          },
          "dec_sad_p4_metadata_valid": {
            "direction": "I"
          },
          "ingress": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "en_decryption": {
            "direction": "O"
          },
          "tag": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "iv": {
            "direction": "O",
            "left": "95",
            "right": "0"
          },
          "aad": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "esp_trailer_addition_0": {
            "vlnv": "xilinx.com:module_ref:esp_trailer_addition:1.0",
            "xci_name": "ipsec_bd_esp_trailer_addition_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "esp_trailer_addition",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "length_bytes_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "length_valid_o": {
                "direction": "O"
              },
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axis_register_slice_1": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "ipsec_bd_axis_register_slice_0_6",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TDEST_WIDTH": {
                "value": "16"
              }
            }
          },
          "metadata_extraction_1": {
            "vlnv": "xilinx.com:module_ref:metadata_extraction_dec_sad:1.0",
            "xci_name": "ipsec_bd_metadata_extraction_1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "metadata_extraction_dec_sad",
              "boundary_crc": "0x0"
            },
            "ports": {
              "dec_sad_p4_metadata": {
                "direction": "I",
                "left": "903",
                "right": "0"
              },
              "dec_sad_p4_metadata_valid": {
                "direction": "I"
              },
              "hit": {
                "direction": "O"
              },
              "en_decryption": {
                "direction": "O"
              },
              "en_fwd": {
                "direction": "O"
              },
              "vlan_present": {
                "direction": "O"
              },
              "mac_hdr": {
                "direction": "O",
                "left": "111",
                "right": "0"
              },
              "vlan_hdr": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ip_hdr": {
                "direction": "O",
                "left": "159",
                "right": "0"
              },
              "pkt_len": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "tag": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "aad": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "int_iv": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "iv": {
                "direction": "O",
                "left": "95",
                "right": "0"
              },
              "key": {
                "direction": "O",
                "left": "255",
                "right": "0"
              },
              "ingress": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "dec_valid_out": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "axis_register_slice_1_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_1/M_AXIS",
              "esp_trailer_addition_0/s_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXIS",
              "axis_register_slice_1/S_AXIS"
            ]
          }
        },
        "nets": {
          "Net1": {
            "ports": [
              "clk",
              "esp_trailer_addition_0/s_axis_aclk",
              "axis_register_slice_1/aclk"
            ]
          },
          "Net": {
            "ports": [
              "aresetn",
              "esp_trailer_addition_0/s_axis_aresetn",
              "axis_register_slice_1/aresetn"
            ]
          },
          "esp_trailer_addition_0_length_bytes_o": {
            "ports": [
              "esp_trailer_addition_0/length_bytes_o",
              "length_bytes_o"
            ]
          },
          "esp_trailer_addition_0_length_valid_o": {
            "ports": [
              "esp_trailer_addition_0/length_valid_o",
              "length_valid_o"
            ]
          },
          "metadata_extraction_0_valid_out": {
            "ports": [
              "metadata_extraction_1/dec_valid_out",
              "valid_out"
            ]
          },
          "esp_trailer_addition_0_m_axis_tdata": {
            "ports": [
              "esp_trailer_addition_0/m_axis_tdata",
              "m_axis_tdata1"
            ]
          },
          "esp_trailer_addition_0_m_axis_tlast": {
            "ports": [
              "esp_trailer_addition_0/m_axis_tlast",
              "m_axis_tlast1"
            ]
          },
          "m_axis_tready1_1": {
            "ports": [
              "m_axis_tready1",
              "esp_trailer_addition_0/m_axis_tready"
            ]
          },
          "esp_trailer_addition_0_m_axis_tvalid": {
            "ports": [
              "esp_trailer_addition_0/m_axis_tvalid",
              "m_axis_tvalid1"
            ]
          },
          "dec_sad_p4_metadata_1": {
            "ports": [
              "dec_sad_p4_metadata",
              "metadata_extraction_1/dec_sad_p4_metadata"
            ]
          },
          "dec_sad_p4_metadata_valid_1": {
            "ports": [
              "dec_sad_p4_metadata_valid",
              "metadata_extraction_1/dec_sad_p4_metadata_valid"
            ]
          },
          "metadata_extraction_1_vlan_hdr": {
            "ports": [
              "metadata_extraction_1/vlan_hdr",
              "vlan_hdr"
            ]
          },
          "metadata_extraction_1_ip_hdr": {
            "ports": [
              "metadata_extraction_1/ip_hdr",
              "ip_hdr"
            ]
          },
          "metadata_extraction_1_mac_hdr": {
            "ports": [
              "metadata_extraction_1/mac_hdr",
              "mac_hdr"
            ]
          },
          "metadata_extraction_1_pkt_len": {
            "ports": [
              "metadata_extraction_1/pkt_len",
              "pkt_len"
            ]
          },
          "metadata_extraction_1_vlan_present": {
            "ports": [
              "metadata_extraction_1/vlan_present",
              "vlan_present"
            ]
          },
          "metadata_extraction_1_ingress": {
            "ports": [
              "metadata_extraction_1/ingress",
              "ingress"
            ]
          },
          "metadata_extraction_1_key": {
            "ports": [
              "metadata_extraction_1/key",
              "key"
            ]
          },
          "metadata_extraction_1_en_decryption": {
            "ports": [
              "metadata_extraction_1/en_decryption",
              "en_decryption"
            ]
          },
          "metadata_extraction_1_tag": {
            "ports": [
              "metadata_extraction_1/tag",
              "tag"
            ]
          },
          "metadata_extraction_1_iv": {
            "ports": [
              "metadata_extraction_1/iv",
              "iv"
            ]
          },
          "metadata_extraction_1_aad": {
            "ports": [
              "metadata_extraction_1/aad",
              "aad"
            ]
          }
        }
      },
      "enc": {
        "ports": {
          "din": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "din2": {
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "wr_en2": {
            "direction": "I"
          },
          "din4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "wr_en4": {
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "empty": {
            "direction": "O"
          },
          "rd_en": {
            "direction": "I"
          },
          "rd_en1": {
            "direction": "I"
          },
          "empty1": {
            "direction": "O"
          },
          "dout1": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "dout2": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "rd_en2": {
            "direction": "I"
          },
          "ap_rst": {
            "type": "rst",
            "direction": "I"
          },
          "wr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_tdata1": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "s_axis_tlast1": {
            "direction": "I"
          },
          "Res": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Op2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "din1": {
            "direction": "I",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "fifo_generator_cipher_txt_len_enc_out": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_packet_len_enc_in_1",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          },
          "fifo_generator_tag_enc_out": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_cipher_txt_len_enc_out_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "128"
              },
              "Input_Depth": {
                "value": "64"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          },
          "fifo_generator_cipher_txt_enc_out": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_tag_enc_out_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "128"
              },
              "Input_Depth": {
                "value": "256"
              },
              "Performance_Options": {
                "value": "Standard_FIFO"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_0_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ipsec_bd_xlconcat_0_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "64"
              },
              "IN1_WIDTH": {
                "value": "64"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "64"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ipsec_bd_xlconcat_1_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "48"
              },
              "IN2_WIDTH": {
                "value": "45"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_1_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "48"
              }
            }
          },
          "axis_data_fifo_plain_txt_enc_in1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_plain_txt_enc_in_1",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "512"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "0"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TDEST_WIDTH": {
                "value": "0"
              }
            }
          },
          "util_vector_logic_8": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_8_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_9": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_8_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_data_fifo_plain_txt_enc_in2": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_plain_txt_enc_in1_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "0"
              },
              "IS_ACLK_ASYNC": {
                "value": "0"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TDEST_WIDTH": {
                "value": "0"
              }
            }
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ipsec_bd_xlconcat_2_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "96"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_5_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "util_vector_logic_10": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_8_2",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "fifo_generator_iv1": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_iv_2",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "96"
              },
              "Input_Depth": {
                "value": "64"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          },
          "util_vector_logic_12": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_11_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_13": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_0_4",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "fifo_generator_enc_key1": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_enc_key_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "256"
              },
              "Input_Depth": {
                "value": "128"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          },
          "util_vector_logic_15": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_13_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_6_0",
            "parameters": {
              "CONST_VAL": {
                "value": "2"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_6_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0x0c"
              },
              "CONST_WIDTH": {
                "value": "64"
              }
            }
          },
          "xlconstant_8": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_7_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0x10"
              },
              "CONST_WIDTH": {
                "value": "64"
              }
            }
          },
          "fifo_generator_plain_txt_len_enc_in1": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_plain_txt_len_enc_in_0",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Depth": {
                "value": "512"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          },
          "util_vector_logic_17": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_11_2",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_18": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_18_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_1_5",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "aes_gcm_dec_0": {
            "vlnv": "xilinx.com:hls:aes_gcm_dec:1.0",
            "xci_name": "ipsec_bd_aes_gcm_dec_0_0"
          },
          "fifo_generator_spi_seq_aad1": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "ipsec_bd_fifo_generator_spi_seq_aad_1",
            "parameters": {
              "Fifo_Implementation": {
                "value": "Common_Clock_Block_RAM"
              },
              "Input_Data_Width": {
                "value": "64"
              },
              "Input_Depth": {
                "value": "64"
              },
              "Performance_Options": {
                "value": "First_Word_Fall_Through"
              },
              "Reset_Type": {
                "value": "Synchronous_Reset"
              },
              "Use_Embedded_Registers": {
                "value": "false"
              },
              "Valid_Flag": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "iv_seq_nmbr_cache_0_iv": {
            "ports": [
              "din",
              "fifo_generator_iv1/din"
            ]
          },
          "metadata_extraction_0_key": {
            "ports": [
              "din2",
              "fifo_generator_enc_key1/din"
            ]
          },
          "metadata_extraction_0_valid_out": {
            "ports": [
              "wr_en2",
              "fifo_generator_enc_key1/wr_en",
              "fifo_generator_iv1/wr_en",
              "fifo_generator_spi_seq_aad1/wr_en"
            ]
          },
          "esp_trailer_addition_0_length_bytes_o": {
            "ports": [
              "din4",
              "fifo_generator_plain_txt_len_enc_in1/din",
              "fifo_generator_cipher_txt_len_enc_out/din"
            ]
          },
          "esp_trailer_addition_0_length_valid_o": {
            "ports": [
              "wr_en4",
              "fifo_generator_plain_txt_len_enc_in1/wr_en",
              "fifo_generator_cipher_txt_len_enc_out/wr_en"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "xlconcat_1/In1"
            ]
          },
          "fifo_generator_cipher_txt_len_enc_out_dout": {
            "ports": [
              "fifo_generator_cipher_txt_len_enc_out/dout",
              "dout"
            ]
          },
          "fifo_generator_cipher_txt_len_enc_out_empty": {
            "ports": [
              "fifo_generator_cipher_txt_len_enc_out/empty",
              "empty"
            ]
          },
          "rd_en_1": {
            "ports": [
              "rd_en",
              "fifo_generator_cipher_txt_len_enc_out/rd_en"
            ]
          },
          "rd_en1_1": {
            "ports": [
              "rd_en1",
              "fifo_generator_tag_enc_out/rd_en"
            ]
          },
          "fifo_generator_tag_enc_out_empty": {
            "ports": [
              "fifo_generator_tag_enc_out/empty",
              "empty1"
            ]
          },
          "fifo_generator_tag_enc_out_dout": {
            "ports": [
              "fifo_generator_tag_enc_out/dout",
              "dout1"
            ]
          },
          "fifo_generator_cipher_txt_enc_out_dout": {
            "ports": [
              "fifo_generator_cipher_txt_enc_out/dout",
              "dout2"
            ]
          },
          "rd_en2_1": {
            "ports": [
              "rd_en2",
              "fifo_generator_cipher_txt_enc_out/rd_en"
            ]
          },
          "Net": {
            "ports": [
              "wr_clk",
              "axis_data_fifo_plain_txt_enc_in1/s_axis_aclk",
              "axis_data_fifo_plain_txt_enc_in2/s_axis_aclk",
              "fifo_generator_iv1/clk",
              "fifo_generator_enc_key1/clk",
              "fifo_generator_plain_txt_len_enc_in1/clk",
              "fifo_generator_tag_enc_out/clk",
              "fifo_generator_cipher_txt_enc_out/clk",
              "fifo_generator_cipher_txt_len_enc_out/clk",
              "aes_gcm_dec_0/ap_clk",
              "fifo_generator_spi_seq_aad1/clk"
            ]
          },
          "Net3": {
            "ports": [
              "ap_rst",
              "fifo_generator_enc_key1/srst",
              "fifo_generator_plain_txt_len_enc_in1/srst",
              "fifo_generator_tag_enc_out/srst",
              "fifo_generator_cipher_txt_enc_out/srst",
              "fifo_generator_cipher_txt_len_enc_out/srst",
              "fifo_generator_iv1/srst",
              "fifo_generator_spi_seq_aad1/srst"
            ]
          },
          "Net1": {
            "ports": [
              "s_axis_aresetn",
              "axis_data_fifo_plain_txt_enc_in1/s_axis_aresetn",
              "axis_data_fifo_plain_txt_enc_in2/s_axis_aresetn",
              "aes_gcm_dec_0/ap_rst_n"
            ]
          },
          "util_vector_logic_9_Res": {
            "ports": [
              "util_vector_logic_9/Res",
              "util_vector_logic_8/Op2"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in1_s_axis_tready": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in1/s_axis_tready",
              "util_vector_logic_8/Op1"
            ]
          },
          "util_vector_logic_8_Res": {
            "ports": [
              "util_vector_logic_8/Res",
              "util_vector_logic_1/Op1",
              "Res"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in2_m_axis_tdata": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in2/m_axis_tdata",
              "aes_gcm_dec_0/ctext_st_V_TDATA"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in2_m_axis_tvalid": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in2/m_axis_tvalid",
              "aes_gcm_dec_0/ctext_st_V_TVALID"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "xlconcat_2/In0"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_10/Op1",
              "aes_gcm_dec_0/iv_st_V_TVALID"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "aes_gcm_dec_0/iv_st_V_TDATA"
            ]
          },
          "util_vector_logic_10_Res": {
            "ports": [
              "util_vector_logic_10/Res",
              "fifo_generator_iv1/rd_en"
            ]
          },
          "fifo_generator_iv1_full": {
            "ports": [
              "fifo_generator_iv1/full",
              "util_vector_logic_9/Op1"
            ]
          },
          "fifo_generator_iv1_empty": {
            "ports": [
              "fifo_generator_iv1/empty",
              "util_vector_logic_0/Op1"
            ]
          },
          "fifo_generator_iv1_dout": {
            "ports": [
              "fifo_generator_iv1/dout",
              "xlconcat_2/In1"
            ]
          },
          "util_vector_logic_13_Res": {
            "ports": [
              "util_vector_logic_13/Res",
              "util_vector_logic_12/Op1",
              "aes_gcm_dec_0/aad_st_V_TVALID"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "aes_gcm_dec_0/aad_st_V_TDATA"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xlconcat_0/In0"
            ]
          },
          "aes_gcm_enc_0_ap_ready": {
            "ports": [
              "aes_gcm_dec_0/ap_ready",
              "fifo_generator_enc_key1/rd_en",
              "fifo_generator_plain_txt_len_enc_in1/rd_en"
            ]
          },
          "fifo_generator_enc_key1_dout": {
            "ports": [
              "fifo_generator_enc_key1/dout",
              "aes_gcm_dec_0/key_256"
            ]
          },
          "util_vector_logic_15_Res": {
            "ports": [
              "util_vector_logic_15/Res",
              "aes_gcm_dec_0/ap_start"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "aes_gcm_dec_0/key_type"
            ]
          },
          "xlconstant_8_dout": {
            "ports": [
              "xlconstant_8/dout",
              "aes_gcm_dec_0/aad_len"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "aes_gcm_dec_0/iv_len"
            ]
          },
          "fifo_generator_plain_txt_len_enc_in1_dout": {
            "ports": [
              "fifo_generator_plain_txt_len_enc_in1/dout",
              "xlconcat_1/In0"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "aes_gcm_dec_0/ptext_len"
            ]
          },
          "Net7": {
            "ports": [
              "util_vector_logic_18/Res",
              "util_vector_logic_17/Op2",
              "aes_gcm_dec_0/ptext_st_V_TREADY"
            ]
          },
          "fifo_generator_cipher_txt_enc_out_full": {
            "ports": [
              "fifo_generator_cipher_txt_enc_out/full",
              "util_vector_logic_18/Op1"
            ]
          },
          "util_vector_logic_17_Res": {
            "ports": [
              "util_vector_logic_17/Res",
              "fifo_generator_cipher_txt_enc_out/wr_en"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in1_m_axis_tdata": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in1/m_axis_tdata",
              "axis_data_fifo_plain_txt_enc_in2/s_axis_tdata"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in1_m_axis_tlast": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in1/m_axis_tlast",
              "axis_data_fifo_plain_txt_enc_in2/s_axis_tlast"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in2_s_axis_tready": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in2/s_axis_tready",
              "axis_data_fifo_plain_txt_enc_in1/m_axis_tready"
            ]
          },
          "axis_data_fifo_plain_txt_enc_in1_m_axis_tvalid": {
            "ports": [
              "axis_data_fifo_plain_txt_enc_in1/m_axis_tvalid",
              "axis_data_fifo_plain_txt_enc_in2/s_axis_tvalid"
            ]
          },
          "fifo_generator_plain_txt_len_enc_in1_empty": {
            "ports": [
              "fifo_generator_plain_txt_len_enc_in1/empty",
              "util_vector_logic_15/Op1"
            ]
          },
          "s_axis_tdata1_1": {
            "ports": [
              "s_axis_tdata1",
              "axis_data_fifo_plain_txt_enc_in1/s_axis_tdata"
            ]
          },
          "s_axis_tlast1_1": {
            "ports": [
              "s_axis_tlast1",
              "axis_data_fifo_plain_txt_enc_in1/s_axis_tlast"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "axis_data_fifo_plain_txt_enc_in1/s_axis_tvalid"
            ]
          },
          "Op2_1": {
            "ports": [
              "Op2",
              "util_vector_logic_1/Op2"
            ]
          },
          "aes_gcm_dec_0_iv_st_V_TREADY": {
            "ports": [
              "aes_gcm_dec_0/iv_st_V_TREADY",
              "util_vector_logic_10/Op2"
            ]
          },
          "aes_gcm_dec_0_ctext_st_V_TREADY": {
            "ports": [
              "aes_gcm_dec_0/ctext_st_V_TREADY",
              "axis_data_fifo_plain_txt_enc_in2/m_axis_tready"
            ]
          },
          "aes_gcm_dec_0_aad_st_V_TREADY": {
            "ports": [
              "aes_gcm_dec_0/aad_st_V_TREADY",
              "util_vector_logic_12/Op2"
            ]
          },
          "aes_gcm_dec_0_ptext_st_V_TVALID": {
            "ports": [
              "aes_gcm_dec_0/ptext_st_V_TVALID",
              "util_vector_logic_17/Op1"
            ]
          },
          "aes_gcm_dec_0_ptext_st_V_TDATA": {
            "ports": [
              "aes_gcm_dec_0/ptext_st_V_TDATA",
              "fifo_generator_cipher_txt_enc_out/din"
            ]
          },
          "aes_gcm_dec_0_tag_ap_vld": {
            "ports": [
              "aes_gcm_dec_0/tag_ap_vld",
              "fifo_generator_tag_enc_out/wr_en"
            ]
          },
          "aes_gcm_dec_0_tag": {
            "ports": [
              "aes_gcm_dec_0/tag",
              "fifo_generator_tag_enc_out/din"
            ]
          },
          "fifo_generator_spi_seq_aad1_empty": {
            "ports": [
              "fifo_generator_spi_seq_aad1/empty",
              "util_vector_logic_13/Op1"
            ]
          },
          "fifo_generator_spi_seq_aad1_dout": {
            "ports": [
              "fifo_generator_spi_seq_aad1/dout",
              "xlconcat_0/In1"
            ]
          },
          "util_vector_logic_12_Res": {
            "ports": [
              "util_vector_logic_12/Res",
              "fifo_generator_spi_seq_aad1/rd_en"
            ]
          },
          "din1_1": {
            "ports": [
              "din1",
              "fifo_generator_spi_seq_aad1/din"
            ]
          }
        }
      },
      "packet_formation": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "ciphertxt_fifo_rden_o": {
            "direction": "O"
          },
          "tag_fifo_rden_o": {
            "direction": "O"
          },
          "hdr_fifo_rden_o": {
            "direction": "O"
          },
          "len_fifo_rden_o": {
            "direction": "O"
          },
          "vlan_i": {
            "direction": "I",
            "left": "32",
            "right": "0"
          },
          "length_i": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "egress_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ip_hdr_i": {
            "direction": "I",
            "left": "159",
            "right": "0"
          },
          "mac_hdr_i": {
            "direction": "I",
            "left": "111",
            "right": "0"
          },
          "tag_i": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "ciphertxt_i": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "tag_fifo_empty_i": {
            "direction": "I"
          },
          "len_fifo_empty_i": {
            "direction": "I"
          },
          "sad_tag_i": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "slow_path_flag_i": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_0_2",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "2048"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "PROG_FULL_THRESH": {
                "value": "1800"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TDEST_WIDTH": {
                "value": "16"
              },
              "TUSER_WIDTH": {
                "value": "581"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ipsec_bd_xlconcat_0_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "4"
              },
              "IN2_WIDTH": {
                "value": "128"
              },
              "IN3_WIDTH": {
                "value": "64"
              },
              "IN4_WIDTH": {
                "value": "64"
              },
              "IN5_WIDTH": {
                "value": "160"
              },
              "IN6_WIDTH": {
                "value": "32"
              },
              "IN7_WIDTH": {
                "value": "112"
              },
              "IN8_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "9"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_0_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "pkt_formation_logic_1": {
            "vlnv": "xilinx.com:module_ref:pkt_formation_logic_dec:1.0",
            "xci_name": "ipsec_bd_pkt_formation_logic_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "pkt_formation_logic_dec",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "s_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "s_resetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "len_fifo_empty_i": {
                "direction": "I"
              },
              "tag_fifo_empty_i": {
                "direction": "I"
              },
              "stream_fifo_full_i": {
                "direction": "I"
              },
              "ciphertxt_i": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "tag_i": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "sad_tag_i": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "mac_hdr_i": {
                "direction": "I",
                "left": "111",
                "right": "0"
              },
              "ip_hdr_i": {
                "direction": "I",
                "left": "159",
                "right": "0"
              },
              "ingress_i": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "length_i": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "vlan_i": {
                "direction": "I",
                "left": "32",
                "right": "0"
              },
              "slow_path_flag_i": {
                "direction": "I"
              },
              "len_fifo_rden_o": {
                "direction": "O"
              },
              "hdr_fifo_rden_o": {
                "direction": "O"
              },
              "tag_fifo_rden_o": {
                "direction": "O"
              },
              "ciphertxt_fifo_rden_o": {
                "direction": "O"
              },
              "vlan_present_o": {
                "direction": "O"
              },
              "tag_o": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "sad_tag_o": {
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "mac_hdr_o": {
                "direction": "O",
                "left": "111",
                "right": "0"
              },
              "ip_hdr_o": {
                "direction": "O",
                "left": "159",
                "right": "0"
              },
              "ingress_o": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "length_o": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "vlan_hdr_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "slow_path_flag_o": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS1",
              "axis_data_fifo_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "axis_data_fifo_0/s_axis_tuser"
            ]
          },
          "Net2": {
            "ports": [
              "aresetn",
              "axis_data_fifo_0/s_axis_aresetn",
              "pkt_formation_logic_1/s_resetn"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "aclk",
              "axis_data_fifo_0/s_axis_aclk",
              "pkt_formation_logic_1/s_clk",
              "pkt_formation_logic_1/m_axis_aclk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_data_fifo_0/s_axis_tdest"
            ]
          },
          "pkt_formation_logic_1_egress_o": {
            "ports": [
              "pkt_formation_logic_1/ingress_o",
              "xlconcat_0/In1"
            ]
          },
          "axis_data_fifo_0_s_axis_tready": {
            "ports": [
              "axis_data_fifo_0/s_axis_tready",
              "pkt_formation_logic_1/m_axis_tready"
            ]
          },
          "pkt_formation_logic_1_m_axis_tlast": {
            "ports": [
              "pkt_formation_logic_1/m_axis_tlast",
              "axis_data_fifo_0/s_axis_tlast"
            ]
          },
          "pkt_formation_logic_1_m_axis_tvalid": {
            "ports": [
              "pkt_formation_logic_1/m_axis_tvalid",
              "axis_data_fifo_0/s_axis_tvalid"
            ]
          },
          "pkt_formation_logic_1_m_axis_tkeep": {
            "ports": [
              "pkt_formation_logic_1/m_axis_tkeep",
              "axis_data_fifo_0/s_axis_tkeep"
            ]
          },
          "pkt_formation_logic_1_m_axis_tdata": {
            "ports": [
              "pkt_formation_logic_1/m_axis_tdata",
              "axis_data_fifo_0/s_axis_tdata"
            ]
          },
          "pkt_formation_logic_1_vlan_hdr_o": {
            "ports": [
              "pkt_formation_logic_1/vlan_hdr_o",
              "xlconcat_0/In6"
            ]
          },
          "pkt_formation_logic_1_length_o": {
            "ports": [
              "pkt_formation_logic_1/length_o",
              "xlconcat_0/In0"
            ]
          },
          "pkt_formation_logic_1_ext_iv_o": {
            "ports": [
              "pkt_formation_logic_1/sad_tag_o",
              "xlconcat_0/In3"
            ]
          },
          "pkt_formation_logic_1_spi_seq_no_o": {
            "ports": [
              "pkt_formation_logic_1/slow_path_flag_o",
              "xlconcat_0/In4"
            ]
          },
          "pkt_formation_logic_1_ip_hdr_o": {
            "ports": [
              "pkt_formation_logic_1/ip_hdr_o",
              "xlconcat_0/In5"
            ]
          },
          "pkt_formation_logic_1_mac_hdr_o": {
            "ports": [
              "pkt_formation_logic_1/mac_hdr_o",
              "xlconcat_0/In7"
            ]
          },
          "pkt_formation_logic_1_tag_o": {
            "ports": [
              "pkt_formation_logic_1/tag_o",
              "xlconcat_0/In2"
            ]
          },
          "pkt_formation_logic_1_vlan_present_o": {
            "ports": [
              "pkt_formation_logic_1/vlan_present_o",
              "xlconcat_0/In8"
            ]
          },
          "pkt_formation_logic_1_ciphertxt_fifo_rden_o": {
            "ports": [
              "pkt_formation_logic_1/ciphertxt_fifo_rden_o",
              "ciphertxt_fifo_rden_o"
            ]
          },
          "pkt_formation_logic_1_tag_fifo_rden_o": {
            "ports": [
              "pkt_formation_logic_1/tag_fifo_rden_o",
              "tag_fifo_rden_o"
            ]
          },
          "pkt_formation_logic_1_hdr_fifo_rden_o": {
            "ports": [
              "pkt_formation_logic_1/hdr_fifo_rden_o",
              "hdr_fifo_rden_o"
            ]
          },
          "pkt_formation_logic_1_len_fifo_rden_o": {
            "ports": [
              "pkt_formation_logic_1/len_fifo_rden_o",
              "len_fifo_rden_o"
            ]
          },
          "vlan_i_1": {
            "ports": [
              "vlan_i",
              "pkt_formation_logic_1/vlan_i"
            ]
          },
          "enc_hier_dout": {
            "ports": [
              "length_i",
              "pkt_formation_logic_1/length_i"
            ]
          },
          "header_fifo_hier_dout3": {
            "ports": [
              "egress_i",
              "pkt_formation_logic_1/ingress_i"
            ]
          },
          "header_fifo_hier_dout": {
            "ports": [
              "ip_hdr_i",
              "pkt_formation_logic_1/ip_hdr_i"
            ]
          },
          "header_fifo_hier_dout2": {
            "ports": [
              "mac_hdr_i",
              "pkt_formation_logic_1/mac_hdr_i"
            ]
          },
          "enc_hier_dout1": {
            "ports": [
              "tag_i",
              "pkt_formation_logic_1/tag_i"
            ]
          },
          "enc_hier_dout2": {
            "ports": [
              "ciphertxt_i",
              "pkt_formation_logic_1/ciphertxt_i"
            ]
          },
          "axis_data_fifo_0_prog_full": {
            "ports": [
              "axis_data_fifo_0/prog_full",
              "pkt_formation_logic_1/stream_fifo_full_i"
            ]
          },
          "enc_hier_empty1": {
            "ports": [
              "tag_fifo_empty_i",
              "pkt_formation_logic_1/tag_fifo_empty_i"
            ]
          },
          "enc_hier_empty": {
            "ports": [
              "len_fifo_empty_i",
              "pkt_formation_logic_1/len_fifo_empty_i"
            ]
          },
          "sad_tag_i_1": {
            "ports": [
              "sad_tag_i",
              "pkt_formation_logic_1/sad_tag_i"
            ]
          },
          "slow_path_flag_i_1": {
            "ports": [
              "slow_path_flag_i",
              "pkt_formation_logic_1/slow_path_flag_i"
            ]
          }
        }
      },
      "packet_fwd": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "count_rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_register_slice_ENC_pkt_fwd": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "ipsec_bd_axis_register_slice_ENC_SAD_0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TUSER_WIDTH": {
                "value": "581"
              }
            }
          },
          "axis_register_slice_1": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "ipsec_bd_axis_register_slice_0_5",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_0_4",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "calc_checksum_0": {
            "vlnv": "user.org:user:calc_checksum:1.0",
            "xci_name": "ipsec_bd_calc_checksum_0_0"
          },
          "pkt_forward_p4": {
            "vlnv": "xilinx.com:ip:sdnet:2.2",
            "xci_name": "ipsec_bd_sdnet_0_3",
            "parameters": {
              "AXIS_CLK_FREQ_MHZ": {
                "value": "333"
              },
              "JSON_TIMESTAMP": {
                "value": "1601388755"
              },
              "M_AXI_HBM_ADDR_WIDTH": {
                "value": "33"
              },
              "M_AXI_HBM_DATA_WIDTH": {
                "value": "256"
              },
              "M_AXI_HBM_ID_WIDTH": {
                "value": "6"
              },
              "M_AXI_HBM_PROTOCOL": {
                "value": "0"
              },
              "NUM_USER_EXTERNS": {
                "value": "1"
              },
              "P4_FILE": {
                "value": "/home/merin.baby/merin/xilu_u25b_ipsec/IPSEC_ENC_A0_16/IP/p4/PKT_FORWARD_ENC_A0_03.p4"
              },
              "PKT_RATE": {
                "value": "333"
              },
              "S_AXI_ADDR_WIDTH": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "USER_EXTERNS": {
                "value": "calc_checksum {out_substruct ipv4_header_0 latency 6 input_width 160 output_width 16}"
              },
              "USER_EXTERN_IN_WIDTH": {
                "value": "16"
              },
              "USER_EXTERN_OUT_WIDTH": {
                "value": "160"
              },
              "USER_METADATA_ENABLES": {
                "value": "metadata.len {input true output true} metadata.egress_port {input true output true} metadata.tag_header {input true output true} metadata.ext_iv {input true output true} metadata.esp_header {input true output true} metadata.dst_2 {input true output true} metadata.dst_1 {input true output true} metadata.src_2 {input true output true} metadata.src_1 {input true output true} metadata.hdr_chk {input true output true} metadata.protocol {input true output true} metadata.ttl {input true output true} metadata.offset {input true output true} metadata.flags {input true output true} metadata.id {input true output true} metadata.length {input true output true} metadata.tos {input true output true} metadata.hdr_len {input true output true} metadata.version {input true output true} metadata.vlan_header {input true output true} metadata.mac_header {input true output true} metadata.is_vlan {input true output true}"
              },
              "USER_META_DATA_WIDTH": {
                "value": "581"
              },
              "USER_META_FORMAT": {
                "value": "metadata.len {length 16 start 0 end 15} metadata.egress_port {length 4 start 16 end 19} metadata.tag_header {length 128 start 20 end 147} metadata.ext_iv {length 64 start 148 end 211} metadata.esp_header {length 64 start 212 end 275} metadata.dst_2 {length 16 start 276 end 291} metadata.dst_1 {length 16 start 292 end 307} metadata.src_2 {length 16 start 308 end 323} metadata.src_1 {length 16 start 324 end 339} metadata.hdr_chk {length 16 start 340 end 355} metadata.protocol {length 8 start 356 end 363} metadata.ttl {length 8 start 364 end 371} metadata.offset {length 13 start 372 end 384} metadata.flags {length 3 start 385 end 387} metadata.id {length 16 start 388 end 403} metadata.length {length 16 start 404 end 419} metadata.tos {length 8 start 420 end 427} metadata.hdr_len {length 4 start 428 end 431} metadata.version {length 4 start 432 end 435} metadata.vlan_header {length 32 start 436 end 467} metadata.mac_header {length 112 start 468 end 579} metadata.is_vlan {length 1 start 580 end 580}"
              }
            }
          },
          "P4_in_VALID_gen_block_0": {
            "vlnv": "xilinx.com:module_ref:P4_in_VALID_gen_block:1.0",
            "xci_name": "ipsec_bd_P4_in_VALID_gen_block_0_1",
            "parameters": {
              "TDEST_SIZE": {
                "value": "581"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "P4_in_VALID_gen_block",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "581",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m_axis_tdest",
                    "direction": "O",
                    "left": "580",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "581",
                    "value_src": "auto"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "580",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "Tuser_valid_out": {
                "direction": "O"
              },
              "Tdest_valid_out": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXIS_1": {
            "interface_ports": [
              "S_AXIS",
              "axis_register_slice_ENC_pkt_fwd/S_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXIS",
              "axis_register_slice_1/M_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "s_axi",
              "pkt_forward_p4/s_axi"
            ]
          }
        },
        "nets": {
          "axis_register_slice_ENC_SAD_m_axis_tvalid": {
            "ports": [
              "axis_register_slice_ENC_pkt_fwd/m_axis_tvalid",
              "P4_in_VALID_gen_block_0/s_axis_tvalid"
            ]
          },
          "P4_in_VALID_gen_block_0_s_axis_tready": {
            "ports": [
              "P4_in_VALID_gen_block_0/s_axis_tready",
              "axis_register_slice_ENC_pkt_fwd/m_axis_tready"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tlast": {
            "ports": [
              "axis_register_slice_ENC_pkt_fwd/m_axis_tlast",
              "P4_in_VALID_gen_block_0/s_axis_tlast"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tdata": {
            "ports": [
              "axis_register_slice_ENC_pkt_fwd/m_axis_tdata",
              "P4_in_VALID_gen_block_0/s_axis_tdata"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tkeep": {
            "ports": [
              "axis_register_slice_ENC_pkt_fwd/m_axis_tkeep",
              "P4_in_VALID_gen_block_0/s_axis_tkeep"
            ]
          },
          "axis_register_slice_ENC_SAD_m_axis_tuser": {
            "ports": [
              "axis_register_slice_ENC_pkt_fwd/m_axis_tuser",
              "P4_in_VALID_gen_block_0/s_axis_tdest"
            ]
          },
          "ap_clk_1": {
            "ports": [
              "aclk",
              "axis_register_slice_ENC_pkt_fwd/aclk",
              "axis_register_slice_1/aclk",
              "calc_checksum_0/clk",
              "pkt_forward_p4/s_axi_aclk",
              "pkt_forward_p4/s_axis_aclk",
              "P4_in_VALID_gen_block_0/s_axis_aclk",
              "P4_in_VALID_gen_block_0/m_axis_aclk"
            ]
          },
          "Net2": {
            "ports": [
              "aresetn",
              "axis_register_slice_ENC_pkt_fwd/aresetn",
              "axis_register_slice_1/aresetn",
              "calc_checksum_0/rst",
              "pkt_forward_p4/s_axi_aresetn",
              "pkt_forward_p4/s_axis_aresetn",
              "P4_in_VALID_gen_block_0/s_axis_aresetn"
            ]
          },
          "sdnet_0_m_axis_tdata": {
            "ports": [
              "pkt_forward_p4/m_axis_tdata",
              "axis_register_slice_1/s_axis_tdata"
            ]
          },
          "sdnet_0_m_axis_tkeep": {
            "ports": [
              "pkt_forward_p4/m_axis_tkeep",
              "axis_register_slice_1/s_axis_tkeep"
            ]
          },
          "sdnet_0_m_axis_tlast": {
            "ports": [
              "pkt_forward_p4/m_axis_tlast",
              "axis_register_slice_1/s_axis_tlast"
            ]
          },
          "axis_register_slice_1_s_axis_tready": {
            "ports": [
              "axis_register_slice_1/s_axis_tready",
              "pkt_forward_p4/m_axis_tready"
            ]
          },
          "sdnet_0_m_axis_tvalid": {
            "ports": [
              "pkt_forward_p4/m_axis_tvalid",
              "axis_register_slice_1/s_axis_tvalid"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_register_slice_1/s_axis_tdest"
            ]
          },
          "sdnet_0_user_extern_out": {
            "ports": [
              "pkt_forward_p4/user_extern_out",
              "calc_checksum_0/data_in"
            ]
          },
          "sdnet_0_user_extern_out_valid": {
            "ports": [
              "pkt_forward_p4/user_extern_out_valid",
              "calc_checksum_0/valid_in"
            ]
          },
          "calc_checksum_0_valid_out": {
            "ports": [
              "calc_checksum_0/valid_out",
              "pkt_forward_p4/user_extern_in_valid"
            ]
          },
          "calc_checksum_0_data_out": {
            "ports": [
              "calc_checksum_0/data_out",
              "pkt_forward_p4/user_extern_in"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tdest": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tdest",
              "pkt_forward_p4/user_metadata_in"
            ]
          },
          "P4_in_VALID_gen_block_0_Tdest_valid_out": {
            "ports": [
              "P4_in_VALID_gen_block_0/Tdest_valid_out",
              "pkt_forward_p4/user_metadata_in_valid"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tdata": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tdata",
              "pkt_forward_p4/s_axis_tdata"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tkeep": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tkeep",
              "pkt_forward_p4/s_axis_tkeep"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tlast": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tlast",
              "pkt_forward_p4/s_axis_tlast"
            ]
          },
          "P4_in_VALID_gen_block_0_m_axis_tvalid": {
            "ports": [
              "P4_in_VALID_gen_block_0/m_axis_tvalid",
              "pkt_forward_p4/s_axis_tvalid"
            ]
          },
          "sdnet_0_s_axis_tready": {
            "ports": [
              "pkt_forward_p4/s_axis_tready",
              "P4_in_VALID_gen_block_0/m_axis_tready"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "ipsec_bd_axi_interconnect_0_0",
        "parameters": {
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ipsec_bd_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ipsec_bd_auto_cc_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ipsec_bd_auto_cc_1",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ipsec_bd_m02_regslice_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ipsec_bd_auto_cc_2",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              },
              "auto_cc_to_m02_regslice": {
                "interface_ports": [
                  "m02_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "qdma": {
        "interface_ports": {
          "CLK_IN_D_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "pcie_mgt_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sys_rst_n_0": {
            "type": "rst",
            "direction": "I"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "ipsec_bd_util_ds_buf_0_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_0_2"
          },
          "qdma_0": {
            "vlnv": "xilinx.com:ip:qdma:4.0",
            "xci_name": "ipsec_bd_qdma_0_0",
            "parameters": {
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A038"
              },
              "axi_data_width": {
                "value": "128_bit"
              },
              "dma_intf_sel_qdma": {
                "value": "AXI_Stream_with_Completion"
              },
              "en_axi_mm_qdma": {
                "value": "false"
              },
              "en_gt_selection": {
                "value": "true"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X1Y0"
              },
              "pf0_bar2_scale_qdma": {
                "value": "Megabytes"
              },
              "pf0_device_id": {
                "value": "9028"
              },
              "pf2_device_id": {
                "value": "9228"
              },
              "pf3_device_id": {
                "value": "9328"
              },
              "pl_link_cap_max_link_width": {
                "value": "X8"
              },
              "select_quad": {
                "value": "GTH_Quad_225"
              },
              "testname": {
                "value": "st"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI_LITE": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI_LITE": {
                  "mode": "Master",
                  "address_space_ref": "M_AXI_LITE",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "qdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt_0",
              "qdma_0/pcie_mgt"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI_LITE",
              "qdma_0/M_AXI_LITE"
            ]
          },
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "CLK_IN_D_0",
              "util_ds_buf_0/CLK_IN_D"
            ]
          }
        },
        "nets": {
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "qdma_0/sys_clk_gt"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "util_ds_buf_0/IBUF_DS_ODIV2",
              "qdma_0/sys_clk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "qdma_0/soft_reset_n"
            ]
          },
          "sys_rst_n_0_1": {
            "ports": [
              "sys_rst_n_0",
              "qdma_0/sys_rst_n"
            ]
          },
          "qdma_0_axi_aresetn": {
            "ports": [
              "qdma_0/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "qdma_0_axi_aclk": {
            "ports": [
              "qdma_0/axi_aclk",
              "axi_aclk"
            ]
          }
        }
      },
      "from_MAC00_is_MAC0": {
        "interface_ports": {
          "S_AXIS_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m0_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "M00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "mode_select_i": {
            "direction": "I"
          },
          "i_stat_tx_pause_valid_0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_pause_req_0": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "o_ctl_tx_resend_pause_0": {
            "direction": "O"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk_0": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "mode_selection_0": {
            "vlnv": "xilinx.com:module_ref:mode_selection:1.0",
            "xci_name": "ipsec_bd_mode_selection_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mode_selection",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "11",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_tdest",
                    "direction": "O",
                    "left": "10",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "11",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_tdest",
                    "direction": "O",
                    "left": "10",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_tdata",
                    "direction": "O",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_tkeep",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "11",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_tdest",
                    "direction": "I",
                    "left": "10",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "127",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "333333333",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "mode_select_i": {
                "direction": "I"
              }
            }
          },
          "mac_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_flow_control:1.0",
            "xci_name": "ipsec_bd_mac_flow_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_flow_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "s00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "s00_axi_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_s_axis_aclk_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_s_axis_aclk_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "s00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i_fifo_full": {
                "direction": "I"
              },
              "i_stat_tx_pause_valid": {
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "o_fifo_full_ila": {
                "direction": "O"
              },
              "o_ctl_tx_pause_req": {
                "direction": "O",
                "left": "8",
                "right": "0"
              },
              "o_ctl_tx_resend_pause": {
                "direction": "O"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_0_3",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "256"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              }
            }
          },
          "mac_traffic_control_0": {
            "vlnv": "xilinx.com:module_ref:mac_traffic_control:1.0",
            "xci_name": "ipsec_bd_mac_traffic_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mac_traffic_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m0_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "11",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_s_axis_aclk_0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m0_axis_TDest",
                    "direction": "O",
                    "left": "10",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m0_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m0_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m0_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m0_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m0_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "m1_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "11",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_s_axis_aclk_0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "m1_axis_TDest",
                    "direction": "O",
                    "left": "10",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "m1_axis_TData",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m1_axis_TKeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m1_axis_TLast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m1_axis_TValid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m1_axis_TReady",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "11",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_s_axis_aclk_0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDEST": {
                    "physical_name": "s_axis_TDest",
                    "direction": "I",
                    "left": "10",
                    "right": "0"
                  },
                  "TDATA": {
                    "physical_name": "s_axis_TData",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_TKeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_TLast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_TValid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_TReady",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m0_axis:m1_axis:s_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_s_axis_aclk_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "fifo_prog_full": {
                "direction": "I"
              }
            }
          },
          "axis_data_fifo_1": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_1_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "2048"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_PROG_EMPTY": {
                "value": "1"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "PROG_EMPTY_THRESH": {
                "value": "800"
              },
              "PROG_FULL_THRESH": {
                "value": "1800"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              },
              "TDEST_WIDTH": {
                "value": "11"
              }
            }
          },
          "axis_data_fifo_2": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_2_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "256"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TDEST_WIDTH": {
                "value": "11"
              }
            }
          },
          "axis_register_slice_0": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "ipsec_bd_axis_register_slice_0_3",
            "parameters": {
              "HAS_TKEEP": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "HAS_TREADY": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              },
              "TDEST_WIDTH": {
                "value": "11"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_1_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ipsec_bd_xlconstant_0_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "11"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "ipsec_bd_axis_interconnect_0_0",
            "parameters": {
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "512"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "S00_FIFO_DEPTH": {
                "value": "512"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "ipsec_bd_s00_regslice_138"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "ipsec_bd_s00_data_fifo_138",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "512"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "ipsec_bd_auto_us_0",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "16"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "8"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "ipsec_bd_auto_cc_3"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXIS",
                      "auto_cc/M_AXIS"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "s00_regslice_to_auto_us": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "auto_us/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk",
                      "auto_us/aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_us/aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk",
                      "auto_cc/m_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn",
                      "auto_cc/m_axis_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "s00_couplers/M_AXIS"
                ]
              }
            },
            "nets": {
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_data_fifo_1_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_1/M_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "mac_traffic_control_0_m0_axis": {
            "interface_ports": [
              "mac_traffic_control_0/m0_axis",
              "axis_data_fifo_1/S_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXIS_0",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "mode_selection_0_m0_axis": {
            "interface_ports": [
              "m0_axis",
              "mode_selection_0/m0_axis"
            ]
          },
          "mode_selection_0_m1_axis": {
            "interface_ports": [
              "mode_selection_0/m1_axis",
              "axis_register_slice_0/S_AXIS"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "axis_data_fifo_2/S_AXIS"
            ]
          },
          "axis_data_fifo_2_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_2/M_AXIS",
              "mode_selection_0/s_axis"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "mac_flow_control_0/i_fifo_full"
            ]
          },
          "axis_data_fifo_0_m_axis_tvalid": {
            "ports": [
              "axis_data_fifo_0/m_axis_tvalid",
              "mac_traffic_control_0/s_axis_TValid"
            ]
          },
          "mac_traffic_control_0_s_axis_TReady": {
            "ports": [
              "mac_traffic_control_0/s_axis_TReady",
              "axis_data_fifo_0/m_axis_tready"
            ]
          },
          "axis_data_fifo_0_m_axis_tdata": {
            "ports": [
              "axis_data_fifo_0/m_axis_tdata",
              "mac_traffic_control_0/s_axis_TData"
            ]
          },
          "axis_data_fifo_0_m_axis_tkeep": {
            "ports": [
              "axis_data_fifo_0/m_axis_tkeep",
              "mac_traffic_control_0/s_axis_TKeep"
            ]
          },
          "axis_data_fifo_0_m_axis_tlast": {
            "ports": [
              "axis_data_fifo_0/m_axis_tlast",
              "mac_traffic_control_0/s_axis_TLast"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "mac_traffic_control_0/s_axis_TDest"
            ]
          },
          "axis_data_fifo_1_prog_full": {
            "ports": [
              "axis_data_fifo_1/prog_full",
              "mac_traffic_control_0/fifo_prog_full"
            ]
          },
          "axis_data_fifo_1_prog_empty": {
            "ports": [
              "axis_data_fifo_1/prog_empty",
              "util_vector_logic_1/Op1"
            ]
          },
          "Net1": {
            "ports": [
              "M00_AXIS_ACLK",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "axis_data_fifo_2/s_axis_aclk",
              "axis_register_slice_0/aclk",
              "mode_selection_0/clk"
            ]
          },
          "Net": {
            "ports": [
              "M00_AXIS_ARESETN",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "axis_data_fifo_2/s_axis_aresetn",
              "axis_register_slice_0/aresetn",
              "mode_selection_0/rst_n"
            ]
          },
          "Register_interface_0_mode_select0": {
            "ports": [
              "mode_select_i",
              "mode_selection_0/mode_select_i"
            ]
          },
          "i_stat_tx_pause_valid_0_1": {
            "ports": [
              "i_stat_tx_pause_valid_0",
              "mac_flow_control_0/i_stat_tx_pause_valid"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_pause_req": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_pause_req",
              "o_ctl_tx_pause_req_0"
            ]
          },
          "mac_flow_control_0_o_ctl_tx_resend_pause": {
            "ports": [
              "mac_flow_control_0/o_ctl_tx_resend_pause",
              "o_ctl_tx_resend_pause_0"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_0/s_axis_aresetn",
              "mac_traffic_control_0/rst_n",
              "axis_data_fifo_1/s_axis_aresetn",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "mac_flow_control_0/s00_axi_aresetn"
            ]
          },
          "s_axis_aclk_0_1": {
            "ports": [
              "s_axis_aclk_0",
              "axis_data_fifo_0/s_axis_aclk",
              "mac_flow_control_0/s00_axi_aclk",
              "mac_flow_control_0/m00_axi_aclk",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_data_fifo_1/s_axis_aclk",
              "mac_traffic_control_0/clk"
            ]
          }
        }
      },
      "to_MAC00_is_MAC0": {
        "interface_ports": {
          "m_axis_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "M00_AXIS_ACLK_0": {
            "type": "clk",
            "direction": "I"
          },
          "Din_0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "S00_AXIS_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S00_AXIS_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "ipsec_bd_axis_data_fifo_0_4",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "256"
              },
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              }
            }
          },
          "tx_flow_control_0": {
            "vlnv": "xilinx.com:module_ref:tx_flow_control:1.0",
            "xci_name": "ipsec_bd_tx_flow_control_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "tx_flow_control",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_M00_AXIS_ACLK_0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "m_axis_tkeep",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "I"
                  }
                }
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_M00_AXIS_ACLK_0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "s_axis_tkeep",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "s_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axis_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_M00_AXIS_ACLK_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "ipsec_bd_M00_AXIS_ACLK_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "tready_frm_flow_cntrl_ila": {
                "direction": "O"
              },
              "tready_frm_flow_cntrl": {
                "direction": "I"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "ipsec_bd_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "8"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "9"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "ipsec_bd_util_vector_logic_1_3",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "ipsec_bd_axis_interconnect_0_1",
            "parameters": {
              "ARB_ON_TLAST": {
                "value": "1"
              },
              "M00_AXIS_HIGHTDEST": {
                "value": "0x00000003"
              },
              "M00_FIFO_DEPTH": {
                "value": "512"
              },
              "M00_FIFO_MODE": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_AXIS_BASETDEST": {
                "value": "0x00000000"
              },
              "M01_FIFO_DEPTH": {
                "value": "512"
              },
              "M01_FIFO_MODE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_FIFO_DEPTH": {
                "value": "512"
              },
              "S00_FIFO_MODE": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_FIFO_DEPTH": {
                "value": "512"
              },
              "S01_FIFO_MODE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "ipsec_bd_xbar_1",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "0"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "1"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "HAS_TLAST": {
                    "value": "1"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "ROUTING_MODE": {
                    "value": "0"
                  }
                }
              },
              "s_arb_req_suppress_concat": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "ipsec_bd_s_arb_req_suppress_concat_0",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "ipsec_bd_s00_regslice_139"
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "ipsec_bd_s00_data_fifo_139",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "512"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s00_regslice/S_AXIS"
                    ]
                  },
                  "s00_regslice_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_regslice/M_AXIS",
                      "s00_data_fifo/S_AXIS"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s00_data_fifo/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s00_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s00_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "ipsec_bd_s01_regslice_0"
                  },
                  "s01_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "ipsec_bd_s01_data_fifo_0",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "512"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "ipsec_bd_auto_ss_u_1",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "581"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_data_fifo_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "s01_data_fifo/M_AXIS"
                    ]
                  },
                  "s01_regslice_to_auto_ss_u": {
                    "interface_ports": [
                      "s01_regslice/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXIS",
                      "s01_regslice/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_s01_data_fifo": {
                    "interface_ports": [
                      "s01_data_fifo/S_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "s01_regslice/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "s01_regslice/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  },
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "s01_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "s01_data_fifo/s_axis_aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "s01_data_fifo/s_axis_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                    "xci_name": "ipsec_bd_m00_data_fifo_0",
                    "parameters": {
                      "FIFO_DEPTH": {
                        "value": "512"
                      },
                      "FIFO_MODE": {
                        "value": "2"
                      },
                      "HAS_RD_DATA_COUNT": {
                        "value": "1"
                      },
                      "HAS_WR_DATA_COUNT": {
                        "value": "1"
                      }
                    }
                  },
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                    "xci_name": "ipsec_bd_m00_regslice_0"
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "xci_name": "ipsec_bd_auto_cc_4"
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                    "xci_name": "ipsec_bd_auto_ds_0",
                    "parameters": {
                      "M_TDATA_NUM_BYTES": {
                        "value": "8"
                      },
                      "S_TDATA_NUM_BYTES": {
                        "value": "16"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "ipsec_bd_auto_ss_slidr_0",
                    "parameters": {
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "16"
                      }
                    }
                  },
                  "auto_ss_u": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "ipsec_bd_auto_ss_u_0",
                    "parameters": {
                      "M_TUSER_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ds/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXIS",
                      "m00_data_fifo/S_AXIS"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "m00_regslice/M_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_auto_ss_u": {
                    "interface_ports": [
                      "auto_ss_slidr/M_AXIS",
                      "auto_ss_u/S_AXIS"
                    ]
                  },
                  "m00_data_fifo_to_auto_cc": {
                    "interface_ports": [
                      "m00_data_fifo/M_AXIS",
                      "auto_cc/S_AXIS"
                    ]
                  },
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXIS",
                      "auto_ds/S_AXIS"
                    ]
                  },
                  "auto_ss_u_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXIS",
                      "auto_ss_u/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "AXIS_WR_DATA_COUNT_to_S_AXIS_WR_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_wr_data_count"
                    ]
                  },
                  "AXIS_RD_DATA_COUNT_to_S_AXIS_RD_DATA_COUNT": {
                    "ports": [
                      "m00_data_fifo/axis_rd_data_count"
                    ]
                  },
                  "S_AXIS_ACLK": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "m00_data_fifo/s_axis_aclk",
                      "auto_cc/s_axis_aclk"
                    ]
                  },
                  "S_AXIS_ARESETN": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "m00_data_fifo/s_axis_aresetn",
                      "auto_cc/s_axis_aresetn"
                    ]
                  },
                  "M_AXIS_ACLK": {
                    "ports": [
                      "M_AXIS_ACLK",
                      "m00_regslice/aclk",
                      "auto_cc/m_axis_aclk",
                      "auto_ds/aclk",
                      "auto_ss_slidr/aclk",
                      "auto_ss_u/aclk"
                    ]
                  },
                  "M_AXIS_ARESETN": {
                    "ports": [
                      "M_AXIS_ARESETN",
                      "m00_regslice/aresetn",
                      "auto_cc/m_axis_aresetn",
                      "auto_ds/aresetn",
                      "auto_ss_slidr/aresetn",
                      "auto_ss_u/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "s_arb_req_suppress_concat_dout": {
                "ports": [
                  "s_arb_req_suppress_concat/dout",
                  "xbar/s_req_suppress"
                ]
              },
              "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S00_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In0"
                ]
              },
              "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                "ports": [
                  "S01_ARB_REQ_SUPPRESS",
                  "s_arb_req_suppress_concat/In1"
                ]
              },
              "S00_AXIS_ACLK_1": {
                "ports": [
                  "S00_AXIS_ACLK",
                  "s00_couplers/S_AXIS_ACLK"
                ]
              },
              "S00_AXIS_ARESETN_1": {
                "ports": [
                  "S00_AXIS_ARESETN",
                  "s00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S01_AXIS_ACLK_1": {
                "ports": [
                  "S01_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK"
                ]
              },
              "S01_AXIS_ARESETN_1": {
                "ports": [
                  "S01_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN"
                ]
              },
              "M00_AXIS_ACLK_1": {
                "ports": [
                  "M00_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK"
                ]
              },
              "M00_AXIS_ARESETN_1": {
                "ports": [
                  "M00_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "tx_flow_control_0/s_axis"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S01_AXIS",
              "axis_interconnect_0/S01_AXIS"
            ]
          },
          "tx_flow_control_0_m_axis": {
            "interface_ports": [
              "m_axis_0",
              "tx_flow_control_0/m_axis"
            ]
          },
          "S00_AXIS1_1": {
            "interface_ports": [
              "S00_AXIS1",
              "axis_interconnect_0/S00_AXIS"
            ]
          }
        },
        "nets": {
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "tx_flow_control_0/tready_frm_flow_cntrl"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_1/Op1"
            ]
          },
          "M00_AXIS_ARESETN_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "tx_flow_control_0/s_axis_aresetn",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          },
          "M00_AXIS_ACLK_0_1": {
            "ports": [
              "M00_AXIS_ACLK_0",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "tx_flow_control_0/m_axis_aclk",
              "axis_data_fifo_0/s_axis_aclk",
              "tx_flow_control_0/s_axis_aclk"
            ]
          },
          "Din_0_1": {
            "ports": [
              "Din_0",
              "xlslice_0/Din"
            ]
          },
          "Net1": {
            "ports": [
              "S00_AXIS_ACLK",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/S01_AXIS_ACLK"
            ]
          },
          "Net": {
            "ports": [
              "S00_AXIS_ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/S01_AXIS_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ipsec_bd_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "40.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "93.465"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.345"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "333.33333"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "14.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "4.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.625"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "250.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ipsec_bd_util_vector_logic_1_4",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "demux_logic_0": {
        "vlnv": "xilinx.com:module_ref:demux_logic:1.0",
        "xci_name": "ipsec_bd_demux_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demux_logic",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m0_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "16",
                "value_src": "auto"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "333333333"
              }
            },
            "port_maps": {
              "TDEST": {
                "physical_name": "m0_axis_tdest",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "m0_axis_tdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m0_axis_tkeep",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m0_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m0_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m0_axis_tready",
                "direction": "I"
              }
            }
          },
          "m1_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "16",
                "value_src": "auto"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "333333333"
              }
            },
            "port_maps": {
              "TDEST": {
                "physical_name": "m1_axis_tdest",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "m1_axis_tdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m1_axis_tkeep",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m1_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m1_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m1_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "16",
                "value_src": "auto"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "333333333",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDEST": {
                "physical_name": "s_axis_tdest",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_tkeep",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axis_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "333333333",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "demux_en": {
            "direction": "I"
          }
        }
      },
      "slow_path_flag_gen_0": {
        "vlnv": "xilinx.com:module_ref:slow_path_flag_gen:1.0",
        "xci_name": "ipsec_bd_slow_path_flag_gen_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "slow_path_flag_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "333333333",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "spi_packet_count": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "spi": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "spi_valid": {
            "direction": "I"
          },
          "flag_fifo_wren": {
            "direction": "O"
          },
          "slow_path_flag": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ipsec_bd_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_WIDTH": {
            "value": "64"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "Register_interface_0": {
        "vlnv": "xilinx.com:module_ref:Register_interface:1.0",
        "xci_name": "ipsec_bd_Register_interface_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register_interface",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s00_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s00_axi",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "333333333",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s00_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s00_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s00_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s00_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s00_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s00_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s00_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s00_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s00_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s00_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s00_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s00_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s00_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s00_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s00_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s00_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s00_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s00_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s00_axi_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s00_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s00_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ipsec_bd_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "333333333",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "mac_reset": {
            "type": "rst",
            "direction": "O"
          },
          "mode_select0": {
            "direction": "O"
          },
          "mode_select1": {
            "direction": "O"
          },
          "dump_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "PF1_MAC_address": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "outer_vlan_pcp": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "outer_vlan_cfi": {
            "direction": "O"
          },
          "inner_vlan_pcp": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "inner_vlan_cfi": {
            "direction": "O"
          },
          "pf0_vlan_id": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "pf1_vlan_id": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "slow_path_cnt": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ap_start": {
            "direction": "O"
          },
          "cnt_rst": {
            "type": "rst",
            "direction": "O"
          },
          "reset_logic_o": {
            "type": "rst",
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXIS_0_1": {
        "interface_ports": [
          "rx_AXIS_00",
          "from_MAC00_is_MAC0/S_AXIS_0"
        ]
      },
      "demux_logic_0_m1_axis": {
        "interface_ports": [
          "demux_logic_0/m1_axis",
          "to_MAC00_is_MAC0/S01_AXIS"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "packet_fwd/s_axi"
        ]
      },
      "tx_flow_control_0_m_axis": {
        "interface_ports": [
          "tx_AXIS_00",
          "to_MAC00_is_MAC0/m_axis_0"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "qdma/M_AXI_LITE"
        ]
      },
      "S00_AXIS_1": {
        "interface_ports": [
          "to_MAC00_is_MAC0/S00_AXIS",
          "packet_fwd/M_AXIS"
        ]
      },
      "demux_logic_0_m0_axis": {
        "interface_ports": [
          "demux_logic_0/m0_axis",
          "dec_input_formation/S_AXIS"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "ENC_SAD/s_axi"
        ]
      },
      "packet_formation_M_AXIS": {
        "interface_ports": [
          "packet_formation/M_AXIS",
          "packet_fwd/S_AXIS"
        ]
      },
      "S_AXIS_1": {
        "interface_ports": [
          "ENC_SAD/S_AXIS",
          "from_MAC00_is_MAC0/m0_axis"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_clk",
          "qdma/CLK_IN_D_0"
        ]
      },
      "qdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt_0",
          "qdma/pcie_mgt_0"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "Register_interface_0/s00_axi"
        ]
      },
      "packet_formation_M_AXIS1": {
        "interface_ports": [
          "packet_formation/M_AXIS1",
          "to_MAC00_is_MAC0/S00_AXIS1"
        ]
      }
    },
    "nets": {
      "ENC_SAD_m_axis_tdata": {
        "ports": [
          "ENC_SAD/m_axis_tdata",
          "demux_logic_0/s_axis_tdata"
        ]
      },
      "ENC_SAD_m_axis_tkeep": {
        "ports": [
          "ENC_SAD/m_axis_tkeep",
          "demux_logic_0/s_axis_tkeep"
        ]
      },
      "ENC_SAD_m_axis_tlast": {
        "ports": [
          "ENC_SAD/m_axis_tlast",
          "demux_logic_0/s_axis_tlast"
        ]
      },
      "demux_logic_0_s_axis_tready": {
        "ports": [
          "demux_logic_0/s_axis_tready",
          "ENC_SAD/m_axis_tready"
        ]
      },
      "ENC_SAD_m_axis_tvalid": {
        "ports": [
          "ENC_SAD/m_axis_tvalid",
          "demux_logic_0/s_axis_tvalid"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "header_fifo/srst"
        ]
      },
      "esp_trailer_addition_0_length_bytes_o": {
        "ports": [
          "dec_input_formation/length_bytes_o",
          "enc/din4"
        ]
      },
      "esp_trailer_addition_0_length_valid_o": {
        "ports": [
          "dec_input_formation/length_valid_o",
          "enc/wr_en4"
        ]
      },
      "metadata_extraction_0_valid_out1": {
        "ports": [
          "dec_input_formation/valid_out",
          "header_fifo/wr_en",
          "enc/wr_en2",
          "slow_path_flag_gen_0/spi_valid"
        ]
      },
      "din2_1": {
        "ports": [
          "dec_input_formation/ip_hdr",
          "header_fifo/din2"
        ]
      },
      "din_1": {
        "ports": [
          "dec_input_formation/mac_hdr",
          "header_fifo/din"
        ]
      },
      "din2_2": {
        "ports": [
          "dec_input_formation/key",
          "enc/din2"
        ]
      },
      "enc_input_formation_hier_pkt_len": {
        "ports": [
          "dec_input_formation/pkt_len",
          "demux_logic_0/s_axis_tdest"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_rstn",
          "qdma/sys_rst_n_0"
        ]
      },
      "mac_flow_control_0_o_ctl_tx_pause_req": {
        "ports": [
          "from_MAC00_is_MAC0/o_ctl_tx_pause_req_0",
          "tx_pause_req_00_o"
        ]
      },
      "mac_flow_control_0_o_ctl_tx_resend_pause": {
        "ports": [
          "from_MAC00_is_MAC0/o_ctl_tx_resend_pause_0",
          "tx_resend_pause_00_o"
        ]
      },
      "i_stat_tx_pause_valid_0_1": {
        "ports": [
          "stat_tx_pause_valid_00_i",
          "from_MAC00_is_MAC0/i_stat_tx_pause_valid_0"
        ]
      },
      "s_axis_aresetn_0_1": {
        "ports": [
          "s_axis_aresetn_0",
          "from_MAC00_is_MAC0/s_axis_aresetn_0",
          "to_MAC00_is_MAC0/s_axis_aresetn_0"
        ]
      },
      "rx_aclk_00": {
        "ports": [
          "rx_aclk_00",
          "from_MAC00_is_MAC0/s_axis_aclk_0"
        ]
      },
      "M00_AXIS_ACLK_0_1": {
        "ports": [
          "tx_aclk_00",
          "to_MAC00_is_MAC0/M00_AXIS_ACLK_0"
        ]
      },
      "Din_0_1": {
        "ports": [
          "stat_rx_pause_req_00_i",
          "to_MAC00_is_MAC0/Din_0"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "util_vector_logic_1/Op1",
          "util_vector_logic_0/Op1",
          "ENC_SAD/s_axis_aresetn",
          "dec_input_formation/aresetn",
          "packet_formation/aresetn",
          "packet_fwd/aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "from_MAC00_is_MAC0/M00_AXIS_ARESETN",
          "to_MAC00_is_MAC0/S00_AXIS_ARESETN",
          "enc/s_axis_aresetn",
          "demux_logic_0/s_axis_aresetn",
          "slow_path_flag_gen_0/rst",
          "Register_interface_0/s00_axi_aresetn"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "enc/ap_rst"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "header_fifo/clk",
          "ENC_SAD/cam_mem_aclk",
          "dec_input_formation/clk",
          "packet_formation/aclk",
          "packet_fwd/aclk",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "from_MAC00_is_MAC0/M00_AXIS_ACLK",
          "to_MAC00_is_MAC0/S00_AXIS_ACLK",
          "enc/wr_clk",
          "demux_logic_0/s_axis_aclk",
          "slow_path_flag_gen_0/clk",
          "Register_interface_0/s00_axi_aclk"
        ]
      },
      "enc_input_formation_vlan_present": {
        "ports": [
          "dec_input_formation/vlan_present",
          "header_fifo/In1"
        ]
      },
      "enc_input_formation_vlan_hdr": {
        "ports": [
          "dec_input_formation/vlan_hdr",
          "header_fifo/In0"
        ]
      },
      "qdma_axi_aresetn": {
        "ports": [
          "qdma/axi_aresetn",
          "clk_wiz_0/resetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN"
        ]
      },
      "qdma_axi_aclk": {
        "ports": [
          "qdma/axi_aclk",
          "clk_wiz_0/clk_in1",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK"
        ]
      },
      "Register_interface_0_cnt_rst": {
        "ports": [
          "Register_interface_0/cnt_rst",
          "packet_fwd/count_rst"
        ]
      },
      "s_axis_tdata1_1": {
        "ports": [
          "dec_input_formation/m_axis_tdata1",
          "enc/s_axis_tdata1"
        ]
      },
      "s_axis_tlast1_1": {
        "ports": [
          "dec_input_formation/m_axis_tlast1",
          "enc/s_axis_tlast1"
        ]
      },
      "m_axis_tready1_1": {
        "ports": [
          "enc/Res",
          "dec_input_formation/m_axis_tready1"
        ]
      },
      "Op2_1": {
        "ports": [
          "dec_input_formation/m_axis_tvalid1",
          "enc/Op2"
        ]
      },
      "mode_select_i_1": {
        "ports": [
          "Register_interface_0/mode_select0",
          "from_MAC00_is_MAC0/mode_select_i"
        ]
      },
      "ENC_SAD_user_metadata_out": {
        "ports": [
          "ENC_SAD/user_metadata_out",
          "dec_input_formation/dec_sad_p4_metadata"
        ]
      },
      "ENC_SAD_user_metadata_out_valid": {
        "ports": [
          "ENC_SAD/user_metadata_out_valid",
          "dec_input_formation/dec_sad_p4_metadata_valid"
        ]
      },
      "enc_input_formation_ingress": {
        "ports": [
          "dec_input_formation/ingress",
          "header_fifo/din4"
        ]
      },
      "enc_input_formation_en_decryption": {
        "ports": [
          "dec_input_formation/en_decryption",
          "demux_logic_0/demux_en"
        ]
      },
      "din5_1": {
        "ports": [
          "dec_input_formation/tag",
          "header_fifo/din5"
        ]
      },
      "din_2": {
        "ports": [
          "dec_input_formation/iv",
          "enc/din"
        ]
      },
      "enc_input_formation_aad": {
        "ports": [
          "dec_input_formation/aad",
          "enc/din1",
          "xlslice_0/Din"
        ]
      },
      "slow_path_flag_gen_0_flag_fifo_wren": {
        "ports": [
          "slow_path_flag_gen_0/flag_fifo_wren",
          "header_fifo/wr_en1"
        ]
      },
      "slow_path_flag_gen_0_slow_path_flag": {
        "ports": [
          "slow_path_flag_gen_0/slow_path_flag",
          "header_fifo/din1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "slow_path_flag_gen_0/spi"
        ]
      },
      "Register_interface_0_slow_path_cnt": {
        "ports": [
          "Register_interface_0/slow_path_cnt",
          "slow_path_flag_gen_0/spi_packet_count"
        ]
      },
      "pkt_formation_logic_0_ciphertxt_fifo_rden_o": {
        "ports": [
          "packet_formation/ciphertxt_fifo_rden_o",
          "enc/rd_en2"
        ]
      },
      "pkt_formation_logic_0_tag_fifo_rden_o": {
        "ports": [
          "packet_formation/tag_fifo_rden_o",
          "enc/rd_en1"
        ]
      },
      "pkt_formation_logic_0_hdr_fifo_rden_o": {
        "ports": [
          "packet_formation/hdr_fifo_rden_o",
          "header_fifo/rd_en"
        ]
      },
      "pkt_formation_logic_0_len_fifo_rden_o": {
        "ports": [
          "packet_formation/len_fifo_rden_o",
          "enc/rd_en"
        ]
      },
      "header_fifo_dout5": {
        "ports": [
          "header_fifo/dout5",
          "packet_formation/vlan_i"
        ]
      },
      "enc_hier_dout": {
        "ports": [
          "enc/dout",
          "packet_formation/length_i"
        ]
      },
      "header_fifo_hier_dout3": {
        "ports": [
          "header_fifo/dout3",
          "packet_formation/egress_i"
        ]
      },
      "header_fifo_hier_dout": {
        "ports": [
          "header_fifo/dout",
          "packet_formation/ip_hdr_i"
        ]
      },
      "header_fifo_hier_dout2": {
        "ports": [
          "header_fifo/dout2",
          "packet_formation/mac_hdr_i"
        ]
      },
      "enc_hier_dout1": {
        "ports": [
          "enc/dout1",
          "packet_formation/tag_i"
        ]
      },
      "enc_hier_dout2": {
        "ports": [
          "enc/dout2",
          "packet_formation/ciphertxt_i"
        ]
      },
      "enc_hier_empty1": {
        "ports": [
          "enc/empty1",
          "packet_formation/tag_fifo_empty_i"
        ]
      },
      "enc_hier_empty": {
        "ports": [
          "enc/empty",
          "packet_formation/len_fifo_empty_i"
        ]
      },
      "header_fifo_dout1": {
        "ports": [
          "header_fifo/dout1",
          "packet_formation/sad_tag_i"
        ]
      },
      "header_fifo_dout4": {
        "ports": [
          "header_fifo/dout4",
          "packet_formation/slow_path_flag_i"
        ]
      }
    },
    "addressing": {
      "/qdma/qdma_0": {
        "address_spaces": {
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_DEC_SAD_reg0": {
                "address_block": "/ENC_SAD/DEC_SAD/s_axi/reg0",
                "offset": "0x00010000",
                "range": "64K"
              },
              "SEG_Register_interface_0_reg0": {
                "address_block": "/Register_interface_0/s00_axi/reg0",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}