[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5540       tick       4634947       1842814       1791375       4634947 
      2   5540       tick       6854335       2834550       2812600       6854335 
      3   5540       tick       6871485       2839936       2817745       6871485 
      4   5540       tick       6868908       2840110       2821019       6868908 
      5   5540       tick       6876033       2841856       2825064       6876033 
      6   5540       tick       6882770       2844417       2824868       6882770 
      7   5540       tick       6883218       2843956       2827537       6883218 
      8   5540       tick       6870713       2839875       2823105       6870713 
      9   5540       tick       6868647       2834933       2814299       6868647 
     10   5540       tick       6869873       2836890       2814482       6869873 
     11   5540       tick       6864777       2837515       2817264       6864777 
     12   5540       tick       6867456       2837549       2816944       6867456 
     13   5540       tick       6873091       2839544       2821770       6873091 
     14   5540       tick       6871735       2839949       2820359       6871735 
     15   5540       tick       6852073       2832147       2800280       6852073 
     16   5540       tick       6851788       2831463       2802239       6851788 
     17   5540       tick       6831651       2823445       2777978       6831651 
     18   5540       tick       6830277       2823315       2783142       6830277 
     19   5540       exit       3597565       1484683       1459693       3597565 
