

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_2'
================================================================
* Date:           Fri Jul 18 13:03:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1571|     1571|  15.710 us|  15.710 us|  1571|  1571|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                                             |                                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                                   Instance                                  |                               Module                              |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |     1303|     1303|  13.030 us|  13.030 us|  1300|  1300|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5  |      265|      265|   2.650 us|   2.650 us|   257|   257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     635|    748|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    489|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     641|   1237|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                  |                               Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3  |        0|   0|  319|  387|    0|
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56  |prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5  |        0|   0|  316|  361|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                        |                                                                   |        0|   0|  635|  748|    0|
    +-----------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          5|    1|          5|
    |input_buf_0_0_address0  |  13|          3|    6|         18|
    |input_buf_0_0_ce0       |  13|          3|    1|          3|
    |input_buf_0_0_d0        |  13|          3|   16|         48|
    |input_buf_0_0_we0       |  13|          3|    1|          3|
    |input_buf_0_1_address0  |  13|          3|    6|         18|
    |input_buf_0_1_ce0       |  13|          3|    1|          3|
    |input_buf_0_1_d0        |  13|          3|   16|         48|
    |input_buf_0_1_we0       |  13|          3|    1|          3|
    |input_buf_0_2_address0  |  13|          3|    6|         18|
    |input_buf_0_2_ce0       |  13|          3|    1|          3|
    |input_buf_0_2_d0        |  13|          3|   16|         48|
    |input_buf_0_2_we0       |  13|          3|    1|          3|
    |input_buf_1_0_address0  |  13|          3|    6|         18|
    |input_buf_1_0_ce0       |  13|          3|    1|          3|
    |input_buf_1_0_d0        |  13|          3|   16|         48|
    |input_buf_1_0_we0       |  13|          3|    1|          3|
    |input_buf_1_1_address0  |  13|          3|    6|         18|
    |input_buf_1_1_ce0       |  13|          3|    1|          3|
    |input_buf_1_1_d0        |  13|          3|   16|         48|
    |input_buf_1_1_we0       |  13|          3|    1|          3|
    |input_buf_1_2_address0  |  13|          3|    6|         18|
    |input_buf_1_2_ce0       |  13|          3|    1|          3|
    |input_buf_1_2_d0        |  13|          3|   16|         48|
    |input_buf_1_2_we0       |  13|          3|    1|          3|
    |input_buf_2_0_address0  |  13|          3|    6|         18|
    |input_buf_2_0_ce0       |  13|          3|    1|          3|
    |input_buf_2_0_d0        |  13|          3|   16|         48|
    |input_buf_2_0_we0       |  13|          3|    1|          3|
    |input_buf_2_1_address0  |  13|          3|    6|         18|
    |input_buf_2_1_ce0       |  13|          3|    1|          3|
    |input_buf_2_1_d0        |  13|          3|   16|         48|
    |input_buf_2_1_we0       |  13|          3|    1|          3|
    |input_buf_2_2_address0  |  13|          3|    6|         18|
    |input_buf_2_2_ce0       |  13|          3|    1|          3|
    |input_buf_2_2_d0        |  13|          3|   16|         48|
    |input_buf_2_2_we0       |  13|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 489|        113|  217|        653|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                           Name                                           | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  4|   0|    4|          0|
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                     |  6|   0|    6|          0|
    +------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func.2|  return value|
|input_s_dout            |   in|   16|     ap_fifo|                   input_s|       pointer|
|input_s_empty_n         |   in|    1|     ap_fifo|                   input_s|       pointer|
|input_s_read            |  out|    1|     ap_fifo|                   input_s|       pointer|
|input_s_num_data_valid  |   in|    9|     ap_fifo|                   input_s|       pointer|
|input_s_fifo_cap        |   in|    9|     ap_fifo|                   input_s|       pointer|
|input_buf_0_0_address0  |  out|    6|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_0_ce0       |  out|    1|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_0_we0       |  out|    1|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_0_d0        |  out|   16|   ap_memory|             input_buf_0_0|         array|
|input_buf_0_1_address0  |  out|    6|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_1_ce0       |  out|    1|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_1_we0       |  out|    1|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_1_d0        |  out|   16|   ap_memory|             input_buf_0_1|         array|
|input_buf_0_2_address0  |  out|    6|   ap_memory|             input_buf_0_2|         array|
|input_buf_0_2_ce0       |  out|    1|   ap_memory|             input_buf_0_2|         array|
|input_buf_0_2_we0       |  out|    1|   ap_memory|             input_buf_0_2|         array|
|input_buf_0_2_d0        |  out|   16|   ap_memory|             input_buf_0_2|         array|
|input_buf_1_0_address0  |  out|    6|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_0_ce0       |  out|    1|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_0_we0       |  out|    1|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_0_d0        |  out|   16|   ap_memory|             input_buf_1_0|         array|
|input_buf_1_1_address0  |  out|    6|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_1_ce0       |  out|    1|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_1_we0       |  out|    1|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_1_d0        |  out|   16|   ap_memory|             input_buf_1_1|         array|
|input_buf_1_2_address0  |  out|    6|   ap_memory|             input_buf_1_2|         array|
|input_buf_1_2_ce0       |  out|    1|   ap_memory|             input_buf_1_2|         array|
|input_buf_1_2_we0       |  out|    1|   ap_memory|             input_buf_1_2|         array|
|input_buf_1_2_d0        |  out|   16|   ap_memory|             input_buf_1_2|         array|
|input_buf_2_0_address0  |  out|    6|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_0_ce0       |  out|    1|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_0_we0       |  out|    1|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_0_d0        |  out|   16|   ap_memory|             input_buf_2_0|         array|
|input_buf_2_1_address0  |  out|    6|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_1_ce0       |  out|    1|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_1_we0       |  out|    1|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_1_d0        |  out|   16|   ap_memory|             input_buf_2_1|         array|
|input_buf_2_2_address0  |  out|    6|   ap_memory|             input_buf_2_2|         array|
|input_buf_2_2_ce0       |  out|    1|   ap_memory|             input_buf_2_2|         array|
|input_buf_2_2_we0       |  out|    1|   ap_memory|             input_buf_2_2|         array|
|input_buf_2_2_d0        |  out|   16|   ap_memory|             input_buf_2_2|         array|
+------------------------+-----+-----+------------+--------------------------+--------------+

