#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 13 18:29:13 2024
# Process ID: 19628
# Current directory: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20504 D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.xpr
# Log file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/vivado.log
# Journal file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration\vivado.jou
# Running On        :DESKTOP-7KK7962
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 3700X 8-Core Processor             
# CPU Frequency     :3600 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34276 MB
# Swap memory       :5100 MB
# Total Virtual     :39376 MB
# Available Virtual :23210 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/FPGA_CPU/vivado/Integration' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/programme/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programme/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1518.316 ; gain = 417.820
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
report_ip_status -name ip_status 
update_module_reference [get_ips  {main_Decoder_0_0 main_IROM_0_1 main_RAM_Placeholder_0_0}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'CLK' has no FREQ_HZ parameter.
Reading block design file <D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Successfully read diagram <main> from block design file <D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
Upgrading 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Decoder_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated main_IROM_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated main_RAM_Placeholder_0_0 to use current project options
Wrote  : <D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.895 ; gain = 129.668
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1711.895 ; gain = 129.668
generate_target all [get_files  D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1660] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /InstrLoad_CLK to include reset source name Reset.
CRITICAL WARNING: [BD 41-1660] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please update 'Associated Reset' configuration parameter of external clock-source /InstrLoad_CLK to include reset source name Reset.
Wrote  : <D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
Exporting to file d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1969.008 ; gain = 257.113
export_ip_user_files -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
export_simulation -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/programme/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/programme/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipelining_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/RegisterFile/RegFile.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegFile'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Forwarder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipelining_Forwarder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_ExecutionStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipelining_ExecutionStage'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_RAMAddressController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_RAMAddressController'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_ImmediateManipulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_ImmediateManipulator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpDestinationSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_JumpDestinationSelector'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FlagUnpacker'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_JumpController'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_WriteSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_WriteSelector'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_WriteBackStage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pipelining_WriteBackStage'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/RAM_Placeholder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_Placeholder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_FLAG_PACKER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sim_1/new/mainSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainSim'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1983.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1983.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2028.574 ; gain = 45.262
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/programme/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/programme/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.562 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IROM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3098.395 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3098.395 ; gain = 0.000
run 160 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3112.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3112.965 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IROM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programme/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3112.965 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
save_wave_config {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\RAM_Placeholder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\Pipelining\Pipelining.srcs\sources_1\new\Pipelining_Controller.vhd:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 01:39:35 2024...
