
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gcc-ar_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	4014a0 <strsignal@plt+0x60>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <memcpy@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <strsignal@plt+0x13bc0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <memcpy@plt>:
  401130:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <execvp@plt>:
  401140:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <calloc@plt>:
  401150:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <execv@plt>:
  401160:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <pipe@plt>:
  401170:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <dup2@plt>:
  401180:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fprintf@plt>:
  4011a0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <waitpid@plt>:
  4011b0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fclose@plt>:
  4011d0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <sleep@plt>:
  4011e0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <pipe2@plt>:
  4011f0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <wait4@plt>:
  401200:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <free@plt>:
  401210:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <memset@plt>:
  401220:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <strdup@plt>:
  401230:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <realloc@plt>:
  401240:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <access@plt>:
  401260:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <read@plt>:
  401270:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <strerror@plt>:
  401280:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <mkstemps@plt>:
  401290:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strcpy@plt>:
  4012a0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <sprintf@plt>:
  4012b0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <remove@plt>:
  4012c0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <__libc_start_main@plt>:
  4012d0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <strncmp@plt>:
  4012e0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strncpy@plt>:
  4012f0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <sbrk@plt>:
  401300:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <kill@plt>:
  401310:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <memmove@plt>:
  401320:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <__errno_location@plt>:
  401330:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fopen@plt>:
  401340:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <close@plt>:
  401350:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <__xstat@plt>:
  401370:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <write@plt>:
  401380:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <malloc@plt>:
  401390:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <vfork@plt>:
  4013a0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <abort@plt>:
  4013b0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <getenv@plt>:
  4013c0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fwrite@plt>:
  4013e0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fdopen@plt>:
  4013f0:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <realpath@plt>:
  401400:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <fcntl@plt>:
  401410:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401424:	ldr	x17, [x16, #376]
  401428:	add	x16, x16, #0x178
  40142c:	br	x17

0000000000401430 <strcat@plt>:
  401430:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401434:	ldr	x17, [x16, #384]
  401438:	add	x16, x16, #0x180
  40143c:	br	x17

0000000000401440 <strsignal@plt>:
  401440:	adrp	x16, 416000 <strsignal@plt+0x14bc0>
  401444:	ldr	x17, [x16, #392]
  401448:	add	x16, x16, #0x188
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	mov	x29, #0x0                   	// #0
  401454:	mov	x30, #0x0                   	// #0
  401458:	mov	x5, x0
  40145c:	ldr	x1, [sp]
  401460:	add	x2, sp, #0x8
  401464:	mov	x6, sp
  401468:	movz	x0, #0x0, lsl #48
  40146c:	movk	x0, #0x0, lsl #32
  401470:	movk	x0, #0x40, lsl #16
  401474:	movk	x0, #0x155c
  401478:	movz	x3, #0x0, lsl #48
  40147c:	movk	x3, #0x0, lsl #32
  401480:	movk	x3, #0x40, lsl #16
  401484:	movk	x3, #0x45d0
  401488:	movz	x4, #0x0, lsl #48
  40148c:	movk	x4, #0x0, lsl #32
  401490:	movk	x4, #0x40, lsl #16
  401494:	movk	x4, #0x4650
  401498:	bl	4012d0 <__libc_start_main@plt>
  40149c:	bl	4013b0 <abort@plt>
  4014a0:	adrp	x0, 415000 <strsignal@plt+0x13bc0>
  4014a4:	ldr	x0, [x0, #4064]
  4014a8:	cbz	x0, 4014b0 <strsignal@plt+0x70>
  4014ac:	b	401420 <__gmon_start__@plt>
  4014b0:	ret
  4014b4:	nop
  4014b8:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4014bc:	add	x0, x0, #0x1a8
  4014c0:	adrp	x1, 416000 <strsignal@plt+0x14bc0>
  4014c4:	add	x1, x1, #0x1a8
  4014c8:	cmp	x1, x0
  4014cc:	b.eq	4014e4 <strsignal@plt+0xa4>  // b.none
  4014d0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4014d4:	ldr	x1, [x1, #1648]
  4014d8:	cbz	x1, 4014e4 <strsignal@plt+0xa4>
  4014dc:	mov	x16, x1
  4014e0:	br	x16
  4014e4:	ret
  4014e8:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4014ec:	add	x0, x0, #0x1a8
  4014f0:	adrp	x1, 416000 <strsignal@plt+0x14bc0>
  4014f4:	add	x1, x1, #0x1a8
  4014f8:	sub	x1, x1, x0
  4014fc:	lsr	x2, x1, #63
  401500:	add	x1, x2, x1, asr #3
  401504:	cmp	xzr, x1, asr #1
  401508:	asr	x1, x1, #1
  40150c:	b.eq	401524 <strsignal@plt+0xe4>  // b.none
  401510:	adrp	x2, 404000 <strsignal@plt+0x2bc0>
  401514:	ldr	x2, [x2, #1656]
  401518:	cbz	x2, 401524 <strsignal@plt+0xe4>
  40151c:	mov	x16, x2
  401520:	br	x16
  401524:	ret
  401528:	stp	x29, x30, [sp, #-32]!
  40152c:	mov	x29, sp
  401530:	str	x19, [sp, #16]
  401534:	adrp	x19, 416000 <strsignal@plt+0x14bc0>
  401538:	ldrb	w0, [x19, #440]
  40153c:	cbnz	w0, 40154c <strsignal@plt+0x10c>
  401540:	bl	4014b8 <strsignal@plt+0x78>
  401544:	mov	w0, #0x1                   	// #1
  401548:	strb	w0, [x19, #440]
  40154c:	ldr	x19, [sp, #16]
  401550:	ldp	x29, x30, [sp], #32
  401554:	ret
  401558:	b	4014e8 <strsignal@plt+0xa8>
  40155c:	stp	x29, x30, [sp, #-96]!
  401560:	str	x27, [sp, #16]
  401564:	stp	x26, x25, [sp, #32]
  401568:	stp	x24, x23, [sp, #48]
  40156c:	stp	x22, x21, [sp, #64]
  401570:	stp	x20, x19, [sp, #80]
  401574:	mov	x29, sp
  401578:	ldr	x21, [x1]
  40157c:	mov	w20, w0
  401580:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401584:	add	x0, x0, #0x751
  401588:	mov	x19, x1
  40158c:	bl	4013c0 <getenv@plt>
  401590:	mov	w27, w20
  401594:	cbz	x0, 4015ac <strsignal@plt+0x16c>
  401598:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40159c:	add	x1, x1, #0x761
  4015a0:	mov	x2, xzr
  4015a4:	bl	4021d0 <strsignal@plt+0xd90>
  4015a8:	mov	x21, x0
  4015ac:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  4015b0:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  4015b4:	add	x22, x22, #0x7a0
  4015b8:	add	x23, x23, #0x7aa
  4015bc:	mov	x0, x21
  4015c0:	mov	x1, x22
  4015c4:	mov	x2, x23
  4015c8:	bl	4024f8 <strsignal@plt+0x10b8>
  4015cc:	adrp	x24, 404000 <strsignal@plt+0x2bc0>
  4015d0:	cmp	x0, #0x0
  4015d4:	add	x24, x24, #0x7b8
  4015d8:	csel	x23, x23, x0, eq  // eq = none
  4015dc:	mov	x0, x21
  4015e0:	mov	x1, x22
  4015e4:	mov	x2, x24
  4015e8:	bl	4024f8 <strsignal@plt+0x10b8>
  4015ec:	cmp	x0, #0x0
  4015f0:	csel	x22, x24, x0, eq  // eq = none
  4015f4:	adrp	x24, 404000 <strsignal@plt+0x2bc0>
  4015f8:	adrp	x25, 404000 <strsignal@plt+0x2bc0>
  4015fc:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401600:	add	x24, x24, #0x775
  401604:	add	x25, x25, #0x7ca
  401608:	add	x0, x0, #0x768
  40160c:	mov	x1, x24
  401610:	mov	x2, x25
  401614:	mov	x3, xzr
  401618:	bl	4021d0 <strsignal@plt+0xd90>
  40161c:	adrp	x26, 404000 <strsignal@plt+0x2bc0>
  401620:	add	x26, x26, #0x78f
  401624:	mov	x5, x0
  401628:	mov	x0, x23
  40162c:	mov	x1, x24
  401630:	mov	x2, x25
  401634:	mov	x3, x26
  401638:	mov	x4, x25
  40163c:	mov	x6, xzr
  401640:	bl	4021d0 <strsignal@plt+0xd90>
  401644:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401648:	add	x1, x1, #0x795
  40164c:	mov	x2, xzr
  401650:	bl	4021d0 <strsignal@plt+0xd90>
  401654:	adrp	x21, 416000 <strsignal@plt+0x14bc0>
  401658:	add	x21, x21, #0x1c0
  40165c:	add	x23, x21, #0x18
  401660:	mov	x1, x23
  401664:	bl	401d44 <strsignal@plt+0x904>
  401668:	mov	x0, x22
  40166c:	mov	x1, x24
  401670:	mov	x2, x25
  401674:	mov	x3, x26
  401678:	mov	x4, x25
  40167c:	mov	x5, xzr
  401680:	bl	4021d0 <strsignal@plt+0xd90>
  401684:	mov	x1, x23
  401688:	bl	401d44 <strsignal@plt+0x904>
  40168c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401690:	add	x0, x0, #0x799
  401694:	mov	x1, x21
  401698:	bl	401d10 <strsignal@plt+0x8d0>
  40169c:	cmp	w20, #0x0
  4016a0:	b.le	401780 <strsignal@plt+0x340>
  4016a4:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  4016a8:	mov	x25, xzr
  4016ac:	add	x23, x23, #0x680
  4016b0:	ldr	x22, [x19, x25, lsl #3]
  4016b4:	mov	w2, #0x2                   	// #2
  4016b8:	mov	x1, x23
  4016bc:	mov	x0, x22
  4016c0:	bl	4012e0 <strncmp@plt>
  4016c4:	cbz	w0, 4016d8 <strsignal@plt+0x298>
  4016c8:	add	x25, x25, #0x1
  4016cc:	cmp	x27, x25
  4016d0:	b.ne	4016b0 <strsignal@plt+0x270>  // b.any
  4016d4:	b	401780 <strsignal@plt+0x340>
  4016d8:	add	x23, x19, x25, lsl #3
  4016dc:	sub	w8, w27, w25
  4016e0:	add	x24, x23, #0x8
  4016e4:	add	w8, w8, #0x1
  4016e8:	sbfiz	x2, x8, #3, #32
  4016ec:	mov	x0, x23
  4016f0:	mov	x1, x24
  4016f4:	bl	401320 <memmove@plt>
  4016f8:	ldrb	w8, [x22, #2]!
  4016fc:	cbz	w8, 401708 <strsignal@plt+0x2c8>
  401700:	sub	w27, w20, #0x1
  401704:	b	401728 <strsignal@plt+0x2e8>
  401708:	ldr	x22, [x19, x25, lsl #3]
  40170c:	cbz	x22, 4019dc <strsignal@plt+0x59c>
  401710:	sub	w8, w27, w25
  401714:	sbfiz	x2, x8, #3, #32
  401718:	mov	x0, x23
  40171c:	mov	x1, x24
  401720:	bl	401320 <memmove@plt>
  401724:	sub	w27, w20, #0x2
  401728:	mov	x0, x22
  40172c:	bl	401190 <strlen@plt>
  401730:	sub	x8, x0, #0x1
  401734:	cmp	x0, #0x0
  401738:	csel	x8, xzr, x8, eq  // eq = none
  40173c:	cmp	x8, #0x1
  401740:	b.lt	401768 <strsignal@plt+0x328>  // b.tstop
  401744:	ldrb	w8, [x22, x8]
  401748:	cmp	w8, #0x2f
  40174c:	b.eq	401768 <strsignal@plt+0x328>  // b.none
  401750:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401754:	add	x1, x1, #0x79e
  401758:	mov	x0, x22
  40175c:	mov	x2, xzr
  401760:	bl	4021d0 <strsignal@plt+0xd90>
  401764:	mov	x22, x0
  401768:	mov	x0, x21
  40176c:	mov	x1, x22
  401770:	bl	401cb0 <strsignal@plt+0x870>
  401774:	add	x0, x21, #0x18
  401778:	mov	x1, x22
  40177c:	bl	401cb0 <strsignal@plt+0x870>
  401780:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  401784:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401788:	add	x0, x0, #0x1d8
  40178c:	add	x1, x1, #0x6af
  401790:	mov	w2, #0x4                   	// #4
  401794:	bl	401a10 <strsignal@plt+0x5d0>
  401798:	cbz	x0, 401994 <strsignal@plt+0x554>
  40179c:	mov	x22, x0
  4017a0:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4017a4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4017a8:	add	x0, x0, #0x1d8
  4017ac:	add	x1, x1, #0x765
  4017b0:	mov	w2, #0x1                   	// #1
  4017b4:	bl	401a10 <strsignal@plt+0x5d0>
  4017b8:	mov	x20, x0
  4017bc:	cbnz	x0, 4017e0 <strsignal@plt+0x3a0>
  4017c0:	adrp	x0, 416000 <strsignal@plt+0x14bc0>
  4017c4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4017c8:	add	x0, x0, #0x1c0
  4017cc:	add	x1, x1, #0x765
  4017d0:	mov	w2, #0x1                   	// #1
  4017d4:	bl	401a10 <strsignal@plt+0x5d0>
  4017d8:	mov	x20, x0
  4017dc:	cbz	x0, 4019b4 <strsignal@plt+0x574>
  4017e0:	add	w8, w27, #0x4
  4017e4:	sxtw	x0, w8
  4017e8:	mov	w1, #0x8                   	// #8
  4017ec:	bl	403270 <strsignal@plt+0x1e30>
  4017f0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4017f4:	add	x8, x8, #0x6fa
  4017f8:	stp	x20, x8, [x0]
  4017fc:	str	x22, [x0, #16]
  401800:	ldr	x1, [x19, #8]!
  401804:	mov	x21, x0
  401808:	cbz	x1, 40182c <strsignal@plt+0x3ec>
  40180c:	ldrb	w8, [x1]
  401810:	cmp	w8, #0x2d
  401814:	b.eq	40182c <strsignal@plt+0x3ec>  // b.none
  401818:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  40181c:	add	x0, x0, #0x706
  401820:	mov	x2, xzr
  401824:	bl	4021d0 <strsignal@plt+0xd90>
  401828:	str	x0, [x19]
  40182c:	cmp	w27, #0x2
  401830:	b.lt	401860 <strsignal@plt+0x420>  // b.tstop
  401834:	sub	w8, w27, #0x1
  401838:	add	x0, x21, #0x18
  40183c:	lsl	x2, x8, #3
  401840:	mov	x1, x19
  401844:	mov	w22, w27
  401848:	bl	401130 <memcpy@plt>
  40184c:	sub	x9, x22, #0x1
  401850:	cmp	x9, #0x2
  401854:	b.cs	401868 <strsignal@plt+0x428>  // b.hs, b.nlast
  401858:	mov	w8, #0x1                   	// #1
  40185c:	b	401884 <strsignal@plt+0x444>
  401860:	mov	w27, #0x1                   	// #1
  401864:	b	401890 <strsignal@plt+0x450>
  401868:	and	x10, x9, #0xfffffffffffffffe
  40186c:	orr	x8, x9, #0x1
  401870:	mov	x11, x10
  401874:	subs	x11, x11, #0x2
  401878:	b.ne	401874 <strsignal@plt+0x434>  // b.any
  40187c:	cmp	x9, x10
  401880:	b.eq	401890 <strsignal@plt+0x450>  // b.none
  401884:	sub	x8, x22, x8
  401888:	subs	x8, x8, #0x1
  40188c:	b.ne	401888 <strsignal@plt+0x448>  // b.any
  401890:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401894:	add	w8, w27, #0x2
  401898:	add	x0, x0, #0x703
  40189c:	mov	x1, x20
  4018a0:	mov	x2, xzr
  4018a4:	str	xzr, [x21, w8, uxtw #3]
  4018a8:	bl	4021d0 <strsignal@plt+0xd90>
  4018ac:	mov	x3, x0
  4018b0:	add	x6, x29, #0x1c
  4018b4:	add	x7, x29, #0x18
  4018b8:	mov	w0, #0x3                   	// #3
  4018bc:	mov	x1, x20
  4018c0:	mov	x2, x21
  4018c4:	mov	x4, xzr
  4018c8:	mov	x5, xzr
  4018cc:	bl	402b14 <strsignal@plt+0x16d4>
  4018d0:	cbnz	x0, 401928 <strsignal@plt+0x4e8>
  4018d4:	ldr	w8, [x29, #28]
  4018d8:	cbz	w8, 401900 <strsignal@plt+0x4c0>
  4018dc:	and	w19, w8, #0x7f
  4018e0:	mov	w9, #0x1000000             	// #16777216
  4018e4:	add	w9, w9, w19, lsl #24
  4018e8:	mov	w10, #0x2000000             	// #33554432
  4018ec:	cmp	w9, w10
  4018f0:	b.ge	401948 <strsignal@plt+0x508>  // b.tcont
  4018f4:	cbz	w19, 401908 <strsignal@plt+0x4c8>
  4018f8:	mov	w0, #0x1                   	// #1
  4018fc:	b	40190c <strsignal@plt+0x4cc>
  401900:	mov	w0, wzr
  401904:	b	40190c <strsignal@plt+0x4cc>
  401908:	ubfx	w0, w8, #8, #8
  40190c:	ldp	x20, x19, [sp, #80]
  401910:	ldp	x22, x21, [sp, #64]
  401914:	ldp	x24, x23, [sp, #48]
  401918:	ldp	x26, x25, [sp, #32]
  40191c:	ldr	x27, [sp, #16]
  401920:	ldp	x29, x30, [sp], #96
  401924:	ret
  401928:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  40192c:	mov	x3, x0
  401930:	ldr	x0, [x8, #432]
  401934:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401938:	add	x1, x1, #0x708
  40193c:	mov	x2, x20
  401940:	bl	4011a0 <fprintf@plt>
  401944:	b	4018f8 <strsignal@plt+0x4b8>
  401948:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  40194c:	ldr	x21, [x8, #432]
  401950:	mov	w0, w19
  401954:	bl	401440 <strsignal@plt>
  401958:	ldr	w8, [x29, #28]
  40195c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  401960:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  401964:	add	x9, x9, #0x743
  401968:	add	x10, x10, #0x87d
  40196c:	tst	w8, #0x80
  401970:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401974:	mov	x4, x0
  401978:	csel	x5, x10, x9, eq  // eq = none
  40197c:	add	x1, x1, #0x71e
  401980:	mov	x0, x21
  401984:	mov	x2, x20
  401988:	mov	w3, w19
  40198c:	bl	4011a0 <fprintf@plt>
  401990:	b	4018f8 <strsignal@plt+0x4b8>
  401994:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401998:	ldr	x0, [x8, #432]
  40199c:	ldr	x2, [x19]
  4019a0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4019a4:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  4019a8:	add	x1, x1, #0x6c0
  4019ac:	add	x3, x3, #0x6af
  4019b0:	b	4019d0 <strsignal@plt+0x590>
  4019b4:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  4019b8:	ldr	x0, [x8, #432]
  4019bc:	ldr	x2, [x19]
  4019c0:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4019c4:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  4019c8:	add	x1, x1, #0x6dd
  4019cc:	add	x3, x3, #0x765
  4019d0:	bl	4011a0 <fprintf@plt>
  4019d4:	mov	w0, #0x1                   	// #1
  4019d8:	bl	4013d0 <exit@plt>
  4019dc:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  4019e0:	ldr	x3, [x8, #432]
  4019e4:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4019e8:	add	x0, x0, #0x683
  4019ec:	mov	w1, #0x2b                  	// #43
  4019f0:	mov	w2, #0x1                   	// #1
  4019f4:	bl	4013e0 <fwrite@plt>
  4019f8:	mov	w0, #0x1                   	// #1
  4019fc:	bl	4013d0 <exit@plt>
  401a00:	and	w8, w0, #0x1
  401a04:	adrp	x9, 416000 <strsignal@plt+0x14bc0>
  401a08:	strb	w8, [x9, #496]
  401a0c:	ret
  401a10:	sub	sp, sp, #0xc0
  401a14:	stp	x29, x30, [sp, #128]
  401a18:	stp	x24, x23, [sp, #144]
  401a1c:	stp	x22, x21, [sp, #160]
  401a20:	stp	x20, x19, [sp, #176]
  401a24:	add	x29, sp, #0x80
  401a28:	ldr	w19, [x0, #8]
  401a2c:	mov	x20, x0
  401a30:	mov	x0, x1
  401a34:	mov	w22, w2
  401a38:	mov	x21, x1
  401a3c:	bl	401190 <strlen@plt>
  401a40:	adrp	x23, 416000 <strsignal@plt+0x14bc0>
  401a44:	ldrb	w8, [x23, #496]
  401a48:	add	w9, w19, w0
  401a4c:	add	w19, w9, #0x1
  401a50:	cbnz	w8, 401b6c <strsignal@plt+0x72c>
  401a54:	sxtw	x0, w19
  401a58:	bl	40323c <strsignal@plt+0x1dfc>
  401a5c:	ldrb	w8, [x21]
  401a60:	mov	x19, x0
  401a64:	cmp	w8, #0x2f
  401a68:	b.ne	401aa4 <strsignal@plt+0x664>  // b.any
  401a6c:	mov	x0, x21
  401a70:	mov	w1, w22
  401a74:	bl	401260 <access@plt>
  401a78:	cbz	w0, 401b38 <strsignal@plt+0x6f8>
  401a7c:	ldrb	w8, [x23, #496]
  401a80:	cbz	w8, 401abc <strsignal@plt+0x67c>
  401a84:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401a88:	ldr	x3, [x8, #432]
  401a8c:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401a90:	add	x0, x0, #0x7f8
  401a94:	mov	w1, #0x29                  	// #41
  401a98:	mov	w2, #0x1                   	// #1
  401a9c:	bl	4013e0 <fwrite@plt>
  401aa0:	b	401aac <strsignal@plt+0x66c>
  401aa4:	ldr	x24, [x20]
  401aa8:	cbnz	x24, 401aec <strsignal@plt+0x6ac>
  401aac:	ldrb	w8, [x23, #496]
  401ab0:	cbz	w8, 401abc <strsignal@plt+0x67c>
  401ab4:	ldr	x8, [x20]
  401ab8:	cbz	x8, 401b88 <strsignal@plt+0x748>
  401abc:	mov	x0, x19
  401ac0:	bl	401210 <free@plt>
  401ac4:	mov	x19, xzr
  401ac8:	mov	x0, x19
  401acc:	ldp	x20, x19, [sp, #176]
  401ad0:	ldp	x22, x21, [sp, #160]
  401ad4:	ldp	x24, x23, [sp, #144]
  401ad8:	ldp	x29, x30, [sp, #128]
  401adc:	add	sp, sp, #0xc0
  401ae0:	ret
  401ae4:	ldr	x24, [x24, #8]
  401ae8:	cbz	x24, 401aac <strsignal@plt+0x66c>
  401aec:	ldr	x1, [x24]
  401af0:	mov	x0, x19
  401af4:	bl	4012a0 <strcpy@plt>
  401af8:	mov	x1, x21
  401afc:	bl	401430 <strcat@plt>
  401b00:	mov	x2, sp
  401b04:	mov	w0, wzr
  401b08:	mov	x1, x19
  401b0c:	bl	401370 <__xstat@plt>
  401b10:	tbnz	w0, #31, 401ae4 <strsignal@plt+0x6a4>
  401b14:	ldr	w8, [sp, #16]
  401b18:	and	w8, w8, #0xf000
  401b1c:	cmp	w8, #0x4, lsl #12
  401b20:	b.eq	401ae4 <strsignal@plt+0x6a4>  // b.none
  401b24:	mov	x0, x19
  401b28:	mov	w1, w22
  401b2c:	bl	401260 <access@plt>
  401b30:	cbnz	w0, 401ae4 <strsignal@plt+0x6a4>
  401b34:	b	401ac8 <strsignal@plt+0x688>
  401b38:	mov	x0, x19
  401b3c:	mov	x1, x21
  401b40:	bl	4012a0 <strcpy@plt>
  401b44:	ldrb	w8, [x23, #496]
  401b48:	cbz	w8, 401ac8 <strsignal@plt+0x688>
  401b4c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401b50:	ldr	x3, [x8, #432]
  401b54:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b58:	add	x0, x0, #0x7de
  401b5c:	mov	w1, #0x19                  	// #25
  401b60:	mov	w2, #0x1                   	// #1
  401b64:	bl	4013e0 <fwrite@plt>
  401b68:	b	401ac8 <strsignal@plt+0x688>
  401b6c:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401b70:	ldr	x0, [x8, #432]
  401b74:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401b78:	add	x1, x1, #0x7cc
  401b7c:	mov	x2, x21
  401b80:	bl	4011a0 <fprintf@plt>
  401b84:	b	401a54 <strsignal@plt+0x614>
  401b88:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401b8c:	ldr	x3, [x8, #432]
  401b90:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  401b94:	add	x0, x0, #0x822
  401b98:	mov	w1, #0x26                  	// #38
  401b9c:	mov	w2, #0x1                   	// #1
  401ba0:	bl	4013e0 <fwrite@plt>
  401ba4:	b	401abc <strsignal@plt+0x67c>
  401ba8:	stp	x29, x30, [sp, #-48]!
  401bac:	str	x21, [sp, #16]
  401bb0:	stp	x20, x19, [sp, #32]
  401bb4:	mov	x29, sp
  401bb8:	ldr	x8, [x0]
  401bbc:	mov	x19, x1
  401bc0:	mov	x20, x0
  401bc4:	mov	x21, x0
  401bc8:	cbz	x8, 401be0 <strsignal@plt+0x7a0>
  401bcc:	tbnz	w2, #0, 401be0 <strsignal@plt+0x7a0>
  401bd0:	mov	x9, x8
  401bd4:	ldr	x8, [x8, #8]
  401bd8:	cbnz	x8, 401bd0 <strsignal@plt+0x790>
  401bdc:	add	x21, x9, #0x8
  401be0:	mov	x0, x19
  401be4:	bl	401190 <strlen@plt>
  401be8:	ldr	w8, [x20, #8]
  401bec:	cmp	w8, w0
  401bf0:	b.ge	401bf8 <strsignal@plt+0x7b8>  // b.tcont
  401bf4:	str	w0, [x20, #8]
  401bf8:	mov	w0, #0x10                  	// #16
  401bfc:	bl	40323c <strsignal@plt+0x1dfc>
  401c00:	mov	x20, x0
  401c04:	mov	x0, x19
  401c08:	bl	403304 <strsignal@plt+0x1ec4>
  401c0c:	str	x0, [x20]
  401c10:	ldr	x8, [x21]
  401c14:	str	x8, [x20, #8]
  401c18:	str	x20, [x21]
  401c1c:	ldp	x20, x19, [sp, #32]
  401c20:	ldr	x21, [sp, #16]
  401c24:	ldp	x29, x30, [sp], #48
  401c28:	ret
  401c2c:	stp	x29, x30, [sp, #-48]!
  401c30:	str	x21, [sp, #16]
  401c34:	stp	x20, x19, [sp, #32]
  401c38:	mov	x29, sp
  401c3c:	ldr	x8, [x0]
  401c40:	mov	x20, x0
  401c44:	mov	x19, x1
  401c48:	cbz	x8, 401c60 <strsignal@plt+0x820>
  401c4c:	mov	x9, x8
  401c50:	ldr	x8, [x8, #8]
  401c54:	cbnz	x8, 401c4c <strsignal@plt+0x80c>
  401c58:	add	x21, x9, #0x8
  401c5c:	b	401c64 <strsignal@plt+0x824>
  401c60:	mov	x21, x20
  401c64:	mov	x0, x19
  401c68:	bl	401190 <strlen@plt>
  401c6c:	ldr	w8, [x20, #8]
  401c70:	cmp	w8, w0
  401c74:	b.ge	401c7c <strsignal@plt+0x83c>  // b.tcont
  401c78:	str	w0, [x20, #8]
  401c7c:	mov	w0, #0x10                  	// #16
  401c80:	bl	40323c <strsignal@plt+0x1dfc>
  401c84:	mov	x20, x0
  401c88:	mov	x0, x19
  401c8c:	bl	403304 <strsignal@plt+0x1ec4>
  401c90:	str	x0, [x20]
  401c94:	ldr	x8, [x21]
  401c98:	str	x8, [x20, #8]
  401c9c:	str	x20, [x21]
  401ca0:	ldp	x20, x19, [sp, #32]
  401ca4:	ldr	x21, [sp, #16]
  401ca8:	ldp	x29, x30, [sp], #48
  401cac:	ret
  401cb0:	stp	x29, x30, [sp, #-48]!
  401cb4:	str	x21, [sp, #16]
  401cb8:	stp	x20, x19, [sp, #32]
  401cbc:	mov	x29, sp
  401cc0:	mov	x19, x0
  401cc4:	mov	x0, x1
  401cc8:	mov	x20, x1
  401ccc:	bl	401190 <strlen@plt>
  401cd0:	ldr	w8, [x19, #8]
  401cd4:	cmp	w8, w0
  401cd8:	b.ge	401ce0 <strsignal@plt+0x8a0>  // b.tcont
  401cdc:	str	w0, [x19, #8]
  401ce0:	mov	w0, #0x10                  	// #16
  401ce4:	bl	40323c <strsignal@plt+0x1dfc>
  401ce8:	mov	x21, x0
  401cec:	mov	x0, x20
  401cf0:	bl	403304 <strsignal@plt+0x1ec4>
  401cf4:	ldr	x8, [x19]
  401cf8:	stp	x0, x8, [x21]
  401cfc:	str	x21, [x19]
  401d00:	ldp	x20, x19, [sp, #32]
  401d04:	ldr	x21, [sp, #16]
  401d08:	ldp	x29, x30, [sp], #48
  401d0c:	ret
  401d10:	stp	x29, x30, [sp, #-32]!
  401d14:	str	x19, [sp, #16]
  401d18:	mov	x29, sp
  401d1c:	mov	x19, x1
  401d20:	bl	4013c0 <getenv@plt>
  401d24:	cbz	x0, 401d38 <strsignal@plt+0x8f8>
  401d28:	mov	x1, x19
  401d2c:	ldr	x19, [sp, #16]
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	b	401d44 <strsignal@plt+0x904>
  401d38:	ldr	x19, [sp, #16]
  401d3c:	ldp	x29, x30, [sp], #32
  401d40:	ret
  401d44:	stp	x29, x30, [sp, #-96]!
  401d48:	stp	x28, x27, [sp, #16]
  401d4c:	stp	x26, x25, [sp, #32]
  401d50:	stp	x24, x23, [sp, #48]
  401d54:	stp	x22, x21, [sp, #64]
  401d58:	stp	x20, x19, [sp, #80]
  401d5c:	mov	x29, sp
  401d60:	mov	x26, x1
  401d64:	mov	x20, x0
  401d68:	bl	401190 <strlen@plt>
  401d6c:	add	x0, x0, #0x3
  401d70:	bl	40323c <strsignal@plt+0x1dfc>
  401d74:	adrp	x25, 416000 <strsignal@plt+0x14bc0>
  401d78:	ldrb	w8, [x25, #496]
  401d7c:	mov	x21, x0
  401d80:	cbnz	w8, 401ec4 <strsignal@plt+0xa84>
  401d84:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  401d88:	mov	w27, #0x2f2e                	// #12078
  401d8c:	add	x22, x22, #0x87e
  401d90:	mov	w28, #0x2f                  	// #47
  401d94:	mov	x23, xzr
  401d98:	ldrb	w8, [x20, x23]
  401d9c:	cmp	w8, #0x3a
  401da0:	b.eq	401db8 <strsignal@plt+0x978>  // b.none
  401da4:	cbz	w8, 401db8 <strsignal@plt+0x978>
  401da8:	add	x23, x23, #0x1
  401dac:	ldrb	w8, [x20, x23]
  401db0:	cmp	w8, #0x3a
  401db4:	b.ne	401da4 <strsignal@plt+0x964>  // b.any
  401db8:	mov	x0, x21
  401dbc:	mov	x1, x20
  401dc0:	mov	x2, x23
  401dc4:	bl	4012f0 <strncpy@plt>
  401dc8:	cbz	x23, 401dec <strsignal@plt+0x9ac>
  401dcc:	add	x8, x20, x23
  401dd0:	ldurb	w8, [x8, #-1]
  401dd4:	cmp	w8, #0x2f
  401dd8:	b.ne	401e18 <strsignal@plt+0x9d8>  // b.any
  401ddc:	strb	wzr, [x21, x23]
  401de0:	ldrb	w8, [x25, #496]
  401de4:	cbz	w8, 401dfc <strsignal@plt+0x9bc>
  401de8:	b	401e24 <strsignal@plt+0x9e4>
  401dec:	strb	wzr, [x21, #2]
  401df0:	strh	w27, [x21]
  401df4:	ldrb	w8, [x25, #496]
  401df8:	cbnz	w8, 401e24 <strsignal@plt+0x9e4>
  401dfc:	ldr	x8, [x26]
  401e00:	cbz	x8, 401e40 <strsignal@plt+0xa00>
  401e04:	mov	x9, x8
  401e08:	ldr	x8, [x8, #8]
  401e0c:	cbnz	x8, 401e04 <strsignal@plt+0x9c4>
  401e10:	add	x19, x9, #0x8
  401e14:	b	401e44 <strsignal@plt+0xa04>
  401e18:	strh	w28, [x21, x23]
  401e1c:	ldrb	w8, [x25, #496]
  401e20:	cbz	w8, 401dfc <strsignal@plt+0x9bc>
  401e24:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401e28:	ldr	x0, [x8, #432]
  401e2c:	mov	x1, x22
  401e30:	mov	x2, x21
  401e34:	bl	4011a0 <fprintf@plt>
  401e38:	ldr	x8, [x26]
  401e3c:	cbnz	x8, 401e04 <strsignal@plt+0x9c4>
  401e40:	mov	x19, x26
  401e44:	mov	x0, x21
  401e48:	bl	401190 <strlen@plt>
  401e4c:	ldr	w8, [x26, #8]
  401e50:	cmp	w8, w0
  401e54:	b.ge	401e5c <strsignal@plt+0xa1c>  // b.tcont
  401e58:	str	w0, [x26, #8]
  401e5c:	mov	w0, #0x10                  	// #16
  401e60:	bl	40323c <strsignal@plt+0x1dfc>
  401e64:	mov	x24, x0
  401e68:	mov	x0, x21
  401e6c:	bl	403304 <strsignal@plt+0x1ec4>
  401e70:	str	x0, [x24]
  401e74:	ldr	x8, [x19]
  401e78:	str	x8, [x24, #8]
  401e7c:	str	x24, [x19]
  401e80:	ldrb	w8, [x20, x23]
  401e84:	cbz	w8, 401ea4 <strsignal@plt+0xa64>
  401e88:	add	x8, x20, x23
  401e8c:	add	x20, x8, #0x1
  401e90:	mov	x23, xzr
  401e94:	ldrb	w8, [x20, x23]
  401e98:	cmp	w8, #0x3a
  401e9c:	b.ne	401da4 <strsignal@plt+0x964>  // b.any
  401ea0:	b	401db8 <strsignal@plt+0x978>
  401ea4:	mov	x0, x21
  401ea8:	ldp	x20, x19, [sp, #80]
  401eac:	ldp	x22, x21, [sp, #64]
  401eb0:	ldp	x24, x23, [sp, #48]
  401eb4:	ldp	x26, x25, [sp, #32]
  401eb8:	ldp	x28, x27, [sp, #16]
  401ebc:	ldp	x29, x30, [sp], #96
  401ec0:	b	401210 <free@plt>
  401ec4:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  401ec8:	ldr	x0, [x8, #432]
  401ecc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  401ed0:	add	x1, x1, #0x849
  401ed4:	mov	w3, #0x3a                  	// #58
  401ed8:	mov	x2, x20
  401edc:	bl	4011a0 <fprintf@plt>
  401ee0:	b	401d84 <strsignal@plt+0x944>
  401ee4:	sub	sp, sp, #0x120
  401ee8:	stp	x29, x30, [sp, #224]
  401eec:	add	x29, sp, #0xe0
  401ef0:	mov	x8, #0xffffffffffffffc8    	// #-56
  401ef4:	mov	x9, sp
  401ef8:	sub	x10, x29, #0x58
  401efc:	stp	x20, x19, [sp, #272]
  401f00:	movk	x8, #0xff80, lsl #32
  401f04:	add	x11, x29, #0x40
  401f08:	add	x9, x9, #0x80
  401f0c:	add	x20, x10, #0x38
  401f10:	str	x28, [sp, #240]
  401f14:	stp	x22, x21, [sp, #256]
  401f18:	stp	x1, x2, [x29, #-88]
  401f1c:	stp	x3, x4, [x29, #-72]
  401f20:	stp	x5, x6, [x29, #-56]
  401f24:	stur	x7, [x29, #-40]
  401f28:	stp	q0, q1, [sp]
  401f2c:	stp	q2, q3, [sp, #32]
  401f30:	stp	q4, q5, [sp, #64]
  401f34:	stp	q6, q7, [sp, #96]
  401f38:	stp	x9, x8, [x29, #-16]
  401f3c:	stp	x11, x20, [x29, #-32]
  401f40:	cbz	x0, 401fa4 <strsignal@plt+0xb64>
  401f44:	ldur	w22, [x29, #-8]
  401f48:	ldur	x21, [x29, #-32]
  401f4c:	mov	x19, xzr
  401f50:	b	401f6c <strsignal@plt+0xb2c>
  401f54:	mov	w8, w22
  401f58:	add	x9, x21, #0x8
  401f5c:	ldr	x0, [x21]
  401f60:	mov	x21, x9
  401f64:	mov	w22, w8
  401f68:	cbz	x0, 401fa8 <strsignal@plt+0xb68>
  401f6c:	bl	401190 <strlen@plt>
  401f70:	add	x19, x0, x19
  401f74:	tbz	w22, #31, 401f54 <strsignal@plt+0xb14>
  401f78:	cmn	w22, #0x8
  401f7c:	add	w8, w22, #0x8
  401f80:	b.gt	401f58 <strsignal@plt+0xb18>
  401f84:	add	x10, x20, w22, sxtw
  401f88:	mov	x9, x21
  401f8c:	mov	x21, x10
  401f90:	ldr	x0, [x21]
  401f94:	mov	x21, x9
  401f98:	mov	w22, w8
  401f9c:	cbnz	x0, 401f6c <strsignal@plt+0xb2c>
  401fa0:	b	401fa8 <strsignal@plt+0xb68>
  401fa4:	mov	x19, xzr
  401fa8:	mov	x0, x19
  401fac:	ldp	x20, x19, [sp, #272]
  401fb0:	ldp	x22, x21, [sp, #256]
  401fb4:	ldr	x28, [sp, #240]
  401fb8:	ldp	x29, x30, [sp, #224]
  401fbc:	add	sp, sp, #0x120
  401fc0:	ret
  401fc4:	sub	sp, sp, #0x120
  401fc8:	stp	x29, x30, [sp, #208]
  401fcc:	add	x29, sp, #0xd0
  401fd0:	mov	x8, #0xffffffffffffffd0    	// #-48
  401fd4:	mov	x9, sp
  401fd8:	sub	x10, x29, #0x50
  401fdc:	stp	x24, x23, [sp, #240]
  401fe0:	stp	x20, x19, [sp, #272]
  401fe4:	mov	x19, x0
  401fe8:	movk	x8, #0xff80, lsl #32
  401fec:	add	x11, x29, #0x50
  401ff0:	add	x9, x9, #0x80
  401ff4:	add	x23, x10, #0x30
  401ff8:	mov	x20, x0
  401ffc:	stp	x28, x25, [sp, #224]
  402000:	stp	x22, x21, [sp, #256]
  402004:	stp	x2, x3, [x29, #-80]
  402008:	stp	x4, x5, [x29, #-64]
  40200c:	stp	x6, x7, [x29, #-48]
  402010:	stp	q1, q2, [sp, #16]
  402014:	stp	q3, q4, [sp, #48]
  402018:	str	q0, [sp]
  40201c:	stp	q5, q6, [sp, #80]
  402020:	str	q7, [sp, #112]
  402024:	stp	x9, x8, [x29, #-16]
  402028:	stp	x11, x23, [x29, #-32]
  40202c:	cbz	x1, 4020a8 <strsignal@plt+0xc68>
  402030:	ldur	w25, [x29, #-8]
  402034:	ldur	x24, [x29, #-32]
  402038:	mov	x21, x1
  40203c:	mov	x20, x19
  402040:	b	40205c <strsignal@plt+0xc1c>
  402044:	mov	w8, w25
  402048:	add	x9, x24, #0x8
  40204c:	ldr	x21, [x24]
  402050:	mov	w25, w8
  402054:	mov	x24, x9
  402058:	cbz	x21, 4020a8 <strsignal@plt+0xc68>
  40205c:	mov	x0, x21
  402060:	bl	401190 <strlen@plt>
  402064:	mov	x22, x0
  402068:	mov	x0, x20
  40206c:	mov	x1, x21
  402070:	mov	x2, x22
  402074:	bl	401130 <memcpy@plt>
  402078:	add	x20, x20, x22
  40207c:	tbz	w25, #31, 402044 <strsignal@plt+0xc04>
  402080:	cmn	w25, #0x8
  402084:	add	w8, w25, #0x8
  402088:	b.gt	402048 <strsignal@plt+0xc08>
  40208c:	add	x10, x23, w25, sxtw
  402090:	mov	x9, x24
  402094:	mov	x24, x10
  402098:	ldr	x21, [x24]
  40209c:	mov	w25, w8
  4020a0:	mov	x24, x9
  4020a4:	cbnz	x21, 40205c <strsignal@plt+0xc1c>
  4020a8:	strb	wzr, [x20]
  4020ac:	mov	x0, x19
  4020b0:	ldp	x20, x19, [sp, #272]
  4020b4:	ldp	x22, x21, [sp, #256]
  4020b8:	ldp	x24, x23, [sp, #240]
  4020bc:	ldp	x28, x25, [sp, #224]
  4020c0:	ldp	x29, x30, [sp, #208]
  4020c4:	add	sp, sp, #0x120
  4020c8:	ret
  4020cc:	sub	sp, sp, #0x130
  4020d0:	stp	x22, x21, [sp, #272]
  4020d4:	adrp	x22, 416000 <strsignal@plt+0x14bc0>
  4020d8:	stp	x20, x19, [sp, #288]
  4020dc:	ldr	x19, [x22, #568]
  4020e0:	stp	x29, x30, [sp, #224]
  4020e4:	add	x29, sp, #0xe0
  4020e8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4020ec:	mov	x9, sp
  4020f0:	movk	x8, #0xff80, lsl #32
  4020f4:	sub	x10, x29, #0x58
  4020f8:	add	x9, x9, #0x80
  4020fc:	stp	x24, x23, [sp, #256]
  402100:	add	x23, x10, #0x38
  402104:	stp	x9, x8, [x29, #-16]
  402108:	add	x8, x29, #0x50
  40210c:	stp	x28, x25, [sp, #240]
  402110:	stp	x1, x2, [x29, #-88]
  402114:	stp	x3, x4, [x29, #-72]
  402118:	stp	x5, x6, [x29, #-56]
  40211c:	stur	x7, [x29, #-40]
  402120:	stp	q0, q1, [sp]
  402124:	stp	q2, q3, [sp, #32]
  402128:	stp	q4, q5, [sp, #64]
  40212c:	stp	q6, q7, [sp, #96]
  402130:	stp	x8, x23, [x29, #-32]
  402134:	cbz	x0, 4021ac <strsignal@plt+0xd6c>
  402138:	ldur	w25, [x29, #-8]
  40213c:	ldur	x24, [x29, #-32]
  402140:	mov	x20, x0
  402144:	b	402160 <strsignal@plt+0xd20>
  402148:	mov	w8, w25
  40214c:	add	x9, x24, #0x8
  402150:	ldr	x20, [x24]
  402154:	mov	w25, w8
  402158:	mov	x24, x9
  40215c:	cbz	x20, 4021ac <strsignal@plt+0xd6c>
  402160:	mov	x0, x20
  402164:	bl	401190 <strlen@plt>
  402168:	mov	x21, x0
  40216c:	mov	x0, x19
  402170:	mov	x1, x20
  402174:	mov	x2, x21
  402178:	bl	401130 <memcpy@plt>
  40217c:	add	x19, x19, x21
  402180:	tbz	w25, #31, 402148 <strsignal@plt+0xd08>
  402184:	cmn	w25, #0x8
  402188:	add	w8, w25, #0x8
  40218c:	b.gt	40214c <strsignal@plt+0xd0c>
  402190:	add	x10, x23, w25, sxtw
  402194:	mov	x9, x24
  402198:	mov	x24, x10
  40219c:	ldr	x20, [x24]
  4021a0:	mov	w25, w8
  4021a4:	mov	x24, x9
  4021a8:	cbnz	x20, 402160 <strsignal@plt+0xd20>
  4021ac:	strb	wzr, [x19]
  4021b0:	ldr	x0, [x22, #568]
  4021b4:	ldp	x20, x19, [sp, #288]
  4021b8:	ldp	x22, x21, [sp, #272]
  4021bc:	ldp	x24, x23, [sp, #256]
  4021c0:	ldp	x28, x25, [sp, #240]
  4021c4:	ldp	x29, x30, [sp, #224]
  4021c8:	add	sp, sp, #0x130
  4021cc:	ret
  4021d0:	sub	sp, sp, #0x140
  4021d4:	stp	x29, x30, [sp, #224]
  4021d8:	add	x29, sp, #0xe0
  4021dc:	stp	x22, x21, [sp, #288]
  4021e0:	mov	x21, #0xffffffffffffffc8    	// #-56
  4021e4:	mov	x8, sp
  4021e8:	sub	x9, x29, #0x58
  4021ec:	stp	x24, x23, [sp, #272]
  4021f0:	stp	x20, x19, [sp, #304]
  4021f4:	mov	x19, x0
  4021f8:	movk	x21, #0xff80, lsl #32
  4021fc:	add	x24, x29, #0x60
  402200:	add	x22, x8, #0x80
  402204:	add	x23, x9, #0x38
  402208:	str	x28, [sp, #240]
  40220c:	stp	x26, x25, [sp, #256]
  402210:	stp	x1, x2, [x29, #-88]
  402214:	stp	x3, x4, [x29, #-72]
  402218:	stp	x5, x6, [x29, #-56]
  40221c:	stur	x7, [x29, #-40]
  402220:	stp	q0, q1, [sp]
  402224:	stp	q2, q3, [sp, #32]
  402228:	stp	q4, q5, [sp, #64]
  40222c:	stp	q6, q7, [sp, #96]
  402230:	stp	x22, x21, [x29, #-16]
  402234:	stp	x24, x23, [x29, #-32]
  402238:	cbz	x0, 4022a4 <strsignal@plt+0xe64>
  40223c:	ldur	w26, [x29, #-8]
  402240:	ldur	x25, [x29, #-32]
  402244:	mov	x20, xzr
  402248:	mov	x0, x19
  40224c:	b	402268 <strsignal@plt+0xe28>
  402250:	mov	w8, w26
  402254:	add	x9, x25, #0x8
  402258:	ldr	x0, [x25]
  40225c:	mov	x25, x9
  402260:	mov	w26, w8
  402264:	cbz	x0, 40229c <strsignal@plt+0xe5c>
  402268:	bl	401190 <strlen@plt>
  40226c:	add	x20, x0, x20
  402270:	tbz	w26, #31, 402250 <strsignal@plt+0xe10>
  402274:	cmn	w26, #0x8
  402278:	add	w8, w26, #0x8
  40227c:	b.gt	402254 <strsignal@plt+0xe14>
  402280:	add	x10, x23, w26, sxtw
  402284:	mov	x9, x25
  402288:	mov	x25, x10
  40228c:	ldr	x0, [x25]
  402290:	mov	x25, x9
  402294:	mov	w26, w8
  402298:	cbnz	x0, 402268 <strsignal@plt+0xe28>
  40229c:	add	x0, x20, #0x1
  4022a0:	b	4022a8 <strsignal@plt+0xe68>
  4022a4:	mov	w0, #0x1                   	// #1
  4022a8:	bl	40323c <strsignal@plt+0x1dfc>
  4022ac:	mov	x20, x0
  4022b0:	stp	x22, x21, [x29, #-16]
  4022b4:	mov	x21, x0
  4022b8:	stp	x24, x23, [x29, #-32]
  4022bc:	cbz	x19, 402334 <strsignal@plt+0xef4>
  4022c0:	ldur	w25, [x29, #-8]
  4022c4:	ldur	x24, [x29, #-32]
  4022c8:	mov	x21, x20
  4022cc:	b	4022e8 <strsignal@plt+0xea8>
  4022d0:	mov	w8, w25
  4022d4:	add	x9, x24, #0x8
  4022d8:	ldr	x19, [x24]
  4022dc:	mov	w25, w8
  4022e0:	mov	x24, x9
  4022e4:	cbz	x19, 402334 <strsignal@plt+0xef4>
  4022e8:	mov	x0, x19
  4022ec:	bl	401190 <strlen@plt>
  4022f0:	mov	x22, x0
  4022f4:	mov	x0, x21
  4022f8:	mov	x1, x19
  4022fc:	mov	x2, x22
  402300:	bl	401130 <memcpy@plt>
  402304:	add	x21, x21, x22
  402308:	tbz	w25, #31, 4022d0 <strsignal@plt+0xe90>
  40230c:	cmn	w25, #0x8
  402310:	add	w8, w25, #0x8
  402314:	b.gt	4022d4 <strsignal@plt+0xe94>
  402318:	add	x10, x23, w25, sxtw
  40231c:	mov	x9, x24
  402320:	mov	x24, x10
  402324:	ldr	x19, [x24]
  402328:	mov	w25, w8
  40232c:	mov	x24, x9
  402330:	cbnz	x19, 4022e8 <strsignal@plt+0xea8>
  402334:	strb	wzr, [x21]
  402338:	mov	x0, x20
  40233c:	ldp	x20, x19, [sp, #304]
  402340:	ldp	x22, x21, [sp, #288]
  402344:	ldp	x24, x23, [sp, #272]
  402348:	ldp	x26, x25, [sp, #256]
  40234c:	ldr	x28, [sp, #240]
  402350:	ldp	x29, x30, [sp, #224]
  402354:	add	sp, sp, #0x140
  402358:	ret
  40235c:	sub	sp, sp, #0x130
  402360:	stp	x29, x30, [sp, #208]
  402364:	add	x29, sp, #0xd0
  402368:	stp	x22, x21, [sp, #272]
  40236c:	mov	x22, #0xffffffffffffffd0    	// #-48
  402370:	mov	x8, sp
  402374:	sub	x9, x29, #0x50
  402378:	stp	x26, x25, [sp, #240]
  40237c:	stp	x24, x23, [sp, #256]
  402380:	stp	x20, x19, [sp, #288]
  402384:	mov	x20, x1
  402388:	mov	x19, x0
  40238c:	movk	x22, #0xff80, lsl #32
  402390:	add	x25, x29, #0x60
  402394:	add	x23, x8, #0x80
  402398:	add	x24, x9, #0x30
  40239c:	stp	x28, x27, [sp, #224]
  4023a0:	stp	x2, x3, [x29, #-80]
  4023a4:	stp	x4, x5, [x29, #-64]
  4023a8:	stp	x6, x7, [x29, #-48]
  4023ac:	stp	q1, q2, [sp, #16]
  4023b0:	stp	q3, q4, [sp, #48]
  4023b4:	str	q0, [sp]
  4023b8:	stp	q5, q6, [sp, #80]
  4023bc:	str	q7, [sp, #112]
  4023c0:	stp	x23, x22, [x29, #-16]
  4023c4:	stp	x25, x24, [x29, #-32]
  4023c8:	cbz	x1, 402434 <strsignal@plt+0xff4>
  4023cc:	ldur	w27, [x29, #-8]
  4023d0:	ldur	x26, [x29, #-32]
  4023d4:	mov	x21, xzr
  4023d8:	mov	x0, x20
  4023dc:	b	4023f8 <strsignal@plt+0xfb8>
  4023e0:	mov	w8, w27
  4023e4:	add	x9, x26, #0x8
  4023e8:	ldr	x0, [x26]
  4023ec:	mov	x26, x9
  4023f0:	mov	w27, w8
  4023f4:	cbz	x0, 40242c <strsignal@plt+0xfec>
  4023f8:	bl	401190 <strlen@plt>
  4023fc:	add	x21, x0, x21
  402400:	tbz	w27, #31, 4023e0 <strsignal@plt+0xfa0>
  402404:	cmn	w27, #0x8
  402408:	add	w8, w27, #0x8
  40240c:	b.gt	4023e4 <strsignal@plt+0xfa4>
  402410:	add	x10, x24, w27, sxtw
  402414:	mov	x9, x26
  402418:	mov	x26, x10
  40241c:	ldr	x0, [x26]
  402420:	mov	x26, x9
  402424:	mov	w27, w8
  402428:	cbnz	x0, 4023f8 <strsignal@plt+0xfb8>
  40242c:	add	x0, x21, #0x1
  402430:	b	402438 <strsignal@plt+0xff8>
  402434:	mov	w0, #0x1                   	// #1
  402438:	bl	40323c <strsignal@plt+0x1dfc>
  40243c:	mov	x21, x0
  402440:	stp	x23, x22, [x29, #-16]
  402444:	mov	x22, x0
  402448:	stp	x25, x24, [x29, #-32]
  40244c:	cbz	x20, 4024c4 <strsignal@plt+0x1084>
  402450:	ldur	w26, [x29, #-8]
  402454:	ldur	x25, [x29, #-32]
  402458:	mov	x22, x21
  40245c:	b	402478 <strsignal@plt+0x1038>
  402460:	mov	w8, w26
  402464:	add	x9, x25, #0x8
  402468:	ldr	x20, [x25]
  40246c:	mov	w26, w8
  402470:	mov	x25, x9
  402474:	cbz	x20, 4024c4 <strsignal@plt+0x1084>
  402478:	mov	x0, x20
  40247c:	bl	401190 <strlen@plt>
  402480:	mov	x23, x0
  402484:	mov	x0, x22
  402488:	mov	x1, x20
  40248c:	mov	x2, x23
  402490:	bl	401130 <memcpy@plt>
  402494:	add	x22, x22, x23
  402498:	tbz	w26, #31, 402460 <strsignal@plt+0x1020>
  40249c:	cmn	w26, #0x8
  4024a0:	add	w8, w26, #0x8
  4024a4:	b.gt	402464 <strsignal@plt+0x1024>
  4024a8:	add	x10, x24, w26, sxtw
  4024ac:	mov	x9, x25
  4024b0:	mov	x25, x10
  4024b4:	ldr	x20, [x25]
  4024b8:	mov	w26, w8
  4024bc:	mov	x25, x9
  4024c0:	cbnz	x20, 402478 <strsignal@plt+0x1038>
  4024c4:	strb	wzr, [x22]
  4024c8:	cbz	x19, 4024d4 <strsignal@plt+0x1094>
  4024cc:	mov	x0, x19
  4024d0:	bl	401210 <free@plt>
  4024d4:	mov	x0, x21
  4024d8:	ldp	x20, x19, [sp, #288]
  4024dc:	ldp	x22, x21, [sp, #272]
  4024e0:	ldp	x24, x23, [sp, #256]
  4024e4:	ldp	x26, x25, [sp, #240]
  4024e8:	ldp	x28, x27, [sp, #224]
  4024ec:	ldp	x29, x30, [sp, #208]
  4024f0:	add	sp, sp, #0x130
  4024f4:	ret
  4024f8:	mov	w3, #0x1                   	// #1
  4024fc:	b	402500 <strsignal@plt+0x10c0>
  402500:	stp	x29, x30, [sp, #-96]!
  402504:	stp	x28, x27, [sp, #16]
  402508:	stp	x26, x25, [sp, #32]
  40250c:	stp	x24, x23, [sp, #48]
  402510:	stp	x22, x21, [sp, #64]
  402514:	stp	x20, x19, [sp, #80]
  402518:	mov	x29, sp
  40251c:	sub	sp, sp, #0x90
  402520:	mov	x24, xzr
  402524:	cbz	x0, 402864 <strsignal@plt+0x1424>
  402528:	mov	x20, x1
  40252c:	cbz	x1, 402864 <strsignal@plt+0x1424>
  402530:	mov	x23, x2
  402534:	cbz	x2, 402864 <strsignal@plt+0x1424>
  402538:	mov	w22, w3
  40253c:	mov	x21, x0
  402540:	bl	40340c <strsignal@plt+0x1fcc>
  402544:	cmp	x0, x21
  402548:	b.eq	402568 <strsignal@plt+0x1128>  // b.none
  40254c:	mov	x27, xzr
  402550:	mov	x0, x21
  402554:	cbz	w22, 4026ac <strsignal@plt+0x126c>
  402558:	bl	403430 <strsignal@plt+0x1ff0>
  40255c:	mov	x22, x0
  402560:	cbnz	x0, 4026b8 <strsignal@plt+0x1278>
  402564:	b	402740 <strsignal@plt+0x1300>
  402568:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  40256c:	add	x0, x0, #0x799
  402570:	bl	4013c0 <getenv@plt>
  402574:	cbz	x0, 40254c <strsignal@plt+0x110c>
  402578:	mov	x24, x0
  40257c:	bl	401190 <strlen@plt>
  402580:	add	x8, x0, #0x1
  402584:	cmp	x8, #0x2
  402588:	mov	w8, #0x2                   	// #2
  40258c:	csinc	x19, x8, x0, ls  // ls = plast
  402590:	mov	x0, x21
  402594:	bl	401190 <strlen@plt>
  402598:	add	x8, x0, x19
  40259c:	add	x0, x8, #0x1
  4025a0:	cmp	x0, #0xfbf
  4025a4:	b.hi	4025c4 <strsignal@plt+0x1184>  // b.pmore
  4025a8:	add	x9, x0, #0xf
  4025ac:	mov	x8, sp
  4025b0:	and	x9, x9, #0xfffffffffffffff0
  4025b4:	sub	x25, x8, x9
  4025b8:	mov	sp, x25
  4025bc:	stur	xzr, [x29, #-144]
  4025c0:	b	4025d0 <strsignal@plt+0x1190>
  4025c4:	bl	401390 <malloc@plt>
  4025c8:	mov	x25, x0
  4025cc:	stur	x0, [x29, #-144]
  4025d0:	add	x27, x25, #0x2
  4025d4:	mov	x19, xzr
  4025d8:	ldrb	w8, [x24, x19]
  4025dc:	cmp	w8, #0x3a
  4025e0:	b.eq	4025f8 <strsignal@plt+0x11b8>  // b.none
  4025e4:	cbz	w8, 4025f8 <strsignal@plt+0x11b8>
  4025e8:	add	x19, x19, #0x1
  4025ec:	ldrb	w8, [x24, x19]
  4025f0:	cmp	w8, #0x3a
  4025f4:	b.ne	4025e4 <strsignal@plt+0x11a4>  // b.any
  4025f8:	add	x28, x24, x19
  4025fc:	cbz	x19, 402630 <strsignal@plt+0x11f0>
  402600:	sub	x26, x28, x24
  402604:	mov	x0, x25
  402608:	mov	x1, x24
  40260c:	mov	x2, x26
  402610:	bl	401130 <memcpy@plt>
  402614:	ldurb	w8, [x28, #-1]
  402618:	cmp	w8, #0x2f
  40261c:	add	x8, x25, x26
  402620:	b.eq	40263c <strsignal@plt+0x11fc>  // b.none
  402624:	mov	w9, #0x2f                  	// #47
  402628:	strb	w9, [x8], #1
  40262c:	b	40263c <strsignal@plt+0x11fc>
  402630:	mov	w8, #0x2f2e                	// #12078
  402634:	strh	w8, [x25]
  402638:	mov	x8, x27
  40263c:	mov	x0, x25
  402640:	mov	x1, x21
  402644:	strb	wzr, [x8]
  402648:	bl	401430 <strcat@plt>
  40264c:	mov	w1, #0x1                   	// #1
  402650:	bl	401260 <access@plt>
  402654:	cbnz	w0, 402678 <strsignal@plt+0x1238>
  402658:	sub	x2, x29, #0x88
  40265c:	mov	x1, x25
  402660:	bl	401370 <__xstat@plt>
  402664:	tbnz	w0, #31, 402678 <strsignal@plt+0x1238>
  402668:	ldur	w8, [x29, #-120]
  40266c:	and	w8, w8, #0xf000
  402670:	cmp	w8, #0x8, lsl #12
  402674:	b.eq	40269c <strsignal@plt+0x125c>  // b.none
  402678:	ldrb	w8, [x28]
  40267c:	cbz	w8, 4026a0 <strsignal@plt+0x1260>
  402680:	add	x8, x24, x19
  402684:	add	x24, x8, #0x1
  402688:	mov	x19, xzr
  40268c:	ldrb	w8, [x24, x19]
  402690:	cmp	w8, #0x3a
  402694:	b.ne	4025e4 <strsignal@plt+0x11a4>  // b.any
  402698:	b	4025f8 <strsignal@plt+0x11b8>
  40269c:	mov	x21, x25
  4026a0:	ldur	x27, [x29, #-144]
  4026a4:	mov	x0, x21
  4026a8:	cbnz	w22, 402558 <strsignal@plt+0x1118>
  4026ac:	bl	401230 <strdup@plt>
  4026b0:	mov	x22, x0
  4026b4:	cbz	x0, 402740 <strsignal@plt+0x1300>
  4026b8:	sub	x1, x29, #0x88
  4026bc:	mov	x0, x22
  4026c0:	bl	402990 <strsignal@plt+0x1550>
  4026c4:	mov	x21, x0
  4026c8:	mov	x0, x22
  4026cc:	bl	401210 <free@plt>
  4026d0:	cbz	x21, 402740 <strsignal@plt+0x1300>
  4026d4:	sub	x1, x29, #0x4
  4026d8:	mov	x0, x20
  4026dc:	bl	402990 <strsignal@plt+0x1550>
  4026e0:	mov	x20, x0
  4026e4:	cbz	x0, 402734 <strsignal@plt+0x12f4>
  4026e8:	ldur	w19, [x29, #-136]
  4026ec:	ldur	w9, [x29, #-4]
  4026f0:	sub	w8, w19, #0x1
  4026f4:	cmp	w8, w9
  4026f8:	stur	w8, [x29, #-136]
  4026fc:	b.ne	40275c <strsignal@plt+0x131c>  // b.any
  402700:	cmp	w19, #0x2
  402704:	b.lt	402734 <strsignal@plt+0x12f4>  // b.tstop
  402708:	mov	w25, w8
  40270c:	mov	x22, x21
  402710:	mov	x24, x20
  402714:	ldr	x0, [x22]
  402718:	ldr	x1, [x24]
  40271c:	bl	401360 <strcmp@plt>
  402720:	cbnz	w0, 402748 <strsignal@plt+0x1308>
  402724:	subs	x25, x25, #0x1
  402728:	add	x24, x24, #0x8
  40272c:	add	x22, x22, #0x8
  402730:	b.ne	402714 <strsignal@plt+0x12d4>  // b.any
  402734:	mov	x24, xzr
  402738:	mov	x22, xzr
  40273c:	b	4027f4 <strsignal@plt+0x13b4>
  402740:	mov	x24, xzr
  402744:	b	40285c <strsignal@plt+0x141c>
  402748:	cmp	w19, #0x2
  40274c:	mov	x24, xzr
  402750:	mov	x22, xzr
  402754:	b.lt	4027f4 <strsignal@plt+0x13b4>  // b.tstop
  402758:	cbz	w25, 4027f4 <strsignal@plt+0x13b4>
  40275c:	sub	x1, x29, #0x8
  402760:	mov	x0, x23
  402764:	bl	402990 <strsignal@plt+0x1550>
  402768:	mov	x22, x0
  40276c:	cbz	x0, 4027f0 <strsignal@plt+0x13b0>
  402770:	ldp	w24, w25, [x29, #-8]
  402774:	cmp	w24, w25
  402778:	csel	w23, w24, w25, lt  // lt = tstop
  40277c:	cmp	w23, #0x1
  402780:	b.lt	4027f0 <strsignal@plt+0x13b0>  // b.tstop
  402784:	mov	x19, xzr
  402788:	mov	w26, w23
  40278c:	lsl	x8, x19, #3
  402790:	ldr	x0, [x20, x8]
  402794:	ldr	x1, [x22, x8]
  402798:	bl	401360 <strcmp@plt>
  40279c:	cbnz	w0, 4027b0 <strsignal@plt+0x1370>
  4027a0:	add	x19, x19, #0x1
  4027a4:	cmp	x19, x26
  4027a8:	b.cc	40278c <strsignal@plt+0x134c>  // b.lo, b.ul, b.last
  4027ac:	b	4027b4 <strsignal@plt+0x1374>
  4027b0:	mov	w23, w19
  4027b4:	cbz	w23, 4027f0 <strsignal@plt+0x13b0>
  4027b8:	ldur	w26, [x29, #-136]
  4027bc:	mov	x28, x27
  4027c0:	cmp	w26, #0x1
  4027c4:	b.lt	402888 <strsignal@plt+0x1448>  // b.tstop
  4027c8:	mov	x27, xzr
  4027cc:	mov	x19, xzr
  4027d0:	ldr	x0, [x21, x27, lsl #3]
  4027d4:	bl	401190 <strlen@plt>
  4027d8:	add	w8, w0, w19
  4027dc:	add	x27, x27, #0x1
  4027e0:	cmp	x27, x26
  4027e4:	sxtw	x19, w8
  4027e8:	b.cc	4027d0 <strsignal@plt+0x1390>  // b.lo, b.ul, b.last
  4027ec:	b	40288c <strsignal@plt+0x144c>
  4027f0:	mov	x24, xzr
  4027f4:	ldr	x0, [x21]
  4027f8:	cbz	x0, 40280c <strsignal@plt+0x13cc>
  4027fc:	add	x19, x21, #0x8
  402800:	bl	401210 <free@plt>
  402804:	ldr	x0, [x19], #8
  402808:	cbnz	x0, 402800 <strsignal@plt+0x13c0>
  40280c:	mov	x0, x21
  402810:	bl	401210 <free@plt>
  402814:	cbz	x20, 402838 <strsignal@plt+0x13f8>
  402818:	ldr	x0, [x20]
  40281c:	cbz	x0, 402830 <strsignal@plt+0x13f0>
  402820:	add	x19, x20, #0x8
  402824:	bl	401210 <free@plt>
  402828:	ldr	x0, [x19], #8
  40282c:	cbnz	x0, 402824 <strsignal@plt+0x13e4>
  402830:	mov	x0, x20
  402834:	bl	401210 <free@plt>
  402838:	cbz	x22, 40285c <strsignal@plt+0x141c>
  40283c:	ldr	x0, [x22]
  402840:	cbz	x0, 402854 <strsignal@plt+0x1414>
  402844:	add	x19, x22, #0x8
  402848:	bl	401210 <free@plt>
  40284c:	ldr	x0, [x19], #8
  402850:	cbnz	x0, 402848 <strsignal@plt+0x1408>
  402854:	mov	x0, x22
  402858:	bl	401210 <free@plt>
  40285c:	mov	x0, x27
  402860:	bl	401210 <free@plt>
  402864:	mov	x0, x24
  402868:	mov	sp, x29
  40286c:	ldp	x20, x19, [sp, #80]
  402870:	ldp	x22, x21, [sp, #64]
  402874:	ldp	x24, x23, [sp, #48]
  402878:	ldp	x26, x25, [sp, #32]
  40287c:	ldp	x28, x27, [sp, #16]
  402880:	ldp	x29, x30, [sp], #96
  402884:	ret
  402888:	mov	x19, xzr
  40288c:	sub	w8, w25, w23
  402890:	sxtw	x9, w8
  402894:	add	x8, x9, w8, sxtw #1
  402898:	cmp	w23, w24
  40289c:	add	x19, x19, x8
  4028a0:	b.ge	4028c0 <strsignal@plt+0x1480>  // b.tcont
  4028a4:	add	x27, x22, w23, uxtw #3
  4028a8:	sub	x24, x24, w23, uxtw
  4028ac:	ldr	x0, [x27], #8
  4028b0:	bl	401190 <strlen@plt>
  4028b4:	subs	x24, x24, #0x1
  4028b8:	add	x19, x0, w19, sxtw
  4028bc:	b.ne	4028ac <strsignal@plt+0x146c>  // b.any
  4028c0:	add	w8, w19, #0x1
  4028c4:	sxtw	x0, w8
  4028c8:	bl	401390 <malloc@plt>
  4028cc:	mov	x24, x0
  4028d0:	cbz	x0, 402980 <strsignal@plt+0x1540>
  4028d4:	cmp	w26, #0x1
  4028d8:	mov	x27, x28
  4028dc:	strb	wzr, [x24]
  4028e0:	b.lt	402908 <strsignal@plt+0x14c8>  // b.tstop
  4028e4:	mov	x19, xzr
  4028e8:	ldr	x1, [x21, x19, lsl #3]
  4028ec:	mov	x0, x24
  4028f0:	bl	401430 <strcat@plt>
  4028f4:	ldursw	x8, [x29, #-136]
  4028f8:	add	x19, x19, #0x1
  4028fc:	cmp	x19, x8
  402900:	b.lt	4028e8 <strsignal@plt+0x14a8>  // b.tstop
  402904:	ldur	w25, [x29, #-4]
  402908:	mov	x0, x24
  40290c:	bl	401190 <strlen@plt>
  402910:	cmp	w23, w25
  402914:	add	x8, x24, x0
  402918:	b.ge	40294c <strsignal@plt+0x150c>  // b.tcont
  40291c:	mov	w9, #0x2e2e                	// #11822
  402920:	mov	w10, #0x2f                  	// #47
  402924:	mov	w11, w23
  402928:	ldur	w13, [x29, #-4]
  40292c:	add	x12, x8, #0x3
  402930:	add	w11, w11, #0x1
  402934:	strh	w9, [x8]
  402938:	cmp	w11, w13
  40293c:	strb	w10, [x8, #2]
  402940:	mov	x8, x12
  402944:	b.lt	402928 <strsignal@plt+0x14e8>  // b.tstop
  402948:	mov	x8, x12
  40294c:	ldur	w9, [x29, #-8]
  402950:	strb	wzr, [x8]
  402954:	cmp	w23, w9
  402958:	b.ge	4027f4 <strsignal@plt+0x13b4>  // b.tcont
  40295c:	mov	w19, w23
  402960:	ldr	x1, [x22, x19, lsl #3]
  402964:	mov	x0, x24
  402968:	bl	401430 <strcat@plt>
  40296c:	ldur	w8, [x29, #-8]
  402970:	add	x19, x19, #0x1
  402974:	cmp	w8, w19
  402978:	b.gt	402960 <strsignal@plt+0x1520>
  40297c:	b	4027f4 <strsignal@plt+0x13b4>
  402980:	mov	x27, x28
  402984:	b	4027f4 <strsignal@plt+0x13b4>
  402988:	mov	w3, wzr
  40298c:	b	402500 <strsignal@plt+0x10c0>
  402990:	stp	x29, x30, [sp, #-80]!
  402994:	stp	x22, x21, [sp, #48]
  402998:	stp	x20, x19, [sp, #64]
  40299c:	mov	x20, x1
  4029a0:	mov	x21, x0
  4029a4:	mov	w8, wzr
  4029a8:	mov	x9, x0
  4029ac:	str	x25, [sp, #16]
  4029b0:	stp	x24, x23, [sp, #32]
  4029b4:	mov	x29, sp
  4029b8:	mov	x10, x9
  4029bc:	mov	x9, x10
  4029c0:	ldrb	w11, [x10], #1
  4029c4:	cbz	w11, 4029e4 <strsignal@plt+0x15a4>
  4029c8:	cmp	w11, #0x2f
  4029cc:	b.ne	4029bc <strsignal@plt+0x157c>  // b.any
  4029d0:	ldrb	w10, [x9, #1]!
  4029d4:	cmp	w10, #0x2f
  4029d8:	b.eq	4029d0 <strsignal@plt+0x1590>  // b.none
  4029dc:	add	w8, w8, #0x1
  4029e0:	b	4029b8 <strsignal@plt+0x1578>
  4029e4:	add	w8, w8, #0x2
  4029e8:	lsl	x0, x8, #3
  4029ec:	bl	401390 <malloc@plt>
  4029f0:	mov	x19, x0
  4029f4:	cbz	x0, 402af8 <strsignal@plt+0x16b8>
  4029f8:	mov	w24, wzr
  4029fc:	mov	x8, x21
  402a00:	mov	x25, x8
  402a04:	ldrb	w9, [x8], #1
  402a08:	cbz	w9, 402a7c <strsignal@plt+0x163c>
  402a0c:	cmp	w9, #0x2f
  402a10:	b.ne	402a00 <strsignal@plt+0x15c0>  // b.any
  402a14:	ldrb	w8, [x25, #1]!
  402a18:	cmp	w8, #0x2f
  402a1c:	b.eq	402a14 <strsignal@plt+0x15d4>  // b.none
  402a20:	sub	x23, x25, x21
  402a24:	add	w8, w23, #0x1
  402a28:	sxtw	x0, w8
  402a2c:	bl	401390 <malloc@plt>
  402a30:	sxtw	x23, w23
  402a34:	mov	x1, x21
  402a38:	mov	x2, x23
  402a3c:	mov	x22, x0
  402a40:	bl	401130 <memcpy@plt>
  402a44:	add	w8, w24, #0x1
  402a48:	str	x22, [x19, w24, uxtw #3]
  402a4c:	mov	w24, w8
  402a50:	mov	x21, x25
  402a54:	strb	wzr, [x22, x23]
  402a58:	cbnz	x22, 4029fc <strsignal@plt+0x15bc>
  402a5c:	str	xzr, [x19, w8, uxtw #3]
  402a60:	ldr	x0, [x19]
  402a64:	cbz	x0, 402aec <strsignal@plt+0x16ac>
  402a68:	add	x20, x19, #0x8
  402a6c:	bl	401210 <free@plt>
  402a70:	ldr	x0, [x20], #8
  402a74:	cbnz	x0, 402a6c <strsignal@plt+0x162c>
  402a78:	b	402aec <strsignal@plt+0x16ac>
  402a7c:	mvn	x9, x21
  402a80:	add	x23, x9, x8
  402a84:	cmp	x23, #0x1
  402a88:	b.lt	402ab8 <strsignal@plt+0x1678>  // b.tstop
  402a8c:	add	w8, w23, #0x1
  402a90:	sxtw	x0, w8
  402a94:	bl	401390 <malloc@plt>
  402a98:	sxtw	x23, w23
  402a9c:	mov	x1, x21
  402aa0:	mov	x2, x23
  402aa4:	mov	x22, x0
  402aa8:	bl	401130 <memcpy@plt>
  402aac:	str	x22, [x19, w24, uxtw #3]
  402ab0:	add	w24, w24, #0x1
  402ab4:	strb	wzr, [x22, x23]
  402ab8:	add	x8, x19, w24, sxtw #3
  402abc:	ldur	x9, [x8, #-8]
  402ac0:	str	xzr, [x8]
  402ac4:	cbz	x9, 402ad4 <strsignal@plt+0x1694>
  402ac8:	cbz	x20, 402af8 <strsignal@plt+0x16b8>
  402acc:	str	w24, [x20]
  402ad0:	b	402af8 <strsignal@plt+0x16b8>
  402ad4:	ldr	x0, [x19]
  402ad8:	cbz	x0, 402aec <strsignal@plt+0x16ac>
  402adc:	add	x20, x19, #0x8
  402ae0:	bl	401210 <free@plt>
  402ae4:	ldr	x0, [x20], #8
  402ae8:	cbnz	x0, 402ae0 <strsignal@plt+0x16a0>
  402aec:	mov	x0, x19
  402af0:	bl	401210 <free@plt>
  402af4:	mov	x19, xzr
  402af8:	mov	x0, x19
  402afc:	ldp	x20, x19, [sp, #64]
  402b00:	ldp	x22, x21, [sp, #48]
  402b04:	ldp	x24, x23, [sp, #32]
  402b08:	ldr	x25, [sp, #16]
  402b0c:	ldp	x29, x30, [sp], #80
  402b10:	ret
  402b14:	stp	x29, x30, [sp, #-80]!
  402b18:	stp	x26, x25, [sp, #16]
  402b1c:	stp	x24, x23, [sp, #32]
  402b20:	mov	x24, x2
  402b24:	mov	x25, x1
  402b28:	mov	w26, w0
  402b2c:	mov	w0, wzr
  402b30:	mov	x1, x3
  402b34:	mov	x2, xzr
  402b38:	stp	x22, x21, [sp, #48]
  402b3c:	stp	x20, x19, [sp, #64]
  402b40:	mov	x29, sp
  402b44:	mov	x19, x7
  402b48:	mov	x21, x6
  402b4c:	mov	x22, x5
  402b50:	mov	x23, x4
  402b54:	bl	40316c <strsignal@plt+0x1d2c>
  402b58:	mov	w1, w26
  402b5c:	mov	x2, x25
  402b60:	mov	x3, x24
  402b64:	mov	x4, x23
  402b68:	mov	x5, x22
  402b6c:	mov	x6, x19
  402b70:	mov	x20, x0
  402b74:	bl	403b54 <strsignal@plt+0x2714>
  402b78:	mov	x22, x0
  402b7c:	cbnz	x0, 402ba8 <strsignal@plt+0x1768>
  402b80:	mov	w1, #0x1                   	// #1
  402b84:	mov	x0, x20
  402b88:	mov	x2, x21
  402b8c:	bl	403f18 <strsignal@plt+0x2ad8>
  402b90:	cbz	w0, 402b9c <strsignal@plt+0x175c>
  402b94:	mov	x22, xzr
  402b98:	b	402ba8 <strsignal@plt+0x1768>
  402b9c:	adrp	x22, 404000 <strsignal@plt+0x2bc0>
  402ba0:	add	x22, x22, #0x892
  402ba4:	str	wzr, [x19]
  402ba8:	mov	x0, x20
  402bac:	bl	40417c <strsignal@plt+0x2d3c>
  402bb0:	mov	x0, x22
  402bb4:	ldp	x20, x19, [sp, #64]
  402bb8:	ldp	x22, x21, [sp, #48]
  402bbc:	ldp	x24, x23, [sp, #32]
  402bc0:	ldp	x26, x25, [sp, #16]
  402bc4:	ldp	x29, x30, [sp], #80
  402bc8:	ret
  402bcc:	mov	x0, x1
  402bd0:	mov	w1, wzr
  402bd4:	b	4011c0 <open@plt>
  402bd8:	cmp	w3, #0x0
  402bdc:	mov	w8, #0x441                 	// #1089
  402be0:	mov	w9, #0x241                 	// #577
  402be4:	csel	w8, w9, w8, eq  // eq = none
  402be8:	mov	w2, #0x1b6                 	// #438
  402bec:	mov	x0, x1
  402bf0:	mov	w1, w8
  402bf4:	b	4011c0 <open@plt>
  402bf8:	sub	sp, sp, #0xb0
  402bfc:	stp	x29, x30, [sp, #80]
  402c00:	stp	x28, x27, [sp, #96]
  402c04:	add	x29, sp, #0x50
  402c08:	mov	w27, #0x1                   	// #1
  402c0c:	stp	x26, x25, [sp, #112]
  402c10:	stp	x24, x23, [sp, #128]
  402c14:	stp	x22, x21, [sp, #144]
  402c18:	stp	x20, x19, [sp, #160]
  402c1c:	str	x2, [sp, #24]
  402c20:	stur	wzr, [x29, #-4]
  402c24:	stur	w27, [x29, #-4]
  402c28:	ldur	w8, [x29, #-4]
  402c2c:	ldp	x19, x20, [x29, #104]
  402c30:	mov	w21, w7
  402c34:	mov	w22, w6
  402c38:	mov	w26, w5
  402c3c:	mov	x24, x4
  402c40:	mov	x23, x3
  402c44:	mov	w25, w1
  402c48:	str	x0, [sp, #16]
  402c4c:	cbz	w8, 402c64 <strsignal@plt+0x1824>
  402c50:	sub	x0, x29, #0xc
  402c54:	mov	w1, #0x80000               	// #524288
  402c58:	bl	4011f0 <pipe2@plt>
  402c5c:	cbz	w0, 402c64 <strsignal@plt+0x1824>
  402c60:	stur	wzr, [x29, #-4]
  402c64:	stur	w27, [x29, #-16]
  402c68:	adrp	x28, 416000 <strsignal@plt+0x14bc0>
  402c6c:	ldr	x8, [x28, #424]
  402c70:	stur	x8, [x29, #-32]
  402c74:	stur	wzr, [x29, #-20]
  402c78:	ldur	w8, [x29, #-20]
  402c7c:	cmp	w8, #0x3
  402c80:	b.gt	402d08 <strsignal@plt+0x18c8>
  402c84:	ldr	w8, [x29, #96]
  402c88:	str	w8, [sp, #12]
  402c8c:	bl	4013a0 <vfork@plt>
  402c90:	mov	w27, w0
  402c94:	tbz	w0, #31, 402cc4 <strsignal@plt+0x1884>
  402c98:	ldur	w0, [x29, #-16]
  402c9c:	bl	4011e0 <sleep@plt>
  402ca0:	ldur	w8, [x29, #-16]
  402ca4:	lsl	w8, w8, #1
  402ca8:	stur	w8, [x29, #-16]
  402cac:	ldur	w8, [x29, #-20]
  402cb0:	add	w8, w8, #0x1
  402cb4:	stur	w8, [x29, #-20]
  402cb8:	ldur	w8, [x29, #-20]
  402cbc:	cmp	w8, #0x4
  402cc0:	b.lt	402c8c <strsignal@plt+0x184c>  // b.tstop
  402cc4:	cmn	w27, #0x1
  402cc8:	b.eq	402d08 <strsignal@plt+0x18c8>  // b.none
  402ccc:	cbz	w27, 402e18 <strsignal@plt+0x19d8>
  402cd0:	ldur	x8, [x29, #-32]
  402cd4:	str	xzr, [sp, #32]
  402cd8:	str	x8, [x28, #424]
  402cdc:	ldur	w8, [x29, #-4]
  402ce0:	cbz	w8, 402d40 <strsignal@plt+0x1900>
  402ce4:	ldur	w0, [x29, #-8]
  402ce8:	bl	401350 <close@plt>
  402cec:	ldur	w0, [x29, #-12]
  402cf0:	add	x1, sp, #0x20
  402cf4:	mov	w2, #0x10                  	// #16
  402cf8:	bl	401270 <read@plt>
  402cfc:	tbnz	x0, #63, 402d50 <strsignal@plt+0x1910>
  402d00:	ldr	x23, [sp, #32]
  402d04:	b	402d58 <strsignal@plt+0x1918>
  402d08:	ldur	w8, [x29, #-4]
  402d0c:	cbz	w8, 402d20 <strsignal@plt+0x18e0>
  402d10:	ldur	w0, [x29, #-12]
  402d14:	bl	401350 <close@plt>
  402d18:	ldur	w0, [x29, #-8]
  402d1c:	bl	401350 <close@plt>
  402d20:	bl	401330 <__errno_location@plt>
  402d24:	ldr	w8, [x0]
  402d28:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  402d2c:	add	x9, x9, #0x8f0
  402d30:	mov	w27, #0xffffffff            	// #-1
  402d34:	str	w8, [x20]
  402d38:	str	x9, [x19]
  402d3c:	b	402dd8 <strsignal@plt+0x1998>
  402d40:	mov	x23, xzr
  402d44:	mov	x24, xzr
  402d48:	cbnz	w26, 402d68 <strsignal@plt+0x1928>
  402d4c:	b	402d78 <strsignal@plt+0x1938>
  402d50:	mov	x23, xzr
  402d54:	str	xzr, [sp, #32]
  402d58:	ldur	w0, [x29, #-12]
  402d5c:	bl	401350 <close@plt>
  402d60:	mov	x24, x23
  402d64:	cbz	w26, 402d78 <strsignal@plt+0x1938>
  402d68:	cbnz	x24, 402d78 <strsignal@plt+0x1938>
  402d6c:	mov	w0, w26
  402d70:	bl	401350 <close@plt>
  402d74:	tbnz	w0, #31, 402db0 <strsignal@plt+0x1970>
  402d78:	cmp	w22, #0x1
  402d7c:	b.eq	402d90 <strsignal@plt+0x1950>  // b.none
  402d80:	cbnz	x24, 402d90 <strsignal@plt+0x1950>
  402d84:	mov	w0, w22
  402d88:	bl	401350 <close@plt>
  402d8c:	tbnz	w0, #31, 402db0 <strsignal@plt+0x1970>
  402d90:	cmp	w21, #0x2
  402d94:	b.eq	402da8 <strsignal@plt+0x1968>  // b.none
  402d98:	cbnz	x24, 402da8 <strsignal@plt+0x1968>
  402d9c:	mov	w0, w21
  402da0:	bl	401350 <close@plt>
  402da4:	tbnz	w0, #31, 402dfc <strsignal@plt+0x19bc>
  402da8:	cbnz	x24, 402dc8 <strsignal@plt+0x1988>
  402dac:	b	402dd8 <strsignal@plt+0x1998>
  402db0:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  402db4:	add	x23, x23, #0x8fb
  402db8:	str	x23, [sp, #32]
  402dbc:	bl	401330 <__errno_location@plt>
  402dc0:	ldr	w8, [x0]
  402dc4:	str	w8, [sp, #40]
  402dc8:	ldr	w8, [sp, #40]
  402dcc:	str	w8, [x20]
  402dd0:	str	x23, [x19]
  402dd4:	mov	w27, #0xffffffff            	// #-1
  402dd8:	mov	w0, w27
  402ddc:	ldp	x20, x19, [sp, #160]
  402de0:	ldp	x22, x21, [sp, #144]
  402de4:	ldp	x24, x23, [sp, #128]
  402de8:	ldp	x26, x25, [sp, #112]
  402dec:	ldp	x28, x27, [sp, #96]
  402df0:	ldp	x29, x30, [sp, #80]
  402df4:	add	sp, sp, #0xb0
  402df8:	ret
  402dfc:	adrp	x23, 404000 <strsignal@plt+0x2bc0>
  402e00:	add	x23, x23, #0x8fb
  402e04:	str	x23, [sp, #32]
  402e08:	bl	401330 <__errno_location@plt>
  402e0c:	ldr	w8, [x0]
  402e10:	str	w8, [sp, #40]
  402e14:	b	402dcc <strsignal@plt+0x198c>
  402e18:	str	xzr, [sp, #32]
  402e1c:	ldur	w8, [x29, #-4]
  402e20:	cbz	w8, 402e2c <strsignal@plt+0x19ec>
  402e24:	ldur	w0, [x29, #-12]
  402e28:	bl	401350 <close@plt>
  402e2c:	cbz	w26, 402e4c <strsignal@plt+0x1a0c>
  402e30:	mov	w0, w26
  402e34:	mov	w1, wzr
  402e38:	bl	401180 <dup2@plt>
  402e3c:	tbnz	w0, #31, 402ed4 <strsignal@plt+0x1a94>
  402e40:	mov	w0, w26
  402e44:	bl	401350 <close@plt>
  402e48:	tbnz	w0, #31, 402eec <strsignal@plt+0x1aac>
  402e4c:	cmp	w22, #0x1
  402e50:	b.eq	402e70 <strsignal@plt+0x1a30>  // b.none
  402e54:	mov	w1, #0x1                   	// #1
  402e58:	mov	w0, w22
  402e5c:	bl	401180 <dup2@plt>
  402e60:	tbnz	w0, #31, 402ed4 <strsignal@plt+0x1a94>
  402e64:	mov	w0, w22
  402e68:	bl	401350 <close@plt>
  402e6c:	tbnz	w0, #31, 402eec <strsignal@plt+0x1aac>
  402e70:	cmp	w21, #0x2
  402e74:	b.ne	402ec4 <strsignal@plt+0x1a84>  // b.any
  402e78:	ldr	w8, [sp, #12]
  402e7c:	tbnz	w8, #31, 402e8c <strsignal@plt+0x1a4c>
  402e80:	ldr	w0, [sp, #12]
  402e84:	bl	401350 <close@plt>
  402e88:	tbnz	w0, #31, 402eec <strsignal@plt+0x1aac>
  402e8c:	tbz	w25, #3, 402ea0 <strsignal@plt+0x1a60>
  402e90:	mov	w0, #0x1                   	// #1
  402e94:	mov	w1, #0x2                   	// #2
  402e98:	bl	401180 <dup2@plt>
  402e9c:	tbnz	w0, #31, 402ed4 <strsignal@plt+0x1a94>
  402ea0:	cbz	x24, 402ea8 <strsignal@plt+0x1a68>
  402ea4:	str	x24, [x28, #424]
  402ea8:	tbnz	w25, #1, 403028 <strsignal@plt+0x1be8>
  402eac:	ldr	x0, [sp, #24]
  402eb0:	mov	x1, x23
  402eb4:	bl	401160 <execv@plt>
  402eb8:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402ebc:	add	x21, x21, #0x908
  402ec0:	b	402ef4 <strsignal@plt+0x1ab4>
  402ec4:	mov	w1, #0x2                   	// #2
  402ec8:	mov	w0, w21
  402ecc:	bl	401180 <dup2@plt>
  402ed0:	tbz	w0, #31, 402ee0 <strsignal@plt+0x1aa0>
  402ed4:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402ed8:	add	x21, x21, #0x8f6
  402edc:	b	402ef4 <strsignal@plt+0x1ab4>
  402ee0:	mov	w0, w21
  402ee4:	bl	401350 <close@plt>
  402ee8:	tbz	w0, #31, 402e78 <strsignal@plt+0x1a38>
  402eec:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  402ef0:	add	x21, x21, #0x8fb
  402ef4:	str	x21, [sp, #32]
  402ef8:	bl	401330 <__errno_location@plt>
  402efc:	ldr	w22, [x0]
  402f00:	str	w22, [sp, #40]
  402f04:	ldur	w8, [x29, #-4]
  402f08:	cbz	w8, 402f2c <strsignal@plt+0x1aec>
  402f0c:	ldur	w0, [x29, #-8]
  402f10:	add	x1, sp, #0x20
  402f14:	mov	w2, #0x10                  	// #16
  402f18:	bl	401380 <write@plt>
  402f1c:	cmp	x0, #0x10
  402f20:	b.ne	402f2c <strsignal@plt+0x1aec>  // b.any
  402f24:	mov	w0, #0xffffffff            	// #-1
  402f28:	bl	401250 <_exit@plt>
  402f2c:	ldr	x8, [sp, #16]
  402f30:	ldr	x20, [x8, #8]
  402f34:	mov	x0, x20
  402f38:	bl	401190 <strlen@plt>
  402f3c:	mov	x2, x0
  402f40:	mov	w0, #0x2                   	// #2
  402f44:	mov	x1, x20
  402f48:	bl	401380 <write@plt>
  402f4c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f50:	mov	x20, x0
  402f54:	add	x1, x1, #0x90e
  402f58:	mov	w0, #0x2                   	// #2
  402f5c:	mov	w2, #0x18                  	// #24
  402f60:	bl	401380 <write@plt>
  402f64:	orr	x19, x0, x20
  402f68:	ldr	x20, [sp, #24]
  402f6c:	mov	x0, x20
  402f70:	bl	401190 <strlen@plt>
  402f74:	mov	x2, x0
  402f78:	mov	w0, #0x2                   	// #2
  402f7c:	mov	x1, x20
  402f80:	bl	401380 <write@plt>
  402f84:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402f88:	orr	x19, x19, x0
  402f8c:	add	x1, x1, #0x927
  402f90:	mov	w0, #0x2                   	// #2
  402f94:	mov	w2, #0x3                   	// #3
  402f98:	bl	401380 <write@plt>
  402f9c:	orr	x19, x19, x0
  402fa0:	mov	x0, x21
  402fa4:	bl	401190 <strlen@plt>
  402fa8:	mov	x2, x0
  402fac:	mov	w0, #0x2                   	// #2
  402fb0:	mov	x1, x21
  402fb4:	bl	401380 <write@plt>
  402fb8:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  402fbc:	orr	x19, x19, x0
  402fc0:	add	x1, x1, #0x928
  402fc4:	mov	w0, #0x2                   	// #2
  402fc8:	mov	w2, #0x2                   	// #2
  402fcc:	bl	401380 <write@plt>
  402fd0:	orr	x20, x19, x0
  402fd4:	mov	w0, w22
  402fd8:	bl	403338 <strsignal@plt+0x1ef8>
  402fdc:	mov	x19, x0
  402fe0:	mov	w0, w22
  402fe4:	bl	403338 <strsignal@plt+0x1ef8>
  402fe8:	bl	401190 <strlen@plt>
  402fec:	mov	x2, x0
  402ff0:	mov	w0, #0x2                   	// #2
  402ff4:	mov	x1, x19
  402ff8:	bl	401380 <write@plt>
  402ffc:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403000:	orr	x19, x20, x0
  403004:	add	x1, x1, #0x87c
  403008:	mov	w0, #0x2                   	// #2
  40300c:	mov	w2, #0x1                   	// #1
  403010:	bl	401380 <write@plt>
  403014:	orr	x8, x19, x0
  403018:	cmp	x8, #0x0
  40301c:	mov	w8, #0xfffffffe            	// #-2
  403020:	cinc	w0, w8, ge  // ge = tcont
  403024:	bl	401250 <_exit@plt>
  403028:	ldr	x0, [sp, #24]
  40302c:	mov	x1, x23
  403030:	bl	401140 <execvp@plt>
  403034:	adrp	x21, 404000 <strsignal@plt+0x2bc0>
  403038:	add	x21, x21, #0x901
  40303c:	b	402ef4 <strsignal@plt+0x1ab4>
  403040:	mov	w0, w1
  403044:	b	401350 <close@plt>
  403048:	sub	sp, sp, #0xd0
  40304c:	str	x23, [sp, #160]
  403050:	stp	x22, x21, [sp, #176]
  403054:	stp	x20, x19, [sp, #192]
  403058:	mov	x19, x6
  40305c:	mov	x20, x5
  403060:	mov	x21, x3
  403064:	mov	x22, x2
  403068:	mov	w23, w1
  40306c:	stp	x29, x30, [sp, #144]
  403070:	add	x29, sp, #0x90
  403074:	cbz	w4, 403084 <strsignal@plt+0x1c44>
  403078:	mov	w1, #0xf                   	// #15
  40307c:	mov	w0, w23
  403080:	bl	401310 <kill@plt>
  403084:	cbz	x21, 4030b8 <strsignal@plt+0x1c78>
  403088:	mov	x3, sp
  40308c:	mov	w0, w23
  403090:	mov	x1, x22
  403094:	mov	w2, wzr
  403098:	bl	401200 <wait4@plt>
  40309c:	ldr	q0, [sp]
  4030a0:	str	q0, [x21]
  4030a4:	ldr	q0, [sp, #16]
  4030a8:	str	q0, [x21, #16]
  4030ac:	tbnz	w0, #31, 4030cc <strsignal@plt+0x1c8c>
  4030b0:	mov	w0, wzr
  4030b4:	b	4030e8 <strsignal@plt+0x1ca8>
  4030b8:	mov	w0, w23
  4030bc:	mov	x1, x22
  4030c0:	mov	w2, wzr
  4030c4:	bl	4011b0 <waitpid@plt>
  4030c8:	tbz	w0, #31, 4030b0 <strsignal@plt+0x1c70>
  4030cc:	bl	401330 <__errno_location@plt>
  4030d0:	ldr	w8, [x0]
  4030d4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4030d8:	add	x9, x9, #0x92b
  4030dc:	mov	w0, #0xffffffff            	// #-1
  4030e0:	str	w8, [x19]
  4030e4:	str	x9, [x20]
  4030e8:	ldp	x20, x19, [sp, #192]
  4030ec:	ldp	x22, x21, [sp, #176]
  4030f0:	ldr	x23, [sp, #160]
  4030f4:	ldp	x29, x30, [sp, #144]
  4030f8:	add	sp, sp, #0xd0
  4030fc:	ret
  403100:	mov	x0, x1
  403104:	b	401170 <pipe@plt>
  403108:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40310c:	add	x8, x8, #0x766
  403110:	mov	w0, w1
  403114:	mov	x1, x8
  403118:	b	4013f0 <fdopen@plt>
  40311c:	stp	x29, x30, [sp, #-32]!
  403120:	str	x19, [sp, #16]
  403124:	mov	w19, w1
  403128:	mov	w1, #0x2                   	// #2
  40312c:	mov	w2, #0x1                   	// #1
  403130:	mov	w0, w19
  403134:	mov	x29, sp
  403138:	bl	401410 <fcntl@plt>
  40313c:	tbnz	w0, #31, 403158 <strsignal@plt+0x1d18>
  403140:	mov	w0, w19
  403144:	ldr	x19, [sp, #16]
  403148:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  40314c:	add	x1, x1, #0x930
  403150:	ldp	x29, x30, [sp], #32
  403154:	b	4013f0 <fdopen@plt>
  403158:	ldr	x19, [sp, #16]
  40315c:	mov	x0, xzr
  403160:	ldp	x29, x30, [sp], #32
  403164:	ret
  403168:	ret
  40316c:	adrp	x3, 404000 <strsignal@plt+0x2bc0>
  403170:	add	x3, x3, #0x8a8
  403174:	b	403468 <strsignal@plt+0x2028>
  403178:	stp	x29, x30, [sp, #-32]!
  40317c:	str	x19, [sp, #16]
  403180:	adrp	x19, 416000 <strsignal@plt+0x14bc0>
  403184:	ldr	x8, [x19, #504]
  403188:	adrp	x9, 416000 <strsignal@plt+0x14bc0>
  40318c:	mov	x29, sp
  403190:	str	x0, [x9, #416]
  403194:	cbz	x8, 4031a4 <strsignal@plt+0x1d64>
  403198:	ldr	x19, [sp, #16]
  40319c:	ldp	x29, x30, [sp], #32
  4031a0:	ret
  4031a4:	mov	x0, xzr
  4031a8:	bl	401300 <sbrk@plt>
  4031ac:	str	x0, [x19, #504]
  4031b0:	ldr	x19, [sp, #16]
  4031b4:	ldp	x29, x30, [sp], #32
  4031b8:	ret
  4031bc:	stp	x29, x30, [sp, #-48]!
  4031c0:	stp	x20, x19, [sp, #32]
  4031c4:	adrp	x20, 416000 <strsignal@plt+0x14bc0>
  4031c8:	str	x21, [sp, #16]
  4031cc:	ldr	x21, [x20, #504]
  4031d0:	mov	x19, x0
  4031d4:	mov	x0, xzr
  4031d8:	mov	x29, sp
  4031dc:	bl	401300 <sbrk@plt>
  4031e0:	ldr	x8, [x20, #504]
  4031e4:	adrp	x10, 416000 <strsignal@plt+0x14bc0>
  4031e8:	ldr	x2, [x10, #416]
  4031ec:	adrp	x9, 416000 <strsignal@plt+0x14bc0>
  4031f0:	add	x9, x9, #0x1a8
  4031f4:	cmp	x21, #0x0
  4031f8:	csel	x8, x9, x8, eq  // eq = none
  4031fc:	sub	x5, x0, x8
  403200:	ldrb	w8, [x2]
  403204:	adrp	x10, 416000 <strsignal@plt+0x14bc0>
  403208:	ldr	x0, [x10, #432]
  40320c:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403210:	adrp	x10, 404000 <strsignal@plt+0x2bc0>
  403214:	add	x9, x9, #0x928
  403218:	add	x10, x10, #0x87d
  40321c:	cmp	w8, #0x0
  403220:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403224:	csel	x3, x10, x9, eq  // eq = none
  403228:	add	x1, x1, #0x932
  40322c:	mov	x4, x19
  403230:	bl	4011a0 <fprintf@plt>
  403234:	mov	w0, #0x1                   	// #1
  403238:	bl	404330 <strsignal@plt+0x2ef0>
  40323c:	stp	x29, x30, [sp, #-32]!
  403240:	cmp	x0, #0x0
  403244:	str	x19, [sp, #16]
  403248:	csinc	x19, x0, xzr, ne  // ne = any
  40324c:	mov	x0, x19
  403250:	mov	x29, sp
  403254:	bl	401390 <malloc@plt>
  403258:	cbz	x0, 403268 <strsignal@plt+0x1e28>
  40325c:	ldr	x19, [sp, #16]
  403260:	ldp	x29, x30, [sp], #32
  403264:	ret
  403268:	mov	x0, x19
  40326c:	bl	4031bc <strsignal@plt+0x1d7c>
  403270:	stp	x29, x30, [sp, #-32]!
  403274:	cmp	x0, #0x0
  403278:	cset	w8, eq  // eq = none
  40327c:	cmp	x1, #0x0
  403280:	cset	w9, eq  // eq = none
  403284:	orr	w8, w8, w9
  403288:	cmp	w8, #0x0
  40328c:	stp	x20, x19, [sp, #16]
  403290:	csinc	x19, x1, xzr, eq  // eq = none
  403294:	csinc	x20, x0, xzr, eq  // eq = none
  403298:	mov	x0, x20
  40329c:	mov	x1, x19
  4032a0:	mov	x29, sp
  4032a4:	bl	401150 <calloc@plt>
  4032a8:	cbz	x0, 4032b8 <strsignal@plt+0x1e78>
  4032ac:	ldp	x20, x19, [sp, #16]
  4032b0:	ldp	x29, x30, [sp], #32
  4032b4:	ret
  4032b8:	mul	x0, x20, x19
  4032bc:	bl	4031bc <strsignal@plt+0x1d7c>
  4032c0:	stp	x29, x30, [sp, #-32]!
  4032c4:	cmp	x1, #0x0
  4032c8:	str	x19, [sp, #16]
  4032cc:	csinc	x19, x1, xzr, ne  // ne = any
  4032d0:	mov	x29, sp
  4032d4:	cbz	x0, 4032f0 <strsignal@plt+0x1eb0>
  4032d8:	mov	x1, x19
  4032dc:	bl	401240 <realloc@plt>
  4032e0:	cbz	x0, 4032fc <strsignal@plt+0x1ebc>
  4032e4:	ldr	x19, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	mov	x0, x19
  4032f4:	bl	401390 <malloc@plt>
  4032f8:	cbnz	x0, 4032e4 <strsignal@plt+0x1ea4>
  4032fc:	mov	x0, x19
  403300:	bl	4031bc <strsignal@plt+0x1d7c>
  403304:	stp	x29, x30, [sp, #-32]!
  403308:	stp	x20, x19, [sp, #16]
  40330c:	mov	x29, sp
  403310:	mov	x19, x0
  403314:	bl	401190 <strlen@plt>
  403318:	add	x20, x0, #0x1
  40331c:	mov	x0, x20
  403320:	bl	40323c <strsignal@plt+0x1dfc>
  403324:	mov	x1, x19
  403328:	mov	x2, x20
  40332c:	ldp	x20, x19, [sp, #16]
  403330:	ldp	x29, x30, [sp], #32
  403334:	b	401130 <memcpy@plt>
  403338:	stp	x29, x30, [sp, #-32]!
  40333c:	stp	x20, x19, [sp, #16]
  403340:	mov	x29, sp
  403344:	mov	w19, w0
  403348:	bl	401280 <strerror@plt>
  40334c:	mov	x20, x0
  403350:	cbz	x0, 403364 <strsignal@plt+0x1f24>
  403354:	mov	x0, x20
  403358:	ldp	x20, x19, [sp, #16]
  40335c:	ldp	x29, x30, [sp], #32
  403360:	ret
  403364:	adrp	x20, 416000 <strsignal@plt+0x14bc0>
  403368:	add	x20, x20, #0x200
  40336c:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403370:	add	x1, x1, #0x976
  403374:	mov	x0, x20
  403378:	mov	w2, w19
  40337c:	bl	4012b0 <sprintf@plt>
  403380:	mov	x0, x20
  403384:	ldp	x20, x19, [sp, #16]
  403388:	ldp	x29, x30, [sp], #32
  40338c:	ret
  403390:	add	x8, x0, #0x1
  403394:	b	4033a0 <strsignal@plt+0x1f60>
  403398:	mov	x0, x8
  40339c:	add	x8, x8, #0x1
  4033a0:	ldurb	w9, [x8, #-1]
  4033a4:	cmp	w9, #0x2f
  4033a8:	b.eq	403398 <strsignal@plt+0x1f58>  // b.none
  4033ac:	cbnz	w9, 40339c <strsignal@plt+0x1f5c>
  4033b0:	ret
  4033b4:	ldrb	w8, [x0]
  4033b8:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4033bc:	add	x9, x9, #0xa96
  4033c0:	ldrh	w8, [x9, x8, lsl #1]
  4033c4:	mov	w9, #0x88                  	// #136
  4033c8:	tst	w8, w9
  4033cc:	b.eq	4033e0 <strsignal@plt+0x1fa0>  // b.none
  4033d0:	ldrb	w8, [x0, #1]
  4033d4:	add	x9, x0, #0x2
  4033d8:	cmp	w8, #0x3a
  4033dc:	csel	x0, x9, x0, eq  // eq = none
  4033e0:	add	x8, x0, #0x1
  4033e4:	b	4033f0 <strsignal@plt+0x1fb0>
  4033e8:	mov	x0, x8
  4033ec:	add	x8, x8, #0x1
  4033f0:	ldurb	w9, [x8, #-1]
  4033f4:	cmp	w9, #0x2f
  4033f8:	b.eq	4033e8 <strsignal@plt+0x1fa8>  // b.none
  4033fc:	cmp	w9, #0x5c
  403400:	b.eq	4033e8 <strsignal@plt+0x1fa8>  // b.none
  403404:	cbnz	w9, 4033ec <strsignal@plt+0x1fac>
  403408:	ret
  40340c:	add	x8, x0, #0x1
  403410:	b	40341c <strsignal@plt+0x1fdc>
  403414:	mov	x0, x8
  403418:	add	x8, x8, #0x1
  40341c:	ldurb	w9, [x8, #-1]
  403420:	cmp	w9, #0x2f
  403424:	b.eq	403414 <strsignal@plt+0x1fd4>  // b.none
  403428:	cbnz	w9, 403418 <strsignal@plt+0x1fd8>
  40342c:	ret
  403430:	stp	x29, x30, [sp, #-32]!
  403434:	stp	x28, x19, [sp, #16]
  403438:	mov	x29, sp
  40343c:	sub	sp, sp, #0x1, lsl #12
  403440:	mov	x1, sp
  403444:	mov	x19, x0
  403448:	bl	401400 <realpath@plt>
  40344c:	cmp	x0, #0x0
  403450:	csel	x0, x19, x0, eq  // eq = none
  403454:	bl	401230 <strdup@plt>
  403458:	add	sp, sp, #0x1, lsl #12
  40345c:	ldp	x28, x19, [sp, #16]
  403460:	ldp	x29, x30, [sp], #32
  403464:	ret
  403468:	stp	x29, x30, [sp, #-48]!
  40346c:	stp	x22, x21, [sp, #16]
  403470:	mov	w22, w0
  403474:	mov	w0, #0x90                  	// #144
  403478:	stp	x20, x19, [sp, #32]
  40347c:	mov	x29, sp
  403480:	mov	x19, x3
  403484:	mov	x20, x2
  403488:	mov	x21, x1
  40348c:	bl	40323c <strsignal@plt+0x1dfc>
  403490:	str	w22, [x0]
  403494:	stp	x21, x20, [x0, #8]
  403498:	stp	xzr, x19, [x0, #120]
  40349c:	ldp	x20, x19, [sp, #32]
  4034a0:	ldp	x22, x21, [sp, #16]
  4034a4:	movi	d0, #0xffffffff00000000
  4034a8:	str	wzr, [x0, #24]
  4034ac:	str	xzr, [x0, #32]
  4034b0:	str	wzr, [x0, #48]
  4034b4:	stp	xzr, xzr, [x0, #64]
  4034b8:	str	xzr, [x0, #56]
  4034bc:	str	wzr, [x0, #80]
  4034c0:	stp	xzr, xzr, [x0, #96]
  4034c4:	str	xzr, [x0, #88]
  4034c8:	str	wzr, [x0, #112]
  4034cc:	str	d0, [x0, #40]
  4034d0:	str	xzr, [x0, #136]
  4034d4:	ldp	x29, x30, [sp], #48
  4034d8:	ret
  4034dc:	sub	sp, sp, #0xa0
  4034e0:	stp	x29, x30, [sp, #64]
  4034e4:	stp	x28, x27, [sp, #80]
  4034e8:	stp	x26, x25, [sp, #96]
  4034ec:	stp	x24, x23, [sp, #112]
  4034f0:	stp	x22, x21, [sp, #128]
  4034f4:	stp	x20, x19, [sp, #144]
  4034f8:	mov	x19, x0
  4034fc:	ldr	x0, [x0, #88]
  403500:	mov	x21, x7
  403504:	mov	x27, x6
  403508:	mov	x23, x5
  40350c:	mov	x24, x4
  403510:	mov	x28, x3
  403514:	mov	x25, x2
  403518:	mov	w26, w1
  40351c:	add	x29, sp, #0x40
  403520:	cbz	x0, 403534 <strsignal@plt+0x20f4>
  403524:	bl	4011d0 <fclose@plt>
  403528:	cmn	w0, #0x1
  40352c:	b.eq	4036c0 <strsignal@plt+0x2280>  // b.none
  403530:	str	xzr, [x19, #88]
  403534:	ldr	x8, [x19, #32]
  403538:	cbz	x8, 403624 <strsignal@plt+0x21e4>
  40353c:	ldr	w9, [x19, #80]
  403540:	ldrsw	x8, [x19, #48]
  403544:	cmp	w9, w8
  403548:	b.eq	4035e8 <strsignal@plt+0x21a8>  // b.none
  40354c:	ldr	x0, [x19, #64]
  403550:	lsl	x1, x8, #2
  403554:	bl	4032c0 <strsignal@plt+0x1e80>
  403558:	ldrb	w8, [x19]
  40355c:	str	x0, [x19, #64]
  403560:	tbz	w8, #0, 403578 <strsignal@plt+0x2138>
  403564:	ldrsw	x8, [x19, #48]
  403568:	ldr	x0, [x19, #72]
  40356c:	lsl	x1, x8, #5
  403570:	bl	4032c0 <strsignal@plt+0x1e80>
  403574:	str	x0, [x19, #72]
  403578:	ldrsw	x20, [x19, #80]
  40357c:	ldr	w8, [x19, #48]
  403580:	cmp	w20, w8
  403584:	b.ge	4035e8 <strsignal@plt+0x21a8>  // b.tcont
  403588:	mov	w22, #0x1                   	// #1
  40358c:	ldr	x8, [x19, #128]
  403590:	ldp	x10, x11, [x19, #56]
  403594:	ldr	x12, [x19, #72]
  403598:	lsl	x9, x20, #2
  40359c:	ldr	x8, [x8, #32]
  4035a0:	ldr	w1, [x10, x9]
  4035a4:	add	x2, x11, x9
  4035a8:	add	x9, x12, x20, lsl #5
  4035ac:	cmp	x12, #0x0
  4035b0:	csel	x3, xzr, x9, eq  // eq = none
  4035b4:	sub	x5, x29, #0x8
  4035b8:	mov	x0, x19
  4035bc:	mov	w4, wzr
  4035c0:	mov	x6, x21
  4035c4:	blr	x8
  4035c8:	ldrsw	x8, [x19, #48]
  4035cc:	cmp	w0, #0x0
  4035d0:	add	x20, x20, #0x1
  4035d4:	csel	w22, wzr, w22, lt  // lt = tstop
  4035d8:	cmp	x20, x8
  4035dc:	b.lt	40358c <strsignal@plt+0x214c>  // b.tstop
  4035e0:	str	w20, [x19, #80]
  4035e4:	cbz	w22, 403960 <strsignal@plt+0x2520>
  4035e8:	ldr	x8, [x19, #128]
  4035ec:	ldr	x1, [x19, #32]
  4035f0:	ubfx	w2, w26, #4, #1
  4035f4:	mov	x0, x19
  4035f8:	ldr	x8, [x8]
  4035fc:	blr	x8
  403600:	tbnz	w0, #31, 4036e8 <strsignal@plt+0x22a8>
  403604:	ldr	w8, [x19, #40]
  403608:	mov	w22, w0
  40360c:	cbz	w8, 40361c <strsignal@plt+0x21dc>
  403610:	ldr	x0, [x19, #32]
  403614:	bl	401210 <free@plt>
  403618:	str	wzr, [x19, #40]
  40361c:	str	xzr, [x19, #32]
  403620:	b	40362c <strsignal@plt+0x21ec>
  403624:	ldr	w22, [x19, #24]
  403628:	tbnz	w22, #31, 403740 <strsignal@plt+0x2300>
  40362c:	tbnz	w26, #0, 4036d0 <strsignal@plt+0x2290>
  403630:	ldrb	w8, [x19]
  403634:	tbnz	w8, #1, 403704 <strsignal@plt+0x22c4>
  403638:	mov	x0, x19
  40363c:	mov	w1, w26
  403640:	mov	x2, x23
  403644:	bl	403a64 <strsignal@plt+0x2624>
  403648:	cbz	x0, 4038a8 <strsignal@plt+0x2468>
  40364c:	ldrb	w8, [x19]
  403650:	cmp	x0, x23
  403654:	mov	x20, x0
  403658:	cset	w9, ne  // ne = any
  40365c:	stur	x24, [x29, #-24]
  403660:	str	x28, [sp, #32]
  403664:	tbnz	w8, #2, 4036b0 <strsignal@plt+0x2270>
  403668:	ldrsw	x8, [x19, #112]
  40366c:	ldr	x0, [x19, #120]
  403670:	add	x8, x8, #0x1
  403674:	lsl	x1, x8, #3
  403678:	str	w8, [x19, #112]
  40367c:	bl	4032c0 <strsignal@plt+0x1e80>
  403680:	mov	x8, x0
  403684:	cmp	x20, x23
  403688:	str	x0, [x19, #120]
  40368c:	mov	x0, x20
  403690:	b.ne	4036a0 <strsignal@plt+0x2260>  // b.any
  403694:	mov	x0, x23
  403698:	bl	403304 <strsignal@plt+0x1ec4>
  40369c:	ldr	x8, [x19, #120]
  4036a0:	ldrsw	x10, [x19, #112]
  4036a4:	mov	w9, wzr
  4036a8:	add	x8, x8, x10, lsl #3
  4036ac:	stur	x0, [x8, #-8]
  4036b0:	mov	w24, wzr
  4036b4:	str	x20, [x19, #32]
  4036b8:	str	w9, [x19, #40]
  4036bc:	b	40379c <strsignal@plt+0x235c>
  4036c0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4036c4:	add	x8, x8, #0x98d
  4036c8:	stur	x8, [x29, #-8]
  4036cc:	b	403960 <strsignal@plt+0x2520>
  4036d0:	stur	x24, [x29, #-24]
  4036d4:	str	x28, [sp, #32]
  4036d8:	cbz	x23, 403754 <strsignal@plt+0x2314>
  4036dc:	tbnz	w26, #2, 403770 <strsignal@plt+0x2330>
  4036e0:	mov	w24, wzr
  4036e4:	b	403788 <strsignal@plt+0x2348>
  4036e8:	bl	401330 <__errno_location@plt>
  4036ec:	ldr	w8, [x0]
  4036f0:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4036f4:	add	x9, x9, #0x9a9
  4036f8:	str	w8, [x21]
  4036fc:	stur	x9, [x29, #-8]
  403700:	b	403960 <strsignal@plt+0x2520>
  403704:	ldr	x8, [x19, #128]
  403708:	ubfx	w2, w26, #5, #1
  40370c:	sub	x1, x29, #0x10
  403710:	mov	x0, x19
  403714:	ldr	x8, [x8, #40]
  403718:	blr	x8
  40371c:	tbnz	w0, #31, 4038d4 <strsignal@plt+0x2494>
  403720:	str	x28, [sp, #32]
  403724:	ldp	w8, w28, [x29, #-16]
  403728:	stur	x24, [x29, #-24]
  40372c:	mov	w24, wzr
  403730:	mov	x20, x23
  403734:	str	w8, [x19, #24]
  403738:	tbz	w28, #31, 4037c4 <strsignal@plt+0x2384>
  40373c:	b	40379c <strsignal@plt+0x235c>
  403740:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403744:	add	x8, x8, #0x9bd
  403748:	str	wzr, [x21]
  40374c:	stur	x8, [x29, #-8]
  403750:	b	403960 <strsignal@plt+0x2520>
  403754:	mov	w24, wzr
  403758:	mov	w28, #0x1                   	// #1
  40375c:	mov	w8, #0xffffffff            	// #-1
  403760:	mov	x20, x23
  403764:	str	w8, [x19, #24]
  403768:	tbz	w28, #31, 4037c4 <strsignal@plt+0x2384>
  40376c:	b	40379c <strsignal@plt+0x235c>
  403770:	ldr	x0, [x19, #16]
  403774:	mov	x1, x23
  403778:	mov	x2, xzr
  40377c:	bl	4021d0 <strsignal@plt+0xd90>
  403780:	mov	x23, x0
  403784:	mov	w24, #0x1                   	// #1
  403788:	mov	w8, #0xffffffff            	// #-1
  40378c:	mov	w28, #0xffffffff            	// #-1
  403790:	mov	x20, x23
  403794:	str	w8, [x19, #24]
  403798:	tbz	w28, #31, 4037c4 <strsignal@plt+0x2384>
  40379c:	ldr	x8, [x19, #128]
  4037a0:	ubfx	w2, w26, #5, #1
  4037a4:	ubfx	w3, w26, #8, #1
  4037a8:	mov	x0, x19
  4037ac:	ldr	x8, [x8, #8]
  4037b0:	mov	x1, x20
  4037b4:	blr	x8
  4037b8:	mov	w28, w0
  4037bc:	tbnz	w0, #31, 40382c <strsignal@plt+0x23ec>
  4037c0:	mov	x23, x20
  4037c4:	cbz	w24, 4037d0 <strsignal@plt+0x2390>
  4037c8:	mov	x0, x23
  4037cc:	bl	401210 <free@plt>
  4037d0:	tbz	w26, #6, 4037fc <strsignal@plt+0x23bc>
  4037d4:	cbz	x27, 4037fc <strsignal@plt+0x23bc>
  4037d8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4037dc:	mov	w24, wzr
  4037e0:	add	x8, x8, #0xa17
  4037e4:	str	wzr, [x21]
  4037e8:	stur	x8, [x29, #-8]
  4037ec:	mov	w27, #0xffffffff            	// #-1
  4037f0:	cmp	w22, #0x1
  4037f4:	b.ge	403900 <strsignal@plt+0x24c0>  // b.tcont
  4037f8:	b	403914 <strsignal@plt+0x24d4>
  4037fc:	ldr	w8, [x19, #44]
  403800:	cmn	w8, #0x1
  403804:	b.eq	403858 <strsignal@plt+0x2418>  // b.none
  403808:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40380c:	mov	w24, wzr
  403810:	str	wzr, [x21]
  403814:	add	x8, x8, #0xa46
  403818:	stur	x8, [x29, #-8]
  40381c:	mov	w27, #0xffffffff            	// #-1
  403820:	cmp	w22, #0x1
  403824:	b.ge	403900 <strsignal@plt+0x24c0>  // b.tcont
  403828:	b	403914 <strsignal@plt+0x24d4>
  40382c:	bl	401330 <__errno_location@plt>
  403830:	ldr	w8, [x0]
  403834:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403838:	add	x9, x9, #0x9fc
  40383c:	mov	w27, #0xffffffff            	// #-1
  403840:	mov	x23, x20
  403844:	str	w8, [x21]
  403848:	stur	x9, [x29, #-8]
  40384c:	cmp	w22, #0x1
  403850:	b.ge	403900 <strsignal@plt+0x24c0>  // b.tcont
  403854:	b	403914 <strsignal@plt+0x24d4>
  403858:	cbz	x27, 403984 <strsignal@plt+0x2544>
  40385c:	ldr	x8, [x19, #128]
  403860:	ubfx	w2, w26, #7, #1
  403864:	ubfx	w3, w26, #9, #1
  403868:	mov	x0, x19
  40386c:	ldr	x8, [x8, #8]
  403870:	mov	x1, x27
  403874:	blr	x8
  403878:	mov	w27, w0
  40387c:	tbz	w0, #31, 4039b4 <strsignal@plt+0x2574>
  403880:	bl	401330 <__errno_location@plt>
  403884:	ldr	w8, [x0]
  403888:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  40388c:	add	x9, x9, #0xa78
  403890:	mov	w24, wzr
  403894:	str	w8, [x21]
  403898:	stur	x9, [x29, #-8]
  40389c:	cmp	w22, #0x1
  4038a0:	b.ge	403900 <strsignal@plt+0x24c0>  // b.tcont
  4038a4:	b	403914 <strsignal@plt+0x24d4>
  4038a8:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4038ac:	mov	x23, xzr
  4038b0:	mov	w24, wzr
  4038b4:	str	wzr, [x21]
  4038b8:	add	x8, x8, #0x9d7
  4038bc:	mov	w28, #0xffffffff            	// #-1
  4038c0:	stur	x8, [x29, #-8]
  4038c4:	mov	w27, #0xffffffff            	// #-1
  4038c8:	cmp	w22, #0x1
  4038cc:	b.ge	403900 <strsignal@plt+0x24c0>  // b.tcont
  4038d0:	b	403914 <strsignal@plt+0x24d4>
  4038d4:	bl	401330 <__errno_location@plt>
  4038d8:	ldr	w8, [x0]
  4038dc:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4038e0:	mov	w24, wzr
  4038e4:	add	x9, x9, #0x9f7
  4038e8:	mov	w28, #0xffffffff            	// #-1
  4038ec:	str	w8, [x21]
  4038f0:	stur	x9, [x29, #-8]
  4038f4:	mov	w27, #0xffffffff            	// #-1
  4038f8:	cmp	w22, #0x1
  4038fc:	b.lt	403914 <strsignal@plt+0x24d4>  // b.tstop
  403900:	ldr	x8, [x19, #128]
  403904:	mov	x0, x19
  403908:	mov	w1, w22
  40390c:	ldr	x8, [x8, #24]
  403910:	blr	x8
  403914:	tbnz	w28, #31, 403934 <strsignal@plt+0x24f4>
  403918:	cmp	w28, #0x1
  40391c:	b.eq	403934 <strsignal@plt+0x24f4>  // b.none
  403920:	ldr	x8, [x19, #128]
  403924:	mov	x0, x19
  403928:	mov	w1, w28
  40392c:	ldr	x8, [x8, #24]
  403930:	blr	x8
  403934:	tbnz	w27, #31, 403954 <strsignal@plt+0x2514>
  403938:	cmp	w27, #0x2
  40393c:	b.eq	403954 <strsignal@plt+0x2514>  // b.none
  403940:	ldr	x8, [x19, #128]
  403944:	mov	x0, x19
  403948:	mov	w1, w27
  40394c:	ldr	x8, [x8, #24]
  403950:	blr	x8
  403954:	cbz	w24, 403960 <strsignal@plt+0x2520>
  403958:	mov	x0, x23
  40395c:	bl	401210 <free@plt>
  403960:	ldur	x0, [x29, #-8]
  403964:	ldp	x20, x19, [sp, #144]
  403968:	ldp	x22, x21, [sp, #128]
  40396c:	ldp	x24, x23, [sp, #112]
  403970:	ldp	x26, x25, [sp, #96]
  403974:	ldp	x28, x27, [sp, #80]
  403978:	ldp	x29, x30, [sp, #64]
  40397c:	add	sp, sp, #0xa0
  403980:	ret
  403984:	tbnz	w26, #6, 403990 <strsignal@plt+0x2550>
  403988:	mov	w27, #0x2                   	// #2
  40398c:	b	4039b4 <strsignal@plt+0x2574>
  403990:	ldr	x8, [x19, #128]
  403994:	ubfx	w2, w26, #7, #1
  403998:	sub	x1, x29, #0x10
  40399c:	mov	x0, x19
  4039a0:	ldr	x8, [x8, #40]
  4039a4:	blr	x8
  4039a8:	tbnz	w0, #31, 403a4c <strsignal@plt+0x260c>
  4039ac:	ldp	w8, w27, [x29, #-16]
  4039b0:	str	w8, [x19, #44]
  4039b4:	ldrb	w8, [x19]
  4039b8:	tbnz	w8, #1, 4039c4 <strsignal@plt+0x2584>
  4039bc:	mov	w8, #0xffffffff            	// #-1
  4039c0:	b	4039c8 <strsignal@plt+0x2588>
  4039c4:	ldr	w8, [x19, #24]
  4039c8:	ldr	x9, [x19, #128]
  4039cc:	ldr	x3, [sp, #32]
  4039d0:	ldur	x4, [x29, #-24]
  4039d4:	sub	x10, x29, #0x8
  4039d8:	ldr	x9, [x9, #16]
  4039dc:	mov	x0, x19
  4039e0:	mov	w1, w26
  4039e4:	mov	x2, x25
  4039e8:	mov	w5, w22
  4039ec:	mov	w6, w28
  4039f0:	mov	w7, w27
  4039f4:	stp	x10, x21, [sp, #8]
  4039f8:	str	w8, [sp]
  4039fc:	blr	x9
  403a00:	tbnz	w0, #31, 403a3c <strsignal@plt+0x25fc>
  403a04:	ldrsw	x8, [x19, #48]
  403a08:	mov	w20, w0
  403a0c:	ldr	x0, [x19, #56]
  403a10:	add	x8, x8, #0x1
  403a14:	lsl	x1, x8, #2
  403a18:	str	w8, [x19, #48]
  403a1c:	bl	4032c0 <strsignal@plt+0x1e80>
  403a20:	ldrsw	x9, [x19, #48]
  403a24:	mov	x8, x0
  403a28:	str	x8, [x19, #56]
  403a2c:	mov	x0, xzr
  403a30:	add	x8, x8, x9, lsl #2
  403a34:	stur	w20, [x8, #-4]
  403a38:	b	403964 <strsignal@plt+0x2524>
  403a3c:	mov	w24, wzr
  403a40:	cmp	w22, #0x1
  403a44:	b.ge	403900 <strsignal@plt+0x24c0>  // b.tcont
  403a48:	b	403914 <strsignal@plt+0x24d4>
  403a4c:	bl	401330 <__errno_location@plt>
  403a50:	ldr	w8, [x0]
  403a54:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403a58:	mov	w24, wzr
  403a5c:	add	x9, x9, #0x9f7
  403a60:	b	4038ec <strsignal@plt+0x24ac>
  403a64:	stp	x29, x30, [sp, #-32]!
  403a68:	str	x19, [sp, #16]
  403a6c:	mov	x29, sp
  403a70:	cbz	x2, 403a98 <strsignal@plt+0x2658>
  403a74:	mov	x19, x2
  403a78:	tbz	w1, #2, 403af0 <strsignal@plt+0x26b0>
  403a7c:	ldr	x0, [x0, #16]
  403a80:	cbz	x0, 403b10 <strsignal@plt+0x26d0>
  403a84:	mov	x1, x19
  403a88:	ldr	x19, [sp, #16]
  403a8c:	mov	x2, xzr
  403a90:	ldp	x29, x30, [sp], #32
  403a94:	b	4021d0 <strsignal@plt+0xd90>
  403a98:	ldr	x19, [x0, #16]
  403a9c:	cbz	x19, 403b00 <strsignal@plt+0x26c0>
  403aa0:	mov	x0, x19
  403aa4:	bl	401190 <strlen@plt>
  403aa8:	cmp	w0, #0x6
  403aac:	b.lt	403ac8 <strsignal@plt+0x2688>  // b.tstop
  403ab0:	add	x8, x19, w0, sxtw
  403ab4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403ab8:	sub	x0, x8, #0x6
  403abc:	add	x1, x1, #0xa8e
  403ac0:	bl	401360 <strcmp@plt>
  403ac4:	cbz	w0, 403b20 <strsignal@plt+0x26e0>
  403ac8:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  403acc:	add	x1, x1, #0xa8e
  403ad0:	mov	x0, x19
  403ad4:	mov	x2, xzr
  403ad8:	bl	4021d0 <strsignal@plt+0xd90>
  403adc:	mov	w1, wzr
  403ae0:	mov	x19, x0
  403ae4:	bl	401290 <mkstemps@plt>
  403ae8:	tbnz	w0, #31, 403b38 <strsignal@plt+0x26f8>
  403aec:	bl	401350 <close@plt>
  403af0:	mov	x0, x19
  403af4:	ldr	x19, [sp, #16]
  403af8:	ldp	x29, x30, [sp], #32
  403afc:	ret
  403b00:	mov	x0, xzr
  403b04:	ldr	x19, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #32
  403b0c:	b	4045c0 <strsignal@plt+0x3180>
  403b10:	mov	x0, x19
  403b14:	ldr	x19, [sp, #16]
  403b18:	ldp	x29, x30, [sp], #32
  403b1c:	b	4045c0 <strsignal@plt+0x3180>
  403b20:	mov	x0, x19
  403b24:	bl	403304 <strsignal@plt+0x1ec4>
  403b28:	mov	w1, wzr
  403b2c:	mov	x19, x0
  403b30:	bl	401290 <mkstemps@plt>
  403b34:	tbz	w0, #31, 403aec <strsignal@plt+0x26ac>
  403b38:	mov	x0, x19
  403b3c:	bl	401210 <free@plt>
  403b40:	mov	x19, xzr
  403b44:	mov	x0, x19
  403b48:	ldr	x19, [sp, #16]
  403b4c:	ldp	x29, x30, [sp], #32
  403b50:	ret
  403b54:	mov	x7, x6
  403b58:	mov	x6, x5
  403b5c:	mov	x5, x4
  403b60:	mov	x4, xzr
  403b64:	b	4034dc <strsignal@plt+0x209c>
  403b68:	stp	x29, x30, [sp, #-48]!
  403b6c:	stp	x22, x21, [sp, #16]
  403b70:	stp	x20, x19, [sp, #32]
  403b74:	ldr	w8, [x0, #48]
  403b78:	mov	x29, sp
  403b7c:	cbnz	w8, 403b98 <strsignal@plt+0x2758>
  403b80:	ldr	w8, [x0, #24]
  403b84:	mov	x19, x0
  403b88:	cmp	w8, #0x0
  403b8c:	b.gt	403b98 <strsignal@plt+0x2758>
  403b90:	ldr	x8, [x19, #32]
  403b94:	cbz	x8, 403bbc <strsignal@plt+0x277c>
  403b98:	bl	401330 <__errno_location@plt>
  403b9c:	mov	x8, x0
  403ba0:	mov	w9, #0x16                  	// #22
  403ba4:	mov	x0, xzr
  403ba8:	str	w9, [x8]
  403bac:	ldp	x20, x19, [sp, #32]
  403bb0:	ldp	x22, x21, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #48
  403bb8:	ret
  403bbc:	mov	x0, x19
  403bc0:	mov	x20, x2
  403bc4:	mov	w21, w1
  403bc8:	bl	403a64 <strsignal@plt+0x2624>
  403bcc:	cbz	x0, 403bac <strsignal@plt+0x276c>
  403bd0:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403bd4:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403bd8:	add	x8, x8, #0xa88
  403bdc:	add	x9, x9, #0x930
  403be0:	tst	w21, #0x20
  403be4:	csel	x1, x9, x8, eq  // eq = none
  403be8:	mov	x22, x0
  403bec:	bl	401340 <fopen@plt>
  403bf0:	cbz	x0, 403c18 <strsignal@plt+0x27d8>
  403bf4:	cmp	x22, x20
  403bf8:	cset	w8, ne  // ne = any
  403bfc:	str	x0, [x19, #88]
  403c00:	str	x22, [x19, #32]
  403c04:	str	w8, [x19, #40]
  403c08:	ldp	x20, x19, [sp, #32]
  403c0c:	ldp	x22, x21, [sp, #16]
  403c10:	ldp	x29, x30, [sp], #48
  403c14:	ret
  403c18:	mov	x0, x22
  403c1c:	bl	401210 <free@plt>
  403c20:	mov	x0, xzr
  403c24:	ldp	x20, x19, [sp, #32]
  403c28:	ldp	x22, x21, [sp, #16]
  403c2c:	ldp	x29, x30, [sp], #48
  403c30:	ret
  403c34:	stp	x29, x30, [sp, #-48]!
  403c38:	stp	x20, x19, [sp, #32]
  403c3c:	ldr	w8, [x0, #48]
  403c40:	str	x21, [sp, #16]
  403c44:	mov	x29, sp
  403c48:	cmp	w8, #0x0
  403c4c:	b.gt	403c70 <strsignal@plt+0x2830>
  403c50:	ldrb	w8, [x0]
  403c54:	mov	x19, x0
  403c58:	tbz	w8, #1, 403c70 <strsignal@plt+0x2830>
  403c5c:	ldr	w8, [x19, #24]
  403c60:	cmp	w8, #0x0
  403c64:	b.gt	403c70 <strsignal@plt+0x2830>
  403c68:	ldr	x8, [x19, #32]
  403c6c:	cbz	x8, 403c94 <strsignal@plt+0x2854>
  403c70:	bl	401330 <__errno_location@plt>
  403c74:	mov	x8, x0
  403c78:	mov	x0, xzr
  403c7c:	mov	w9, #0x16                  	// #22
  403c80:	str	w9, [x8]
  403c84:	ldp	x20, x19, [sp, #32]
  403c88:	ldr	x21, [sp, #16]
  403c8c:	ldp	x29, x30, [sp], #48
  403c90:	ret
  403c94:	ldr	x8, [x19, #128]
  403c98:	cmp	w1, #0x0
  403c9c:	cset	w20, ne  // ne = any
  403ca0:	add	x1, x29, #0x18
  403ca4:	ldr	x8, [x8, #40]
  403ca8:	mov	x0, x19
  403cac:	mov	w2, w20
  403cb0:	blr	x8
  403cb4:	tbnz	w0, #31, 403cec <strsignal@plt+0x28ac>
  403cb8:	ldr	x8, [x19, #128]
  403cbc:	ldr	w1, [x29, #28]
  403cc0:	mov	x0, x19
  403cc4:	mov	w2, w20
  403cc8:	ldr	x8, [x8, #56]
  403ccc:	blr	x8
  403cd0:	cbz	x0, 403d00 <strsignal@plt+0x28c0>
  403cd4:	ldr	w8, [x29, #24]
  403cd8:	str	w8, [x19, #24]
  403cdc:	ldp	x20, x19, [sp, #32]
  403ce0:	ldr	x21, [sp, #16]
  403ce4:	ldp	x29, x30, [sp], #48
  403ce8:	ret
  403cec:	mov	x0, xzr
  403cf0:	ldp	x20, x19, [sp, #32]
  403cf4:	ldr	x21, [sp, #16]
  403cf8:	ldp	x29, x30, [sp], #48
  403cfc:	ret
  403d00:	bl	401330 <__errno_location@plt>
  403d04:	ldr	x8, [x19, #128]
  403d08:	ldr	w1, [x29, #24]
  403d0c:	ldr	w21, [x0]
  403d10:	mov	x20, x0
  403d14:	ldr	x8, [x8, #24]
  403d18:	mov	x0, x19
  403d1c:	blr	x8
  403d20:	ldr	x8, [x19, #128]
  403d24:	ldr	w1, [x29, #28]
  403d28:	mov	x0, x19
  403d2c:	ldr	x8, [x8, #24]
  403d30:	blr	x8
  403d34:	mov	x0, xzr
  403d38:	str	w21, [x20]
  403d3c:	ldp	x20, x19, [sp, #32]
  403d40:	ldr	x21, [sp, #16]
  403d44:	ldp	x29, x30, [sp], #48
  403d48:	ret
  403d4c:	sub	sp, sp, #0x40
  403d50:	stp	x29, x30, [sp, #16]
  403d54:	stp	x22, x21, [sp, #32]
  403d58:	stp	x20, x19, [sp, #48]
  403d5c:	ldr	x8, [x0, #32]
  403d60:	mov	x19, x0
  403d64:	mov	w20, w1
  403d68:	add	x29, sp, #0x10
  403d6c:	cbz	x8, 403e60 <strsignal@plt+0x2a20>
  403d70:	ldr	w9, [x19, #80]
  403d74:	ldrsw	x8, [x19, #48]
  403d78:	cmp	w9, w8
  403d7c:	b.eq	403e1c <strsignal@plt+0x29dc>  // b.none
  403d80:	ldr	x0, [x19, #64]
  403d84:	lsl	x1, x8, #2
  403d88:	bl	4032c0 <strsignal@plt+0x1e80>
  403d8c:	ldrb	w8, [x19]
  403d90:	str	x0, [x19, #64]
  403d94:	tbz	w8, #0, 403dac <strsignal@plt+0x296c>
  403d98:	ldrsw	x8, [x19, #48]
  403d9c:	ldr	x0, [x19, #72]
  403da0:	lsl	x1, x8, #5
  403da4:	bl	4032c0 <strsignal@plt+0x1e80>
  403da8:	str	x0, [x19, #72]
  403dac:	ldrsw	x21, [x19, #80]
  403db0:	ldr	w8, [x19, #48]
  403db4:	cmp	w21, w8
  403db8:	b.ge	403e1c <strsignal@plt+0x29dc>  // b.tcont
  403dbc:	mov	w22, #0x1                   	// #1
  403dc0:	ldr	x8, [x19, #128]
  403dc4:	ldp	x10, x11, [x19, #56]
  403dc8:	ldr	x12, [x19, #72]
  403dcc:	lsl	x9, x21, #2
  403dd0:	ldr	x8, [x8, #32]
  403dd4:	ldr	w1, [x10, x9]
  403dd8:	add	x2, x11, x9
  403ddc:	add	x9, x12, x21, lsl #5
  403de0:	cmp	x12, #0x0
  403de4:	csel	x3, xzr, x9, eq  // eq = none
  403de8:	add	x5, sp, #0x8
  403dec:	add	x6, sp, #0x4
  403df0:	mov	x0, x19
  403df4:	mov	w4, wzr
  403df8:	blr	x8
  403dfc:	ldrsw	x8, [x19, #48]
  403e00:	cmp	w0, #0x0
  403e04:	add	x21, x21, #0x1
  403e08:	csel	w22, wzr, w22, lt  // lt = tstop
  403e0c:	cmp	x21, x8
  403e10:	b.lt	403dc0 <strsignal@plt+0x2980>  // b.tstop
  403e14:	str	w21, [x19, #80]
  403e18:	cbz	w22, 403e98 <strsignal@plt+0x2a58>
  403e1c:	ldr	x0, [x19, #32]
  403e20:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  403e24:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  403e28:	add	x8, x8, #0xa8b
  403e2c:	add	x9, x9, #0x766
  403e30:	cmp	w20, #0x0
  403e34:	csel	x1, x9, x8, eq  // eq = none
  403e38:	bl	401340 <fopen@plt>
  403e3c:	ldr	w8, [x19, #40]
  403e40:	str	x0, [x19, #96]
  403e44:	cbz	w8, 403e58 <strsignal@plt+0x2a18>
  403e48:	ldr	x0, [x19, #32]
  403e4c:	bl	401210 <free@plt>
  403e50:	ldr	x0, [x19, #96]
  403e54:	str	wzr, [x19, #40]
  403e58:	str	xzr, [x19, #32]
  403e5c:	b	403eac <strsignal@plt+0x2a6c>
  403e60:	ldr	w1, [x19, #24]
  403e64:	cmp	w1, #0x1
  403e68:	b.lt	403e90 <strsignal@plt+0x2a50>  // b.tstop
  403e6c:	ldr	x8, [x19, #128]
  403e70:	mov	x0, x19
  403e74:	mov	w2, w20
  403e78:	ldr	x8, [x8, #48]
  403e7c:	blr	x8
  403e80:	mov	w8, #0xffffffff            	// #-1
  403e84:	str	x0, [x19, #96]
  403e88:	str	w8, [x19, #24]
  403e8c:	b	403eac <strsignal@plt+0x2a6c>
  403e90:	mov	x0, xzr
  403e94:	b	403eac <strsignal@plt+0x2a6c>
  403e98:	ldr	w19, [sp, #4]
  403e9c:	bl	401330 <__errno_location@plt>
  403ea0:	mov	x8, x0
  403ea4:	mov	x0, xzr
  403ea8:	str	w19, [x8]
  403eac:	ldp	x20, x19, [sp, #48]
  403eb0:	ldp	x22, x21, [sp, #32]
  403eb4:	ldp	x29, x30, [sp, #16]
  403eb8:	add	sp, sp, #0x40
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-32]!
  403ec4:	ldr	w8, [x0, #44]
  403ec8:	str	x19, [sp, #16]
  403ecc:	mov	x29, sp
  403ed0:	cmp	w8, #0x1
  403ed4:	b.lt	403f08 <strsignal@plt+0x2ac8>  // b.tstop
  403ed8:	ldr	x9, [x0, #128]
  403edc:	mov	w2, w1
  403ee0:	mov	w1, w8
  403ee4:	mov	x19, x0
  403ee8:	ldr	x9, [x9, #48]
  403eec:	blr	x9
  403ef0:	mov	w8, #0xffffffff            	// #-1
  403ef4:	str	x0, [x19, #104]
  403ef8:	str	w8, [x19, #44]
  403efc:	ldr	x19, [sp, #16]
  403f00:	ldp	x29, x30, [sp], #32
  403f04:	ret
  403f08:	mov	x0, xzr
  403f0c:	ldr	x19, [sp, #16]
  403f10:	ldp	x29, x30, [sp], #32
  403f14:	ret
  403f18:	sub	sp, sp, #0x50
  403f1c:	stp	x29, x30, [sp, #16]
  403f20:	stp	x22, x21, [sp, #48]
  403f24:	stp	x20, x19, [sp, #64]
  403f28:	mov	x20, x0
  403f2c:	ldr	x0, [x0, #64]
  403f30:	mov	x19, x2
  403f34:	mov	w21, w1
  403f38:	str	x23, [sp, #32]
  403f3c:	add	x29, sp, #0x10
  403f40:	cbz	x0, 403f4c <strsignal@plt+0x2b0c>
  403f44:	ldr	w8, [x20, #48]
  403f48:	b	403ff4 <strsignal@plt+0x2bb4>
  403f4c:	ldr	w8, [x20, #80]
  403f50:	ldrsw	x9, [x20, #48]
  403f54:	cmp	w8, w9
  403f58:	b.eq	403ff4 <strsignal@plt+0x2bb4>  // b.none
  403f5c:	lsl	x1, x9, #2
  403f60:	bl	4032c0 <strsignal@plt+0x1e80>
  403f64:	ldrb	w8, [x20]
  403f68:	str	x0, [x20, #64]
  403f6c:	tbz	w8, #0, 403f84 <strsignal@plt+0x2b44>
  403f70:	ldrsw	x8, [x20, #48]
  403f74:	ldr	x0, [x20, #72]
  403f78:	lsl	x1, x8, #5
  403f7c:	bl	4032c0 <strsignal@plt+0x1e80>
  403f80:	str	x0, [x20, #72]
  403f84:	ldrsw	x22, [x20, #80]
  403f88:	ldr	w8, [x20, #48]
  403f8c:	cmp	w22, w8
  403f90:	b.ge	403ff4 <strsignal@plt+0x2bb4>  // b.tcont
  403f94:	mov	w23, #0x1                   	// #1
  403f98:	ldr	x8, [x20, #128]
  403f9c:	ldp	x10, x11, [x20, #56]
  403fa0:	ldr	x12, [x20, #72]
  403fa4:	lsl	x9, x22, #2
  403fa8:	ldr	x8, [x8, #32]
  403fac:	ldr	w1, [x10, x9]
  403fb0:	add	x2, x11, x9
  403fb4:	add	x9, x12, x22, lsl #5
  403fb8:	cmp	x12, #0x0
  403fbc:	csel	x3, xzr, x9, eq  // eq = none
  403fc0:	add	x5, x29, #0x18
  403fc4:	sub	x6, x29, #0x4
  403fc8:	mov	x0, x20
  403fcc:	mov	w4, wzr
  403fd0:	blr	x8
  403fd4:	ldrsw	x8, [x20, #48]
  403fd8:	cmp	w0, #0x0
  403fdc:	add	x22, x22, #0x1
  403fe0:	csel	w23, wzr, w23, lt  // lt = tstop
  403fe4:	cmp	x22, x8
  403fe8:	b.lt	403f98 <strsignal@plt+0x2b58>  // b.tstop
  403fec:	str	w22, [x20, #80]
  403ff0:	cbz	w23, 404040 <strsignal@plt+0x2c00>
  403ff4:	cmp	w8, w21
  403ff8:	b.ge	404014 <strsignal@plt+0x2bd4>  // b.tcont
  403ffc:	add	x0, x19, w8, sxtw #2
  404000:	sub	w8, w21, w8
  404004:	sbfiz	x2, x8, #2, #32
  404008:	mov	w1, wzr
  40400c:	bl	401220 <memset@plt>
  404010:	ldr	w21, [x20, #48]
  404014:	ldr	x1, [x20, #64]
  404018:	sbfiz	x2, x21, #2, #32
  40401c:	mov	x0, x19
  404020:	bl	401130 <memcpy@plt>
  404024:	mov	w0, #0x1                   	// #1
  404028:	ldp	x20, x19, [sp, #64]
  40402c:	ldp	x22, x21, [sp, #48]
  404030:	ldr	x23, [sp, #32]
  404034:	ldp	x29, x30, [sp, #16]
  404038:	add	sp, sp, #0x50
  40403c:	ret
  404040:	mov	w0, wzr
  404044:	b	404028 <strsignal@plt+0x2be8>
  404048:	sub	sp, sp, #0x50
  40404c:	stp	x29, x30, [sp, #16]
  404050:	stp	x22, x21, [sp, #48]
  404054:	stp	x20, x19, [sp, #64]
  404058:	mov	x21, x0
  40405c:	ldr	x0, [x0, #64]
  404060:	mov	x19, x2
  404064:	mov	w20, w1
  404068:	str	x23, [sp, #32]
  40406c:	add	x29, sp, #0x10
  404070:	cbnz	x0, 40411c <strsignal@plt+0x2cdc>
  404074:	ldr	w9, [x21, #80]
  404078:	ldrsw	x8, [x21, #48]
  40407c:	cmp	w9, w8
  404080:	b.eq	40411c <strsignal@plt+0x2cdc>  // b.none
  404084:	lsl	x1, x8, #2
  404088:	bl	4032c0 <strsignal@plt+0x1e80>
  40408c:	ldrb	w8, [x21]
  404090:	str	x0, [x21, #64]
  404094:	tbz	w8, #0, 4040ac <strsignal@plt+0x2c6c>
  404098:	ldrsw	x8, [x21, #48]
  40409c:	ldr	x0, [x21, #72]
  4040a0:	lsl	x1, x8, #5
  4040a4:	bl	4032c0 <strsignal@plt+0x1e80>
  4040a8:	str	x0, [x21, #72]
  4040ac:	ldrsw	x22, [x21, #80]
  4040b0:	ldr	w8, [x21, #48]
  4040b4:	cmp	w22, w8
  4040b8:	b.ge	40411c <strsignal@plt+0x2cdc>  // b.tcont
  4040bc:	mov	w23, #0x1                   	// #1
  4040c0:	ldr	x8, [x21, #128]
  4040c4:	ldp	x10, x11, [x21, #56]
  4040c8:	ldr	x12, [x21, #72]
  4040cc:	lsl	x9, x22, #2
  4040d0:	ldr	x8, [x8, #32]
  4040d4:	ldr	w1, [x10, x9]
  4040d8:	add	x2, x11, x9
  4040dc:	add	x9, x12, x22, lsl #5
  4040e0:	cmp	x12, #0x0
  4040e4:	csel	x3, xzr, x9, eq  // eq = none
  4040e8:	add	x5, x29, #0x18
  4040ec:	sub	x6, x29, #0x4
  4040f0:	mov	x0, x21
  4040f4:	mov	w4, wzr
  4040f8:	blr	x8
  4040fc:	ldrsw	x8, [x21, #48]
  404100:	cmp	w0, #0x0
  404104:	add	x22, x22, #0x1
  404108:	csel	w23, wzr, w23, lt  // lt = tstop
  40410c:	cmp	x22, x8
  404110:	b.lt	4040c0 <strsignal@plt+0x2c80>  // b.tstop
  404114:	str	w22, [x21, #80]
  404118:	cbz	w23, 404160 <strsignal@plt+0x2d20>
  40411c:	ldr	x1, [x21, #72]
  404120:	cbz	x1, 404160 <strsignal@plt+0x2d20>
  404124:	ldrsw	x8, [x21, #48]
  404128:	cmp	w8, w20
  40412c:	b.ge	40414c <strsignal@plt+0x2d0c>  // b.tcont
  404130:	add	x0, x19, x8, lsl #5
  404134:	sub	w8, w20, w8
  404138:	sbfiz	x2, x8, #5, #32
  40413c:	mov	w1, wzr
  404140:	bl	401220 <memset@plt>
  404144:	ldr	w20, [x21, #48]
  404148:	ldr	x1, [x21, #72]
  40414c:	sbfiz	x2, x20, #5, #32
  404150:	mov	x0, x19
  404154:	bl	401130 <memcpy@plt>
  404158:	mov	w0, #0x1                   	// #1
  40415c:	b	404164 <strsignal@plt+0x2d24>
  404160:	mov	w0, wzr
  404164:	ldp	x20, x19, [sp, #64]
  404168:	ldp	x22, x21, [sp, #48]
  40416c:	ldr	x23, [sp, #32]
  404170:	ldp	x29, x30, [sp, #16]
  404174:	add	sp, sp, #0x50
  404178:	ret
  40417c:	sub	sp, sp, #0x40
  404180:	stp	x29, x30, [sp, #16]
  404184:	stp	x20, x19, [sp, #48]
  404188:	ldr	w1, [x0, #24]
  40418c:	mov	x19, x0
  404190:	str	x21, [sp, #32]
  404194:	add	x29, sp, #0x10
  404198:	cmp	w1, #0x1
  40419c:	b.lt	4041b0 <strsignal@plt+0x2d70>  // b.tstop
  4041a0:	ldr	x8, [x19, #128]
  4041a4:	mov	x0, x19
  4041a8:	ldr	x8, [x8, #24]
  4041ac:	blr	x8
  4041b0:	ldr	w1, [x19, #44]
  4041b4:	cmp	w1, #0x1
  4041b8:	b.lt	4041cc <strsignal@plt+0x2d8c>  // b.tstop
  4041bc:	ldr	x8, [x19, #128]
  4041c0:	mov	x0, x19
  4041c4:	ldr	x8, [x8, #24]
  4041c8:	blr	x8
  4041cc:	ldr	x0, [x19, #96]
  4041d0:	cbz	x0, 4041d8 <strsignal@plt+0x2d98>
  4041d4:	bl	4011d0 <fclose@plt>
  4041d8:	ldr	x0, [x19, #104]
  4041dc:	cbz	x0, 4041e4 <strsignal@plt+0x2da4>
  4041e0:	bl	4011d0 <fclose@plt>
  4041e4:	ldr	x0, [x19, #64]
  4041e8:	cbnz	x0, 404294 <strsignal@plt+0x2e54>
  4041ec:	ldr	w9, [x19]
  4041f0:	ldr	w10, [x19, #80]
  4041f4:	ldrsw	x8, [x19, #48]
  4041f8:	and	w9, w9, #0xfffffffe
  4041fc:	str	w9, [x19]
  404200:	cmp	w10, w8
  404204:	b.eq	404294 <strsignal@plt+0x2e54>  // b.none
  404208:	lsl	x1, x8, #2
  40420c:	bl	4032c0 <strsignal@plt+0x1e80>
  404210:	ldrb	w8, [x19]
  404214:	str	x0, [x19, #64]
  404218:	tbz	w8, #0, 404230 <strsignal@plt+0x2df0>
  40421c:	ldrsw	x8, [x19, #48]
  404220:	ldr	x0, [x19, #72]
  404224:	lsl	x1, x8, #5
  404228:	bl	4032c0 <strsignal@plt+0x1e80>
  40422c:	str	x0, [x19, #72]
  404230:	ldr	w20, [x19, #80]
  404234:	ldr	w8, [x19, #48]
  404238:	cmp	w20, w8
  40423c:	b.ge	404290 <strsignal@plt+0x2e50>  // b.tcont
  404240:	sxtw	x20, w20
  404244:	ldr	x8, [x19, #128]
  404248:	ldp	x10, x11, [x19, #56]
  40424c:	ldr	x12, [x19, #72]
  404250:	lsl	x9, x20, #2
  404254:	ldr	x8, [x8, #32]
  404258:	ldr	w1, [x10, x9]
  40425c:	add	x2, x11, x9
  404260:	add	x9, x12, x20, lsl #5
  404264:	cmp	x12, #0x0
  404268:	csel	x3, xzr, x9, eq  // eq = none
  40426c:	add	x5, x29, #0x18
  404270:	sub	x6, x29, #0x4
  404274:	mov	w4, #0x1                   	// #1
  404278:	mov	x0, x19
  40427c:	blr	x8
  404280:	ldrsw	x8, [x19, #48]
  404284:	add	x20, x20, #0x1
  404288:	cmp	x20, x8
  40428c:	b.lt	404244 <strsignal@plt+0x2e04>  // b.tstop
  404290:	str	w20, [x19, #80]
  404294:	ldr	w8, [x19, #40]
  404298:	cbz	w8, 4042a4 <strsignal@plt+0x2e64>
  40429c:	ldr	x0, [x19, #32]
  4042a0:	bl	401210 <free@plt>
  4042a4:	ldr	x0, [x19, #56]
  4042a8:	bl	401210 <free@plt>
  4042ac:	ldr	x0, [x19, #64]
  4042b0:	bl	401210 <free@plt>
  4042b4:	ldr	x0, [x19, #72]
  4042b8:	bl	401210 <free@plt>
  4042bc:	ldr	w8, [x19, #112]
  4042c0:	cmp	w8, #0x1
  4042c4:	b.lt	404300 <strsignal@plt+0x2ec0>  // b.tstop
  4042c8:	ldr	x0, [x19, #120]
  4042cc:	mov	x20, xzr
  4042d0:	lsl	x21, x20, #3
  4042d4:	ldr	x0, [x0, x21]
  4042d8:	bl	4012c0 <remove@plt>
  4042dc:	ldr	x8, [x19, #120]
  4042e0:	ldr	x0, [x8, x21]
  4042e4:	bl	401210 <free@plt>
  4042e8:	ldrsw	x8, [x19, #112]
  4042ec:	ldr	x0, [x19, #120]
  4042f0:	add	x20, x20, #0x1
  4042f4:	cmp	x20, x8
  4042f8:	b.lt	4042d0 <strsignal@plt+0x2e90>  // b.tstop
  4042fc:	bl	401210 <free@plt>
  404300:	ldr	x8, [x19, #128]
  404304:	ldr	x8, [x8, #64]
  404308:	cbz	x8, 404314 <strsignal@plt+0x2ed4>
  40430c:	mov	x0, x19
  404310:	blr	x8
  404314:	mov	x0, x19
  404318:	bl	401210 <free@plt>
  40431c:	ldp	x20, x19, [sp, #48]
  404320:	ldr	x21, [sp, #32]
  404324:	ldp	x29, x30, [sp, #16]
  404328:	add	sp, sp, #0x40
  40432c:	ret
  404330:	stp	x29, x30, [sp, #-32]!
  404334:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  404338:	ldr	x8, [x8, #576]
  40433c:	str	x19, [sp, #16]
  404340:	mov	w19, w0
  404344:	mov	x29, sp
  404348:	cbz	x8, 404350 <strsignal@plt+0x2f10>
  40434c:	blr	x8
  404350:	mov	w0, w19
  404354:	bl	4013d0 <exit@plt>
  404358:	stp	x29, x30, [sp, #-48]!
  40435c:	str	x21, [sp, #16]
  404360:	adrp	x21, 416000 <strsignal@plt+0x14bc0>
  404364:	ldr	x0, [x21, #560]
  404368:	stp	x20, x19, [sp, #32]
  40436c:	mov	x29, sp
  404370:	cbz	x0, 404384 <strsignal@plt+0x2f44>
  404374:	ldp	x20, x19, [sp, #32]
  404378:	ldr	x21, [sp, #16]
  40437c:	ldp	x29, x30, [sp], #48
  404380:	ret
  404384:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  404388:	add	x0, x0, #0xe96
  40438c:	bl	4013c0 <getenv@plt>
  404390:	cbz	x0, 4043a4 <strsignal@plt+0x2f64>
  404394:	mov	w1, #0x7                   	// #7
  404398:	mov	x19, x0
  40439c:	bl	401260 <access@plt>
  4043a0:	cbz	w0, 404448 <strsignal@plt+0x3008>
  4043a4:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4043a8:	add	x0, x0, #0xe9d
  4043ac:	bl	4013c0 <getenv@plt>
  4043b0:	cbz	x0, 4043c4 <strsignal@plt+0x2f84>
  4043b4:	mov	w1, #0x7                   	// #7
  4043b8:	mov	x19, x0
  4043bc:	bl	401260 <access@plt>
  4043c0:	cbz	w0, 404448 <strsignal@plt+0x3008>
  4043c4:	adrp	x0, 404000 <strsignal@plt+0x2bc0>
  4043c8:	add	x0, x0, #0xea1
  4043cc:	bl	4013c0 <getenv@plt>
  4043d0:	cbz	x0, 4043e4 <strsignal@plt+0x2fa4>
  4043d4:	mov	w1, #0x7                   	// #7
  4043d8:	mov	x19, x0
  4043dc:	bl	401260 <access@plt>
  4043e0:	cbz	w0, 404448 <strsignal@plt+0x3008>
  4043e4:	adrp	x19, 404000 <strsignal@plt+0x2bc0>
  4043e8:	add	x19, x19, #0xed1
  4043ec:	mov	w1, #0x7                   	// #7
  4043f0:	mov	x0, x19
  4043f4:	bl	401260 <access@plt>
  4043f8:	cbz	w0, 404448 <strsignal@plt+0x3008>
  4043fc:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  404400:	add	x20, x20, #0xed6
  404404:	mov	w1, #0x7                   	// #7
  404408:	mov	x0, x20
  40440c:	bl	401260 <access@plt>
  404410:	cbz	w0, 404444 <strsignal@plt+0x3004>
  404414:	adrp	x20, 404000 <strsignal@plt+0x2bc0>
  404418:	add	x20, x20, #0xedf
  40441c:	mov	w1, #0x7                   	// #7
  404420:	mov	x0, x20
  404424:	bl	401260 <access@plt>
  404428:	cbz	w0, 404444 <strsignal@plt+0x3004>
  40442c:	mov	w1, #0x7                   	// #7
  404430:	mov	x0, x19
  404434:	bl	401260 <access@plt>
  404438:	cmp	w0, #0x0
  40443c:	csel	x19, x19, xzr, eq  // eq = none
  404440:	b	404448 <strsignal@plt+0x3008>
  404444:	mov	x19, x20
  404448:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  40444c:	add	x8, x8, #0xa44
  404450:	cmp	x19, #0x0
  404454:	csel	x19, x8, x19, eq  // eq = none
  404458:	mov	x0, x19
  40445c:	bl	401190 <strlen@plt>
  404460:	mov	x20, x0
  404464:	add	w0, w20, #0x2
  404468:	bl	40323c <strsignal@plt+0x1dfc>
  40446c:	mov	x1, x19
  404470:	bl	4012a0 <strcpy@plt>
  404474:	mov	w8, #0x2f                  	// #47
  404478:	add	w9, w20, #0x1
  40447c:	strb	w8, [x0, w20, uxtw]
  404480:	strb	wzr, [x0, w9, uxtw]
  404484:	str	x0, [x21, #560]
  404488:	ldp	x20, x19, [sp, #32]
  40448c:	ldr	x21, [sp, #16]
  404490:	ldp	x29, x30, [sp], #48
  404494:	ret
  404498:	stp	x29, x30, [sp, #-80]!
  40449c:	str	x25, [sp, #16]
  4044a0:	stp	x24, x23, [sp, #32]
  4044a4:	stp	x22, x21, [sp, #48]
  4044a8:	stp	x20, x19, [sp, #64]
  4044ac:	mov	x29, sp
  4044b0:	mov	x20, x1
  4044b4:	mov	x21, x0
  4044b8:	bl	404358 <strsignal@plt+0x2f18>
  4044bc:	adrp	x8, 404000 <strsignal@plt+0x2bc0>
  4044c0:	add	x8, x8, #0xea6
  4044c4:	cmp	x21, #0x0
  4044c8:	adrp	x9, 404000 <strsignal@plt+0x2bc0>
  4044cc:	add	x9, x9, #0x87d
  4044d0:	csel	x21, x8, x21, eq  // eq = none
  4044d4:	cmp	x20, #0x0
  4044d8:	mov	x19, x0
  4044dc:	csel	x22, x9, x20, eq  // eq = none
  4044e0:	bl	401190 <strlen@plt>
  4044e4:	mov	x20, x0
  4044e8:	mov	x0, x21
  4044ec:	bl	401190 <strlen@plt>
  4044f0:	mov	x23, x0
  4044f4:	mov	x0, x22
  4044f8:	bl	401190 <strlen@plt>
  4044fc:	sxtw	x25, w20
  404500:	sxtw	x23, w23
  404504:	mov	x24, x0
  404508:	add	x8, x25, x23
  40450c:	add	x8, x8, w24, sxtw
  404510:	add	x0, x8, #0x7
  404514:	bl	40323c <strsignal@plt+0x1dfc>
  404518:	mov	x1, x19
  40451c:	mov	x20, x0
  404520:	bl	4012a0 <strcpy@plt>
  404524:	add	x0, x20, x25
  404528:	mov	x1, x21
  40452c:	bl	4012a0 <strcpy@plt>
  404530:	add	x8, x0, x23
  404534:	mov	w9, #0x5858                	// #22616
  404538:	mov	w10, #0x5858                	// #22616
  40453c:	movk	w9, #0x58, lsl #16
  404540:	movk	w10, #0x5858, lsl #16
  404544:	add	x0, x8, #0x6
  404548:	mov	x1, x22
  40454c:	stur	w9, [x8, #3]
  404550:	str	w10, [x8]
  404554:	bl	4012a0 <strcpy@plt>
  404558:	mov	x0, x20
  40455c:	mov	w1, w24
  404560:	bl	401290 <mkstemps@plt>
  404564:	cmn	w0, #0x1
  404568:	b.eq	404590 <strsignal@plt+0x3150>  // b.none
  40456c:	bl	401350 <close@plt>
  404570:	cbnz	w0, 4045bc <strsignal@plt+0x317c>
  404574:	mov	x0, x20
  404578:	ldp	x20, x19, [sp, #64]
  40457c:	ldp	x22, x21, [sp, #48]
  404580:	ldp	x24, x23, [sp, #32]
  404584:	ldr	x25, [sp, #16]
  404588:	ldp	x29, x30, [sp], #80
  40458c:	ret
  404590:	adrp	x8, 416000 <strsignal@plt+0x14bc0>
  404594:	ldr	x20, [x8, #432]
  404598:	bl	401330 <__errno_location@plt>
  40459c:	ldr	w0, [x0]
  4045a0:	bl	401280 <strerror@plt>
  4045a4:	adrp	x1, 404000 <strsignal@plt+0x2bc0>
  4045a8:	mov	x3, x0
  4045ac:	add	x1, x1, #0xea9
  4045b0:	mov	x0, x20
  4045b4:	mov	x2, x19
  4045b8:	bl	4011a0 <fprintf@plt>
  4045bc:	bl	4013b0 <abort@plt>
  4045c0:	mov	x1, x0
  4045c4:	mov	x0, xzr
  4045c8:	b	404498 <strsignal@plt+0x3058>
  4045cc:	nop
  4045d0:	stp	x29, x30, [sp, #-64]!
  4045d4:	mov	x29, sp
  4045d8:	stp	x19, x20, [sp, #16]
  4045dc:	adrp	x20, 415000 <strsignal@plt+0x13bc0>
  4045e0:	add	x20, x20, #0xdc0
  4045e4:	stp	x21, x22, [sp, #32]
  4045e8:	adrp	x21, 415000 <strsignal@plt+0x13bc0>
  4045ec:	add	x21, x21, #0xdb8
  4045f0:	sub	x20, x20, x21
  4045f4:	mov	w22, w0
  4045f8:	stp	x23, x24, [sp, #48]
  4045fc:	mov	x23, x1
  404600:	mov	x24, x2
  404604:	bl	4010f8 <memcpy@plt-0x38>
  404608:	cmp	xzr, x20, asr #3
  40460c:	b.eq	404638 <strsignal@plt+0x31f8>  // b.none
  404610:	asr	x20, x20, #3
  404614:	mov	x19, #0x0                   	// #0
  404618:	ldr	x3, [x21, x19, lsl #3]
  40461c:	mov	x2, x24
  404620:	add	x19, x19, #0x1
  404624:	mov	x1, x23
  404628:	mov	w0, w22
  40462c:	blr	x3
  404630:	cmp	x20, x19
  404634:	b.ne	404618 <strsignal@plt+0x31d8>  // b.any
  404638:	ldp	x19, x20, [sp, #16]
  40463c:	ldp	x21, x22, [sp, #32]
  404640:	ldp	x23, x24, [sp, #48]
  404644:	ldp	x29, x30, [sp], #64
  404648:	ret
  40464c:	nop
  404650:	ret

Disassembly of section .fini:

0000000000404654 <.fini>:
  404654:	stp	x29, x30, [sp, #-16]!
  404658:	mov	x29, sp
  40465c:	ldp	x29, x30, [sp], #16
  404660:	ret
