set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/betulcagril/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/betulcagril/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/semi_cpu"
set ::env(DESIGN_NAME) "semi_cpu"
set ::env(VERILOG_FILES) "/openlane/designs/semi_cpu/src/register_file.v /openlane/designs/semi_cpu/src/instruction_decoder.v /openlane/designs/semi_cpu/src/seven_segment_display.v /openlane/designs/semi_cpu/src/program_counter.v /openlane/designs/semi_cpu/src/semi_cpu.v /openlane/designs/semi_cpu/src/alu.v /openlane/designs/semi_cpu/src/instruction_memory.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
