/dts-v1/;

#include "linux_autoconf.h"

#include "../../boot_rsvdmem.dtsi"
#include "../../bcm_thermal.dtsi"

/ {
	/* arch */
	#define MODEL "Broadcom BCM96878"
	#define COMPATIBLE "brcm,bcm96878"
	#define PMU_CORE0_SPI			9
	#define PMU_CORE1_SPI			10
	#include "../../ip/bcm_cortexA7_dual.dtsi"

	#define PERIPH_CLK		200000000
	#define HS_SPI_PLL_CLK	200000000
	#include "../../ip/bcm_clocks.dtsi"

	/* memory reservations */
	#include "../../bcm_rsvdmem.dtsi"

	/* memc */
	memory_controller {
		#define BP_DDR_SUPPORT_2L_PCB	   1
		#define MEMC_REG_NAMES	"memc-int-clear-reg", \
					"memc-int-mask-clear-reg", \
					"phyctl_idle_pad_ctl",  \
					"phyctl_idle_pad_en0",  \
					"phyctl_idle_pad_en1",  \
					"phybl0_idle_pad_ctl",  \
					"phybl1_idle_pad_ctl",  \
					"phybl0_clock_idle",    \
					"phybl1_clock_idle",    \
					"auto_self_refresh",    \
					"glb_gcfg"

		#define MEMC_REG	<0x80180E08 4>, \
					<0x80180E14 4>, \
					<0x801A002C 4>, \
					<0x801A0030 4>, \
					<0x801A0030 4>, \
					<0x801A04AC 4>, \
					<0x801A06AC 4>, \
					<0x801A04D4 4>, \
					<0x801A06D4 4>, \
					<0x8018025C 4>, \
					<0x80180004 4>

		#define MEMC_CPU_INT_LINE		18

		#include "../../ip/memc.dtsi"
	};

	aliases {
        serial0 = &uart0;
		spi1 = &hsspi; /* 0 = legacy, 1 = high speed */
		hs_serial0 = &hs_uart0;
		spinand0 = &spinand;
		nand0 = &nand;	    
	};

	chosen {
	   stdout-path = "serial0:115200n8";
	   /* increase coherent_pool size */
	   bootargs = "coherent_pool=2M cpuidle_sysfs_switch pci=pcie_bus_safe console=ttyAMA0,115200 earlyprintk  rootwait pci=pcie_bus_safe rng_core.default_quality=1024";
	};

	/* wan type auto detect */
	wantype_detect {
		#define GPON_GENERAL_CONFIG_ADDR		0x82db1000
		#define GPON_GENERAL_CONFIG_SIZE		0x10
		#define EPON_TOP_ADDR				0x82dac000
		#define EPON_TOP_SIZE				0x1C
		#define EPON_LIF_ADDR				0x82dad800
		#define EPON_LIF_SIZE				0x110
		#include "../../ip/bcm_wantype_detect.dtsi"
	};

	misc_io {
		compatible = "brcm,misc-io";
		misc-periph-chip-id-rev = <0xff800000 0x4>;
		misc-periph-chip-id-mask = <0xfffff000>;
		misc-periph-chip-id-shift = <12>;
		misc-periph-chip-rev-mask = <0xfff>;
	};

	/* PMC */
	pmc: pmc {
		#define PMC_REG_OFFSET              0xffb20060
		#define PMC_REG_SIZE                0x1e0
		#include "../../ip/bcm_pmc_lite.dtsi"
	};

	/* UBUS */
	ubus: ubus {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		ubus_sys: ubus_sys {
			#address-cells = <1>;
			#size-cells = <1>;
			#define UBUS_SYSTOP_OFFSET         0x83000000
			#define UBUS_SYSTOP_SIZE           0x80
			#define UBUS_REGISTRATION_OFFSET   0x83000200
			#define UBUS_REGISTRATION_SIZE     0x80
			#define UBUS_MODULE_XRDP           0x0
			#include "../../ip/bcm_ubus4.dtsi"
			ubus_mst_sys: ubus_mst {
				reg-names = "BIU", "PER", "USB", "WIFI0",
					"PCIE0", "QM", "DMA0", "RQ0";
				reg = <0x83020000 0x1000>,
					<0x83058000 0x1000>,
					<0x83038000 0x1000>,
					<0x83050000 0x1000>,
					<0x8300C000 0x1000>,
					<0x830AC000 0x1000>,
					<0x83064000 0x1000>,
					<0x83080000 0x1000>;
			};
		};

		ubus_dcm_sys: ubus_dcm_sys {
			#define UBUS_DCM_CLK_OFFSET  0x83000080
			#define UBUS_DCM_CLK_SIZE    0x80
			#define UBUS_MODULE_XRDP     0x0
			#include "../../ip/bcm_ubus4_dcm.dtsi"
		};
	};

	periph {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0xff800000 0x100000>;

		/* boot state */
		boot_state: boot_state {
			#define RESET_REASON_OFFSET  0x2628
			#define RESET_REASON_SIZE    0x4
			#define RESET_STATUS_OFFSET  0x5a03c
			#define RESET_STATUS_SIZE    0x4
			#include "../../ip/bcm_boot_state_v2.dtsi"
		};
	
		strap: strap {
			#define STRAP_REG_OFFSET            0x2600
			#define STRAP_REG_SIZE              0x4
			#include "../../ip/bcm_strap.dtsi"
			boot-select-0=<5 1>;
			boot-select-1=<6 1>;
			boot-select-2=<7 1>;
			boot-select-3=<8 1>;
			boot-select-4=<9 1>;
			boot-select-5=<10 1>;
			bootrom-boot=<11 0>;
		};

		dying_gasp: dying_gasp {
			#define DG_PERIPH_REG_OFFSET	0x5A024
			#define DG_PERIPH_REG_SIZE	0x4
			#define DG_UART_DR_OFFSET	0x12000
			#define DG_UART_DR_SIZE		0x4
			#include "../../ip/bcm_dgasp_periph.dtsi"
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
		};

		otp: otp {
			#define OTP_REG_OFFSET            0x2800 
			#define OTP_REG_SIZE              0x78
			#include "../../ip/bcm_otp.dtsi"
		};

		nand: nand {
			pinctrl-0 = <&data_pins &nand_ctrl_pins>;
			pinctrl-names = "default";
			#define NAND_CTRL_OFFSET		0x1800
			#define NAND_CTRL_SIZE			0x400
			#define NAND_INTR_OFFSET		0x2000
			#define NAND_INTR_SIZE			0x10
			#define NAND_CACHE_OFFSET		0x1C00
			#define NAND_CACHE_SIZE			0x200
			#include "../../ip/bcm_nand7_1.dtsi"
		};

		hs_uart0: hs_serial0 {
			#define UART_OFFSET			0x10400
			#define UART_SIZE			0x1E0
			#define UART_SPI 			93
			#include "../../ip/bcm_hs_uart.dtsi"
		};

		/* UART */
		uart0: serial0 {
			#define UART_OFFSET			0x12000
			#define UART_SIZE			0x1000
			#define UART_SPI			92
			#define UART_CLK_LABEL			refclk50mhz
			#define UART_CLK			50000000
			#include "../../ip/bcm_arm_uart.dtsi"
		};
		
		rng: rng {
			#define RNG200_OFFSET			0xb80
			#define RNG200_SIZE			0x28
			#include "../../ip/bcm_rng200.dtsi"
		};

		/* i2c */
		i2c0: i2c0 {
			#define I2C_OFFSET			0x2100
			#define I2C_SIZE			0x60
			#include "../../ip/bcm_i2c_bus.dtsi"
		};

		/* watchdog */
		wdt: watchdog {
			#define WATCHDOG_OFFSET			0x480
			#define WATCHDOG_SIZE			0x10
			#define WATCHDOG_TIMEOUT		80
			#include "../../ip/bcm_wdt.dtsi"
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
		};

		/* periph timers */
		timers: timers {
			#define TIMERS_OFFSET		0x400
			#define TIMERS__SIZE		0x48
			#define TIMER0_SPI			11
			#define TIMER1_SPI			12
			#define TIMER2_SPI			13
			#define TIMER3_SPI			14
			#include "../../ip/bcm_timer.dtsi"
		};

		/* watchdog reboot */
		wdt-reboot {
			compatible = "wdt-reboot";
			wdt = <&wdt>;
		};
		
		pincontroller: pinctrl {
			#define PINCTRL_OFFSET       0x554
			#define PINCTRL_SIZE         0xc
			#define PINCTRL_NUM_PINS     71 
			#define PINCTRL_NUM_FUNC     8
			#define PINCTRL_GPIO_FUNC    4
			#include "../../ip/bcm_bca_pinctrl.dtsi"
			#include "6878_pinctrl.dtsi"
		};

		/* gpio */
		gpioc: gpioc {
			#define GPIO_DIR_OFFSET      0x500
			#define GPIO_DIR_SIZE        0x20
			#define GPIO_DATA_OFFSET     0x520
			#define GPIO_DATA_SIZE       0x20
			#define NUM_OF_GPIOS         71 
			#include "../../ip/bcm_bca_gpio.dtsi"
		};

		/* external interrups */
		bca_extintr: bca_extintr0 {
			#define EXTINTR_OFFSET       0x4
			#define EXTINTR_SIZE         0x48
			#define MAX_EXT_INTR         8
			#include "../../ip/bcm_bca_extintr.dtsi"
			external_interrupts = <177 178 179 180 181 182 183 184>;
		};

		/* Led Controller */
		led_ctrl: led_ctrl {
			#define LED_GLBL_CTRL_OFFSET     0x700
			#define LED_GLBL_CTRL_SIZE       0x4 
			#define LED_HW_EN_OFFSET         0x708
			#define LED_HW_EN_SIZE           0x4
			#define LED_SER_SHIFT_OFFSET     0x70c
			#define LED_SER_SHIFT_SIZE       0x4
			#define LED_FLASH_RATE_OFFSET    0x710
			#define LED_FLASH_RATE_SIZE      0x10
			#define LED_BRIGHTNESS_OFFSET    0x720
			#define LED_BRIGHTNESS_SIZE      0x10
			#define LED_POWER_LED_CFG_OFFSET 0x730
			#define LED_POWER_LED_CFG_SIZE   0x4
			#define LED_POWER_LUT_OFFSET     0x734
			#define LED_POWER_LUT_SIZE       0x80
			#define LED_HW_POLARITY_OFFSET   0x7b4
			#define LED_HW_POLARITY_SIZE     0x4
			#define LED_SW_DATA_OFFSET       0x7b8
			#define LED_SW_DATA_SIZE         0x4
			#define LED_SW_POLARITY_OFFSET   0x7bc
			#define LED_SW_POLARITY_SIZE     0x4
			#define LED_PAR_POLARITY_OFFSET  0x7c0
			#define LED_PAR_POLARITY_SIZE    0x4
			#define LED_SER_POLARITY_OFFSET  0x7c4
			#define LED_SER_POLARITY_SIZE    0x4
			#define LED_MASK_OFFSET          0x704
			#define LED_MASK_SIZE            0x4
			#define MAX_SUPPORTED_LEDS       32

			hw-polarity-quirk = <0xc0000000>;
			status = "okay";
			#include "../../ip/bcm_led_ctrl.dtsi"
			#include "6878_leds.dtsi"
		};

		/* HS SPI */
		hsspi: spi {
			pinctrl-0 = <&spim_group_pins>;
			pinctrl-names = "default";			
			#define HS_SPI_OFFSET			0x1000
			#define HS_SPI_SIZE			0x600
			#define HS_SPI_MAX_FREQ			50000000
			#include "../../ip/bcm_hsspi.dtsi"

			spinand: spi-nand@0 {
				pinctrl-0 = <&spim_ss0_b_pin_59>;
				pinctrl-names = "default";
				#define SPINAND_MAX_FREQ	50000000
				#include "../../ip/bcm_spinand.dtsi"
			};

			voice7 {
				pinctrl-0 = <&pcm_sdin_pin_0 &pcm_sdout_pin_1 &pcm_clk_pin_2 &pcm_fs_pin_3>;
				pinctrl-names = "default";
				compatible = "bcm-spi-voice";
				reg = <7>; /* chip select 7 */
				spi-index = <7>;/* ZSI/ISI header position index */
				spi-max-frequency = <1024000>;
			};
		};

		bcm63xx-apm-pcm {
			compatible = "brcm,bcm63xx-apm-pcm";
			reg = <0x60000 0x1c60>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
		};		
    };

    legacy_leds: legacy_leds {
        compatible = "brcm,legacy-led";
    };

    xrdpled {
		compatible = "brcm,xrdp-led";
        reg = <0x82d98200 0x80>;
    };

    unimac {
		compatible = "brcm,unimac";
        reg = <0x82da0000 0x5000>,
              <0x82da8000 0x1400>,
              <0x82daa000 0x1400>;
        conf_offset = <0x1000>;
        mib_offset = <0x400>;
        top_offset = <0x400>;
    };

    egphy {
		compatible = "brcm,egphy";
        reg = <0x82db2204 0x0c>;
    };

    mdio1 {
		compatible = "brcm,mdio1";
        reg = <0xff802060 0x10>;
    };

	rgmii: rgmii {
        compatible = "brcm,rgmii1";
        reg = <0x82d98300 0x44>,
              <0xff800500 0x78>,
              <0xff85a004 0x04>;
        status = "disabled";
	};

    mdio: mdio {
        compatible = "simple-bus";
        bus-type = "MDIO_V1";

        #address-cells = <1>;
        #size-cells = <0>;

        phy1:1 {
                compatible = "brcm,bcaphy";
                phy-type = "EGPHY";
                reg = <1>;
                status = "disabled";
        };

        phy2:2 {
                compatible = "brcm,bcaphy";
                phy-type = "EGPHY";
                reg = <2>;
                status = "disabled";
        };

        phy3:3 {
                compatible = "brcm,bcaphy";
                phy-type = "EGPHY";
                reg = <3>;
                status = "disabled";
        };

        phy4:4 {
                compatible = "brcm,bcaphy";
                phy-type = "EGPHY";
                reg = <4>;
                status = "disabled";
        };

        phy_rgmii:rgmii {
                compatible = "brcm,bcaphy";
                phy-type = "EXT1";
                status = "disabled";
        };
    };

    wan_serdes_bus {
        compatible = "simple-bus";

        #address-cells = <1>;
        #size-cells = <0>;

        phy_wan_serdes: phy_wan_serdes {
            compatible = "brcm,bcaphy";
            phy-type = "PON";
            reg = <0>;
            status = "disabled";
        };
    };

    switch0: switch {
        compatible = "brcm,enet";
        label = "bcmsw";
        sw-type = "RUNNER_SW";

        ports {
                #address-cells = <1>;
                #size-cells = <0>;

                port_gphy0 {
                        reg = <0>;
                        mac-type = "UNIMAC";
                        phy-handle = <&phy1>;
                        phy-mode = "gmii";
                        gmii-direct;
                        status = "disabled";
                };

                port_gphy1 {
                        reg = <1>;
                        mac-type = "UNIMAC";
                        phy-handle = <&phy2>;
                        phy-mode = "gmii";
                        gmii-direct;
                        status = "disabled";
                };

                port_gphy2 {
                        reg = <2>;
                        mac-type = "UNIMAC";
                        phy-handle = <&phy3>;
                        phy-mode = "gmii";
                        gmii-direct;
                        status = "disabled";
                };

                port_gphy3 {
                        reg = <3>;
                        mac-type = "UNIMAC";
                        phy-handle = <&phy4>;
                        phy-mode = "gmii";
                        gmii-direct;
                        status = "disabled";
                };

                port_rgmii {
                        reg = <4>;
                        mac-type = "UNIMAC";
                        phy-handle = <&phy_rgmii>;
                        phy-mode = "rgmii";
                        gmii-direct;
                        status = "disabled";
                };

                port_wan {
                        reg = <5>;
                        phy-handle = <&phy_wan_serdes>;
                        phy-mode = "serdes";
                        detect;
                        is-wan;
                        is-wanconf-mux-ae;
                        is-wanconf-mux-pon;
                        status = "disabled";
                };
        };
    };

    gpon_drv {
        compatible = "brcm,gpon-drv";
        reg = <0x82db0000 0x2000>;
        interrupts = <GIC_SPI 99  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_GPON_RX */
                     <GIC_SPI 98  IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_WAN_GPON_TX */
        interrupt-names = "gpon_rx", "gpon_tx";
    };
    wan_serdes {
        compatible = "brcm,pon-drv";
        status = "disabled";
        reg = <0x82db2000 0x0100>;
    };
    epon_drv {
        compatible = "brcm,epon-drv";
        reg = <0x82dac000 0x4000>;
    };
	rdpa_drv {
        compatible = "brcm,rdpa";
        reg = <0x82000000 0x1000000>;
        interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_FPM */
                     <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_0 */
                     <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_1 */
                     <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_2 */
                     <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_3 */
                     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_4 */
                     <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_5 */
                     <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_6 */
                     <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_7 */
                     <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_8 */
                     <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_9 */
                     <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_10 */
                     <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_11 */
                     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_12 */
                     <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_13 */
                     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_14 */
                     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_15 */
                     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_16 */
                     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_17 */
                     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_18 */
                     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_19 */
                     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_20 */
                     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_21 */
                     <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_22 */
                     <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_23 */
                     <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_24 */
                     <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_25 */
                     <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_26 */
                     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_27 */
                     <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_28 */
                     <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_29 */
                     <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_30 */
                     <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_XRDP_QUEUE_31 */
        interrupt-names = "fpm", "queue0", "queue1", "queue2", "queue3", "queue4", "queue5",
                          "queue6", "queue7", "queue8", "queue9", "queue10", "queue11", 
                          "queue12", "queue13", "queue14", "queue15", "queue16", "queue17",
                          "queue18", "queue19", "queue20", "queue21", "queue22", "queue23",
                          "queue24", "queue25", "queue26", "queue27", "queue28", "queue29",
                          "queue30", "queue31";
	};
};
&uart0 {
	status = "okay";
};


&CA7_0 {
	cpu-release-addr = <0xFF800568>;
};

&CA7_1 {
	cpu-release-addr = <0xFF800568>;
};
