

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Mon Jul 23 19:28:51 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.43|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [6 x i16]* %m_V, i64 0, i64 0" [pwm.cpp:54]
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [6 x i16]* %m_V, i64 0, i64 1" [pwm.cpp:54]
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 15 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [6 x i16]* %m_V, i64 0, i64 2" [pwm.cpp:54]
ST_3 : Operation 17 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 4> : 2.43ns
ST_4 : Operation 18 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [6 x i16]* %m_V, i64 0, i64 3" [pwm.cpp:54]
ST_4 : Operation 20 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%t_V = load i16* @accumulator_V, align 2" [pwm.cpp:60]
ST_4 : Operation 22 [1/1] (2.42ns)   --->   "%tmp_4 = icmp ugt i16 %t_V, %m_V_load" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (2.42ns)   --->   "%tmp_4_1 = icmp ugt i16 %t_V, %m_V_load_1" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.43ns
ST_5 : Operation 24 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [6 x i16]* %m_V, i64 0, i64 4" [pwm.cpp:54]
ST_5 : Operation 26 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 27 [1/1] (2.42ns)   --->   "%tmp_4_2 = icmp ugt i16 %t_V, %m_V_load_2" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.43ns
ST_6 : Operation 28 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [6 x i16]* %m_V, i64 0, i64 5" [pwm.cpp:54]
ST_6 : Operation 30 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 31 [1/1] (2.42ns)   --->   "%tmp_4_3 = icmp ugt i16 %t_V, %m_V_load_3" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 2.43ns
ST_7 : Operation 32 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:54]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 33 [1/1] (2.42ns)   --->   "%tmp_4_4 = icmp ugt i16 %t_V, %m_V_load_4" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.43ns
ST_8 : Operation 34 [1/1] (2.42ns)   --->   "%tmp_4_5 = icmp ugt i16 %t_V, %m_V_load_5" [pwm.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [1/1] (2.42ns)   --->   "%tmp_2 = icmp eq i16 %t_V, 0" [pwm.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %t_V, 1" [pwm.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %tmp_s, i16* @accumulator_V, align 2" [pwm.cpp:66]

 <State 9> : 1.37ns
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %m_V), !map !64"
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_V), !map !70"
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %m_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %out_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:44]
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:45]
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%out_p_V_load = load i6* @out_p_V, align 1" [pwm.cpp:60]
ST_9 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp1_demorgan = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_4_1, i1 %tmp_4)" [pwm.cpp:60]
ST_9 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp1_demorgan_cast = zext i2 %tmp1_demorgan to i6" [pwm.cpp:60]
ST_9 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp1 = xor i6 %tmp1_demorgan_cast, -1" [pwm.cpp:60]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp = and i6 %out_p_V_load, %tmp1" [pwm.cpp:60]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp2_demorgan = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2(i1 %tmp_4_5, i1 %tmp_4_4, i1 %tmp_4_3, i1 %tmp_4_2, i2 0)" [pwm.cpp:60]
ST_9 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp2 = xor i6 %tmp2_demorgan, -1" [pwm.cpp:60]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_tmp_9_5)   --->   "%tmp_9_5 = and i6 %tmp, %tmp2" [pwm.cpp:60]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_tmp_9_5 = select i1 %tmp_2, i6 -1, i6 %tmp_9_5" [pwm.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "store i6 %p_tmp_9_5, i6* @out_p_V, align 1" [pwm.cpp:60]
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %out_V, i6 %p_tmp_9_5)" [pwm.cpp:68]
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [pwm.cpp:74]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accumulator_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_p_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_V_addr           (getelementptr ) [ 0010000000]
m_V_load           (load          ) [ 0001100000]
m_V_addr_1         (getelementptr ) [ 0001000000]
m_V_load_1         (load          ) [ 0000100000]
m_V_addr_2         (getelementptr ) [ 0000100000]
m_V_load_2         (load          ) [ 0000010000]
m_V_addr_3         (getelementptr ) [ 0000010000]
t_V                (load          ) [ 0000011110]
tmp_4              (icmp          ) [ 0000011111]
tmp_4_1            (icmp          ) [ 0000011111]
m_V_load_3         (load          ) [ 0000001000]
m_V_addr_4         (getelementptr ) [ 0000001000]
tmp_4_2            (icmp          ) [ 0000001111]
m_V_load_4         (load          ) [ 0000000100]
m_V_addr_5         (getelementptr ) [ 0000000100]
tmp_4_3            (icmp          ) [ 0000000111]
m_V_load_5         (load          ) [ 0000000010]
tmp_4_4            (icmp          ) [ 0000000011]
tmp_4_5            (icmp          ) [ 0000000001]
tmp_2              (icmp          ) [ 0000000001]
tmp_s              (add           ) [ 0000000000]
StgValue_37        (store         ) [ 0000000000]
StgValue_38        (specbitsmap   ) [ 0000000000]
StgValue_39        (specbitsmap   ) [ 0000000000]
StgValue_40        (spectopmodule ) [ 0000000000]
empty              (specmemcore   ) [ 0000000000]
StgValue_42        (specinterface ) [ 0000000000]
StgValue_43        (specinterface ) [ 0000000000]
StgValue_44        (specinterface ) [ 0000000000]
out_p_V_load       (load          ) [ 0000000000]
tmp1_demorgan      (bitconcatenate) [ 0000000000]
tmp1_demorgan_cast (zext          ) [ 0000000000]
tmp1               (xor           ) [ 0000000000]
tmp                (and           ) [ 0000000000]
tmp2_demorgan      (bitconcatenate) [ 0000000000]
tmp2               (xor           ) [ 0000000000]
tmp_9_5            (and           ) [ 0000000000]
p_tmp_9_5          (select        ) [ 0000000000]
StgValue_54        (store         ) [ 0000000000]
StgValue_55        (write         ) [ 0000000000]
StgValue_56        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accumulator_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulator_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_p_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_p_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="StgValue_55_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/9 "/>
</bind>
</comp>

<comp id="65" class="1004" name="m_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="1" slack="0"/>
<pin id="69" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/1 m_V_load_1/2 m_V_load_2/3 m_V_load_3/4 m_V_load_4/5 m_V_load_5/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m_V_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="m_V_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="m_V_addr_3_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="m_V_addr_4_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="m_V_addr_5_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load m_V_load_2 m_V_load_3 m_V_load_4 m_V_load_5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="1"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 tmp_4_2/5 tmp_4_3/6 tmp_4_4/7 tmp_4_5/8 "/>
</bind>
</comp>

<comp id="132" class="1004" name="t_V_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_4_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="1"/>
<pin id="140" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="4"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="4"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_37_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_p_V_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_p_V_load/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp1_demorgan_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="5"/>
<pin id="165" dir="0" index="2" bw="1" slack="5"/>
<pin id="166" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1_demorgan/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp1_demorgan_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_demorgan_cast/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp2_demorgan_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="2"/>
<pin id="188" dir="0" index="3" bw="1" slack="3"/>
<pin id="189" dir="0" index="4" bw="1" slack="4"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2_demorgan/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_9_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9_5/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_tmp_9_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_9_5/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_54_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/9 "/>
</bind>
</comp>

<comp id="220" class="1005" name="m_V_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="m_V_addr_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="m_V_load_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="m_V_addr_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="m_V_addr_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="1"/>
<pin id="242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="t_V_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_4_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="5"/>
<pin id="254" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_4_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="5"/>
<pin id="259" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="m_V_addr_4_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_4_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="4"/>
<pin id="269" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="m_V_addr_5_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_4_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="3"/>
<pin id="279" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_4_4_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="2"/>
<pin id="284" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_4_5_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_5 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="56" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="86"><net_src comp="78" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="126"><net_src comp="73" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="162" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="158" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="198"><net_src comp="184" pin="6"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="178" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="65" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="228"><net_src comp="78" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="233"><net_src comp="73" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="238"><net_src comp="87" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="243"><net_src comp="96" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="248"><net_src comp="132" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="255"><net_src comp="127" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="260"><net_src comp="137" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="265"><net_src comp="105" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="270"><net_src comp="127" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="275"><net_src comp="114" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="280"><net_src comp="127" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="285"><net_src comp="127" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="290"><net_src comp="127" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="295"><net_src comp="142" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {9 }
	Port: accumulator_V | {8 }
	Port: out_p_V | {9 }
 - Input state : 
	Port: pwm : m_V | {1 2 3 4 5 6 7 }
	Port: pwm : accumulator_V | {4 }
	Port: pwm : out_p_V | {9 }
  - Chain level:
	State 1
		m_V_load : 1
	State 2
		m_V_load_1 : 1
	State 3
		m_V_load_2 : 1
	State 4
		m_V_load_3 : 1
		tmp_4 : 1
		tmp_4_1 : 1
	State 5
		m_V_load_4 : 1
	State 6
		m_V_load_5 : 1
	State 7
	State 8
		StgValue_37 : 1
	State 9
		tmp1_demorgan_cast : 1
		tmp1 : 2
		tmp : 2
		tmp2 : 1
		tmp_9_5 : 2
		p_tmp_9_5 : 2
		StgValue_54 : 3
		StgValue_55 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_127        |    0    |    13   |
|   icmp   |       tmp_4_1_fu_137      |    0    |    13   |
|          |        tmp_2_fu_142       |    0    |    13   |
|----------|---------------------------|---------|---------|
|    and   |         tmp_fu_178        |    0    |    13   |
|          |       tmp_9_5_fu_200      |    0    |    13   |
|----------|---------------------------|---------|---------|
|    add   |        tmp_s_fu_147       |    0    |    23   |
|----------|---------------------------|---------|---------|
|    xor   |        tmp1_fu_172        |    0    |    8    |
|          |        tmp2_fu_194        |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |      p_tmp_9_5_fu_206     |    0    |    6    |
|----------|---------------------------|---------|---------|
|   write  |  StgValue_55_write_fu_58  |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|    tmp1_demorgan_fu_162   |    0    |    0    |
|          |    tmp2_demorgan_fu_184   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   | tmp1_demorgan_cast_fu_168 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   115   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|m_V_addr_1_reg_225|    3   |
|m_V_addr_2_reg_235|    3   |
|m_V_addr_3_reg_240|    3   |
|m_V_addr_4_reg_262|    3   |
|m_V_addr_5_reg_272|    3   |
| m_V_addr_reg_220 |    3   |
|m_V_load_1_reg_230|   16   |
|      reg_123     |   16   |
|    t_V_reg_245   |   16   |
|   tmp_2_reg_292  |    1   |
|  tmp_4_1_reg_257 |    1   |
|  tmp_4_2_reg_267 |    1   |
|  tmp_4_3_reg_277 |    1   |
|  tmp_4_4_reg_282 |    1   |
|  tmp_4_5_reg_287 |    1   |
|   tmp_4_reg_252  |    1   |
+------------------+--------+
|       Total      |   73   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |  12  |   3  |   36   ||    53   |
|    grp_fu_127    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  3.8692 ||    62   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   62   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   73   |   177  |
+-----------+--------+--------+--------+
