
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047238                       # Number of seconds simulated
sim_ticks                                 47237521500                       # Number of ticks simulated
final_tick                                47237521500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  57540                       # Simulator instruction rate (inst/s)
host_op_rate                                   105775                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21132611                       # Simulator tick rate (ticks/s)
host_mem_usage                                 712180                       # Number of bytes of host memory used
host_seconds                                  2235.29                       # Real time elapsed on the host
sim_insts                                   128618470                       # Number of instructions simulated
sim_ops                                     236437400                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           71104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             258496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       187392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        187392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             2928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4039                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3967016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1505244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5472260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3967016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3967016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3967016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1505244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5472260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 258496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  258496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   47237433000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.181443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.352520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.746632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          419     43.20%     43.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          242     24.95%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87      8.97%     77.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      5.15%     82.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      3.40%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      2.16%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.96%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.34%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           86      8.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          970                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    137508500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               213239750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   20195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34045.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52795.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         5.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   11695328.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3063060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1605285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15093960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         198528720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63479190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11592480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       462062520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       283148160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      10922056725                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11960726010                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            253.203923                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          47067879500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     22937500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      84490000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  45317252750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    737359000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      62162250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1013320000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3934140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2075865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13744500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         167182080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             53692860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              9740160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       402500370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       228261120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      10986257460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11867388555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            251.228005                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          47094113500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     19123000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      71134000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  45617301000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    594423250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      52834750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    882705500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                39248472                       # Number of BP lookups
system.cpu.branchPred.condPredicted          39248472                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3074554                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32439501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1525515                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             307206                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        32439501                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           12429285                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         20010216                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2131402                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         94475044                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           28346615                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      212878761                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    39248472                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13954800                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      62741001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6180425                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  514                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3225                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  25023094                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                752565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           94181696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.096766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.580960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34185066     36.30%     36.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2811035      2.98%     39.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4058826      4.31%     43.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2124042      2.26%     45.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3655498      3.88%     49.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4173561      4.43%     54.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4702457      4.99%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2934685      3.12%     62.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 35536526     37.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             94181696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.415437                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.253280                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24237634                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12654362                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  50071289                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4128199                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3090212                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              367385334                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3090212                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26890469                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10215802                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2232                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  51203113                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2779868                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              352741602                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                513601                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1027885                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  83278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 447025                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           403239878                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             847895493                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        426448599                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          82985066                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             274731106                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                128508772                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 92                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9398092                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             40420162                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22327166                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5018034                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4197577                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  322852611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1411                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 296854674                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1270659                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        86416622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    117321656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      94181696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.151936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.640442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24939963     26.48%     26.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8923074      9.47%     35.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9260664      9.83%     45.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8446240      8.97%     54.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9564695     10.16%     64.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9880818     10.49%     75.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            10718632     11.38%     86.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7483990      7.95%     94.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4963620      5.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        94181696                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3875893     79.73%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                380202      7.82%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 407252      8.38%     95.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                158749      3.27%     99.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             16544      0.34%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            22532      0.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           2239162      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             197038843     66.38%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1655174      0.56%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1314      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            38379489     12.93%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23353115      7.87%     88.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13301303      4.48%     92.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        14517762      4.89%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6368512      2.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              296854674                       # Type of FU issued
system.cpu.iq.rate                           3.142149                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4861172                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          561681810                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         328620474                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    220380033                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           132341065                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           80667506                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     63825112                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              233120392                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                66356292                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2422312                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     11781825                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        40301                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        17777                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6920108                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       401167                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3090212                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9782443                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6270                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           322854022                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            200258                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              40420162                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             22327166                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                517                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     67                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6179                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          17777                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         742939                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      3278952                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              4021891                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             288044904                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36092824                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8809770                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     54812512                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26896498                       # Number of branches executed
system.cpu.iew.exec_stores                   18719688                       # Number of stores executed
system.cpu.iew.exec_rate                     3.048899                       # Inst execution rate
system.cpu.iew.wb_sent                      285674642                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     284205145                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 194227668                       # num instructions producing a value
system.cpu.iew.wb_consumers                 312979281                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.008256                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620577                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        86416729                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3074889                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     81311903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.907783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.091136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     26596958     32.71%     32.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12389118     15.24%     47.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8565285     10.53%     58.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7280301      8.95%     67.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3352527      4.12%     71.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2434176      2.99%     74.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2093455      2.57%     77.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1865573      2.29%     79.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     16734510     20.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     81311903                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            128618470                       # Number of instructions committed
system.cpu.commit.committedOps              236437400                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       44045395                       # Number of memory references committed
system.cpu.commit.loads                      28638337                       # Number of loads committed
system.cpu.commit.membars                         120                       # Number of memory barriers committed
system.cpu.commit.branches                   23081537                       # Number of branches committed
system.cpu.commit.fp_insts                   59299796                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 195040248                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1042126                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1161331      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        154973850     65.55%     66.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1591056      0.67%     66.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1270      0.00%     66.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       34664498     14.66%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        15831234      6.70%     88.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9337667      3.95%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     12807103      5.42%     97.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      6069391      2.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         236437400                       # Class of committed instruction
system.cpu.commit.bw_lim_events              16734510                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    387431522                       # The number of ROB reads
system.cpu.rob.rob_writes                   658766789                       # The number of ROB writes
system.cpu.timesIdled                           19142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          293348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   128618470                       # Number of Instructions Simulated
system.cpu.committedOps                     236437400                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.734537                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.734537                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.361402                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.361402                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                330560001                       # number of integer regfile reads
system.cpu.int_regfile_writes               181471763                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  71640597                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 54555610                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 148393502                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 92030221                       # number of cc regfile writes
system.cpu.misc_regfile_reads               114379598                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      2                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               410                       # number of replacements
system.cpu.dcache.tags.tagsinuse           754.524169                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48772722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          38163.319249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   754.524169                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.736840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.736840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          781                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97550458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97550458                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     33366347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33366347                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15406373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15406373                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      48772720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48772720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     48772720                       # number of overall hits
system.cpu.dcache.overall_hits::total        48772720                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1159                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          711                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1870                       # number of overall misses
system.cpu.dcache.overall_misses::total          1870                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    121788500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    121788500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     66470500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66470500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    188259000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    188259000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    188259000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    188259000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33367506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33367506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15407084                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15407084                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48774590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48774590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48774590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48774590                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000035                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 105080.672994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 105080.672994                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 93488.748242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93488.748242                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 100673.262032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100673.262032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 100673.262032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100673.262032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          459                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          396                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.727273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          132                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          233                       # number of writebacks
system.cpu.dcache.writebacks::total               233                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          707                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1280                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     67820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     67820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     65722500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65722500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    133543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    133543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    133543000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    133543000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 118360.383944                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 118360.383944                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92959.688826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92959.688826                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 104330.468750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104330.468750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 104330.468750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104330.468750                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             76912                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.649525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24936191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             77424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.073143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         223744500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.649525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50123610                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50123610                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     24936191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24936191                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24936191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24936191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24936191                       # number of overall hits
system.cpu.icache.overall_hits::total        24936191                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        86901                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86901                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        86901                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86901                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        86901                       # number of overall misses
system.cpu.icache.overall_misses::total         86901                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1396071499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1396071499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1396071499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1396071499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1396071499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1396071499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     25023092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25023092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     25023092                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25023092                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     25023092                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25023092                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003473                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003473                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003473                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003473                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003473                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003473                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16065.079792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16065.079792                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16065.079792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16065.079792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16065.079792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16065.079792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1330                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.102564                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        76912                       # number of writebacks
system.cpu.icache.writebacks::total             76912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9474                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9474                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         9474                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9474                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         9474                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9474                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        77427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77427                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        77427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        77427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77427                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1189526499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1189526499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1189526499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1189526499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1189526499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1189526499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003094                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15363.200163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15363.200163                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15363.200163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15363.200163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15363.200163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15363.200163                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3218.810791                       # Cycle average of tags in use
system.l2.tags.total_refs                      151473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4039                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.502600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       2293.455965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        925.354826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.069991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.098230                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3646                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.123260                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1248143                       # Number of tag accesses
system.l2.tags.data_accesses                  1248143                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              233                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        76399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76399                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           74496                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74496                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               131                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 74496                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   167                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74663                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                74496                       # number of overall hits
system.l2.overall_hits::cpu.data                  167                       # number of overall hits
system.l2.overall_hits::total                   74663                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 669                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2929                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             442                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2929                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1111                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4040                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2929                       # number of overall misses
system.l2.overall_misses::cpu.data               1111                       # number of overall misses
system.l2.overall_misses::total                  4040                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     64255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      64255000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    289814500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    289814500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     65558500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     65558500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     289814500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     129813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        419628000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    289814500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    129813500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       419628000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        76399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76399                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        77425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          77425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             77425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                78703                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            77425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               78703                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.948936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948936                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.037830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037830                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.771379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.771379                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.037830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.869327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051332                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.037830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.869327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051332                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 96046.337818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96046.337818                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 98946.568795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98946.568795                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 148322.398190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 148322.398190                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 98946.568795                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 116843.834383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103868.316832                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 98946.568795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 116843.834383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103868.316832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            669                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2929                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          442                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4040                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4040                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     57565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     57565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    260534500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    260534500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     61138500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     61138500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    260534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    118703500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    379238000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    260534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    118703500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    379238000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.948936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.037830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.771379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.771379                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.037830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.869327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051332                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.037830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.869327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051332                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86046.337818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86046.337818                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 88949.982929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88949.982929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 138322.398190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 138322.398190                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 88949.982929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 106843.834383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93870.792079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 88949.982929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 106843.834383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93870.792079                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3370                       # Transaction distribution
system.membus.trans_dist::ReadExReq               669                       # Transaction distribution
system.membus.trans_dist::ReadExResp              669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3370                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         8078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       258496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       258496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  258496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4039                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4980000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21444750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       156029                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        77328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          516                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47237521500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             77999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             177                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             705                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         77427                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          573                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       231763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                234733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9877504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        96704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9974208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            78707                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006632                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  78185     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    522      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78707                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          155159500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         116139000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1920495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
