{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542151989704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542151989709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 16:33:09 2018 " "Processing started: Tue Nov 13 16:33:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542151989709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151989709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpuDatapath -c cpuDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpuDatapath -c cpuDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151989709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542151990235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542151990235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexTo7Seg " "Found entity 1: hexTo7Seg" {  } { { "hexTo7Seg.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/hexTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3710alu.v 1 1 " "Found 1 design units, including 1 entities, in source file _3710alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3710alu " "Found entity 1: _3710alu" {  } { { "_3710alu.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/_3710alu.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "regfile.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998762 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "regfile.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998762 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegBank " "Found entity 3: RegBank" {  } { { "regfile.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998762 ""} { "Info" "ISGN_ENTITY_NAME" "4 flagsUpdate " "Found entity 4: flagsUpdate" {  } { { "regfile.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/memory.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmtest.v 0 0 " "Found 0 design units, including 0 entities, in source file fsmtest.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LD_mux ld_mux cpuDatapath.v(77) " "Verilog HDL Declaration information at cpuDatapath.v(77): object \"LD_mux\" differs only in case from object \"ld_mux\" in the same scope" {  } { { "cpuDatapath.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542151998777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_mux pc_mux cpuDatapath.v(77) " "Verilog HDL Declaration information at cpuDatapath.v(77): object \"PC_mux\" differs only in case from object \"pc_mux\" in the same scope" {  } { { "cpuDatapath.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542151998777 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux cpuDatapath.v " "Entity \"mux\" obtained from \"cpuDatapath.v\" instead of from Quartus Prime megafunction library" {  } { { "cpuDatapath.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1542151998777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudatapath.v 3 3 " "Found 3 design units, including 3 entities, in source file cpudatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "cpuDatapath.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998793 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "cpuDatapath.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998793 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpuDatapath " "Found entity 3: cpuDatapath" {  } { { "cpuDatapath.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151998793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpuDatapath " "Elaborating entity \"cpuDatapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542151998855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:ld_mux " "Elaborating entity \"mux\" for hierarchy \"mux:ld_mux\"" {  } { { "cpuDatapath.v" "ld_mux" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"pc:programcounter\"" {  } { { "cpuDatapath.v" "programcounter" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:mainFsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:mainFsm\"" {  } { { "cpuDatapath.v" "mainFsm" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(204) " "Verilog HDL Always Construct warning at FSM.v(204): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(217) " "Verilog HDL Always Construct warning at FSM.v(217): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(218) " "Verilog HDL Always Construct warning at FSM.v(218): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(247) " "Verilog HDL Always Construct warning at FSM.v(247): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(248) " "Verilog HDL Always Construct warning at FSM.v(248): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(273) " "Verilog HDL Always Construct warning at FSM.v(273): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(274) " "Verilog HDL Always Construct warning at FSM.v(274): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT1 FSM.v(288) " "Verilog HDL Always Construct warning at FSM.v(288): variable \"DOUT1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DOUT FSM.v(324) " "Verilog HDL Always Construct warning at FSM.v(324): variable \"DOUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUT1 FSM.v(167) " "Verilog HDL Always Construct warning at FSM.v(167): inferring latch(es) for variable \"DOUT1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[0\] FSM.v(167) " "Inferred latch for \"DOUT1\[0\]\" at FSM.v(167)" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[1\] FSM.v(167) " "Inferred latch for \"DOUT1\[1\]\" at FSM.v(167)" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[2\] FSM.v(167) " "Inferred latch for \"DOUT1\[2\]\" at FSM.v(167)" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT1\[3\] FSM.v(167) " "Inferred latch for \"DOUT1\[3\]\" at FSM.v(167)" {  } { { "FSM.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/FSM.v" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151998902 "|cpuDatapath|FSM:mainFsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:reg_bank " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:reg_bank\"" {  } { { "cpuDatapath.v" "reg_bank" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in1 regfile.v(89) " "Verilog HDL or VHDL warning at regfile.v(89): object \"in1\" assigned a value but never read" {  } { { "regfile.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542151998918 "|cpuDatapath|RegBank:reg_bank"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in2 regfile.v(90) " "Verilog HDL or VHDL warning at regfile.v(90): object \"in2\" assigned a value but never read" {  } { { "regfile.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542151998918 "|cpuDatapath|RegBank:reg_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile RegBank:reg_bank\|regfile:Inst0 " "Elaborating entity \"regfile\" for hierarchy \"RegBank:reg_bank\|regfile:Inst0\"" {  } { { "regfile.v" "Inst0" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/regfile.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16to1 Mux16to1:muxA " "Elaborating entity \"Mux16to1\" for hierarchy \"Mux16to1:muxA\"" {  } { { "cpuDatapath.v" "muxA" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3710alu _3710alu:alu " "Elaborating entity \"_3710alu\" for hierarchy \"_3710alu:alu\"" {  } { { "cpuDatapath.v" "alu" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagsUpdate flagsUpdate:flags " "Elaborating entity \"flagsUpdate\" for hierarchy \"flagsUpdate:flags\"" {  } { { "cpuDatapath.v" "flags" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:cpuDataMem " "Elaborating entity \"memory\" for hierarchy \"memory:cpuDataMem\"" {  } { { "cpuDatapath.v" "cpuDataMem" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998949 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 65535 memory.v(38) " "Verilog HDL warning at memory.v(38): number of words (4) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "memory.v" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/memory.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1542151998949 "|cpuDatapath|memory:cpuDataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexTo7Seg hexTo7Seg:first0 " "Elaborating entity \"hexTo7Seg\" for hierarchy \"hexTo7Seg:first0\"" {  } { { "cpuDatapath.v" "first0" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/cpuDatapath.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151998949 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:cpuDataMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:cpuDataMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpuDatapath.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/cpuDatapath.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542151999559 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542151999559 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542151999559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:cpuDataMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memory:cpuDataMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542151999621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:cpuDataMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memory:cpuDataMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpuDatapath.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpuDatapath.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542151999621 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542151999621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i062.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i062.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i062 " "Found entity 1: altsyncram_i062" {  } { { "db/altsyncram_i062.tdf" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/db/altsyncram_i062.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151999699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151999699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151999746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151999746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542151999793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542151999793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542152005418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542152006249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/output_files/cpuDatapath.map.smsg " "Generated suppressed messages file C:/Users/delij/Documents/ECE 3710/ECE-3710/cpuDatapath/output_files/cpuDatapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542152006327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542152006546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542152006546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1123 " "Implemented 1123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542152006671 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542152006671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "917 " "Implemented 917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542152006671 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542152006671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542152006671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542152006749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 16:33:26 2018 " "Processing ended: Tue Nov 13 16:33:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542152006749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542152006749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542152006749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542152006749 ""}
