EESchema Schematic File Version 4
LIBS:FINAL-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3150 3000 1050 1100
U 5BBCECAD
F0 "FPGA-POWER" 50
F1 "FPGA-POWER.sch" 50
$EndSheet
$Sheet
S 5100 3000 1000 1100
U 5BBCECB0
F0 "FPGA-PHERIPHERAL" 50
F1 "FPGA-PHERIPHERAL.sch" 50
$EndSheet
$Sheet
S 6900 3000 1050 1150
U 5BBCECB3
F0 "FPGA-CORE" 50
F1 "FPGA-CORE.sch" 50
$EndSheet
$EndSCHEMATC
