// Seed: 3157418315
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd9,
    parameter id_11 = 32'd36
) (
    output uwire id_0,
    input wire _id_1
    , id_15,
    output tri0 id_2,
    output tri id_3,
    output supply0 id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7,
    input tri1 id_8
    , id_16,
    output tri id_9,
    input wor id_10,
    input tri1 _id_11,
    input supply1 id_12,
    input tri1 id_13
);
  uwire [id_11 : id_1] id_17 = -1'b0;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17
  );
endmodule
