
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39  194144.1      0.93     349.7   12209.9                          
    0:00:39  194144.1      0.93     349.7   12209.9                          
    0:00:39  194479.2      0.93     349.7   12209.9                          
    0:00:39  194806.4      0.93     349.7   12209.9                          
    0:00:39  195133.6      0.93     349.7   12209.9                          
    0:00:39  195460.8      0.93     349.7   12209.9                          
    0:00:40  195788.0      0.93     349.7   12209.9                          
    0:00:54  190774.4      0.47     109.0    2945.4                          
    0:00:55  190774.4      0.47     109.0    2945.4                          
    0:00:55  190774.4      0.47     109.0    2945.4                          
    0:00:55  190774.9      0.47     109.0    2945.4                          
    0:00:56  190774.9      0.47     109.0    2945.4                          
    0:01:15  152165.0      0.45      62.1       0.0                          
    0:01:17  152051.4      0.45      61.6       0.0                          
    0:01:22  152061.0      0.45      61.2       0.0                          
    0:01:25  152058.6      0.44      61.0       0.0                          
    0:01:26  152071.9      0.44      60.6       0.0                          
    0:01:27  152070.6      0.43      60.2       0.0                          
    0:01:27  152069.5      0.42      59.2       0.0                          
    0:01:28  152072.7      0.42      56.5       0.0                          
    0:01:29  152088.7      0.42      55.1       0.0                          
    0:01:29  152097.5      0.42      54.7       0.0                          
    0:01:30  152102.0      0.42      54.6       0.0                          
    0:01:30  152106.8      0.41      53.3       0.0                          
    0:01:31  152110.2      0.39      51.1       0.0                          
    0:01:31  152119.3      0.36      49.4       0.0                          
    0:01:32  152132.0      0.34      48.5       0.0                          
    0:01:32  152145.6      0.33      48.0       0.0                          
    0:01:33  152161.0      0.32      47.4       0.0                          
    0:01:33  152172.2      0.32      46.9       0.0                          
    0:01:34  152185.0      0.31      46.4       0.0                          
    0:01:35  152014.5      0.31      46.4       0.0                          
    0:01:35  152014.5      0.31      46.4       0.0                          
    0:01:35  152014.5      0.31      46.4       0.0                          
    0:01:35  152014.5      0.31      46.4       0.0                          
    0:01:35  152014.5      0.31      46.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  152014.5      0.31      46.4       0.0                          
    0:01:35  152045.1      0.29      45.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:35  152058.9      0.29      44.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152086.3      0.28      44.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152107.6      0.28      43.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152125.4      0.27      43.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152139.2      0.27      43.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152149.9      0.27      42.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152160.5      0.27      41.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152183.4      0.27      40.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152204.4      0.26      40.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:36  152222.0      0.26      39.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152239.5      0.26      38.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  152266.1      0.26      37.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:37  152275.7      0.26      37.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152293.8      0.26      36.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152316.4      0.25      36.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152327.8      0.25      36.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152370.4      0.25      35.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152394.6      0.24      35.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152407.1      0.24      34.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152418.8      0.24      34.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152432.1      0.24      34.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152443.8      0.24      33.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152458.7      0.24      32.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152468.0      0.24      32.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152474.1      0.24      32.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:38  152485.0      0.24      31.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152497.3      0.23      31.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152516.7      0.23      30.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152527.6      0.23      30.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152536.4      0.23      30.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152550.2      0.22      30.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152568.0      0.22      29.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  152579.5      0.22      28.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152589.0      0.22      28.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152596.7      0.22      28.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152602.1      0.22      28.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152615.1      0.21      28.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152626.3      0.21      28.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152636.6      0.21      28.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152644.4      0.21      28.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  152647.3      0.21      28.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152654.2      0.21      28.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152659.5      0.21      27.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152666.2      0.21      27.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152677.1      0.21      27.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152694.9      0.21      27.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152700.5      0.21      27.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152715.4      0.20      26.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  152720.7      0.20      26.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152729.2      0.20      26.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152741.7      0.20      25.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  152751.3      0.20      25.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152756.3      0.20      25.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152769.6      0.20      25.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152778.4      0.20      24.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  152792.3      0.20      24.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152799.2      0.20      24.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152803.4      0.20      24.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152821.0      0.20      24.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152829.0      0.19      23.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152841.5      0.19      23.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152848.7      0.19      23.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152857.7      0.19      23.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152874.7      0.19      23.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152884.3      0.19      23.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152895.2      0.19      23.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152902.4      0.19      23.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152908.5      0.18      22.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152916.7      0.18      22.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152926.1      0.18      22.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:42  152946.3      0.18      22.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152960.9      0.18      21.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152967.0      0.18      21.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152982.7      0.18      21.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:42  152994.4      0.18      21.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153004.8      0.18      21.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153010.4      0.18      21.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153014.6      0.18      21.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153020.0      0.18      21.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:43  153024.5      0.17      21.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153025.8      0.17      21.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153033.0      0.17      20.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  153042.0      0.17      20.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153051.1      0.17      20.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153058.8      0.17      20.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153065.2      0.17      20.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:43  153077.4      0.17      19.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153077.4      0.17      19.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153079.8      0.17      19.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153093.4      0.17      19.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153100.3      0.17      19.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153110.9      0.17      18.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153120.8      0.17      18.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153123.7      0.17      18.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153134.6      0.17      18.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153143.1      0.16      17.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  153153.2      0.16      17.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153160.9      0.16      17.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153167.3      0.16      17.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153169.2      0.16      17.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153180.6      0.16      17.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:45  153186.5      0.16      17.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153190.2      0.16      17.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153196.3      0.16      17.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153199.0      0.16      17.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153204.8      0.15      17.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153218.1      0.15      16.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153221.8      0.15      16.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:45  153227.4      0.15      16.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153230.4      0.15      16.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153233.0      0.15      16.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153244.2      0.15      16.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153247.7      0.15      16.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153249.2      0.15      16.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153255.6      0.15      16.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153264.4      0.15      16.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153268.7      0.15      16.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153271.3      0.15      16.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:46  153283.0      0.15      16.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153293.9      0.15      15.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153302.7      0.14      15.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153306.2      0.14      15.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153308.0      0.14      15.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153317.6      0.14      15.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153318.4      0.14      14.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153324.3      0.14      14.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153331.4      0.14      14.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153336.5      0.14      14.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:47  153340.8      0.14      14.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153349.0      0.14      14.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153351.7      0.14      14.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:48  153363.1      0.13      14.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153368.7      0.13      13.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153376.1      0.13      13.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:48  153381.2      0.13      13.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153385.7      0.13      13.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153395.3      0.13      13.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153401.4      0.13      13.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153408.6      0.13      13.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153413.4      0.13      13.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153416.8      0.13      13.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153419.8      0.13      13.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153423.7      0.13      13.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153426.9      0.12      13.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  153433.1      0.12      13.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153438.9      0.12      12.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153442.9      0.12      12.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153447.9      0.12      12.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153451.4      0.12      12.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153456.5      0.12      12.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153465.2      0.12      12.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153467.4      0.12      12.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153476.7      0.12      12.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153478.5      0.12      12.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153487.1      0.12      12.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153492.1      0.12      12.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153498.2      0.12      12.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153502.7      0.12      12.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:50  153506.7      0.12      11.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153511.3      0.12      11.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153518.4      0.12      11.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153520.6      0.12      11.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153524.8      0.11      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153528.5      0.11      11.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153535.5      0.11      11.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153540.8      0.11      11.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153552.2      0.11      11.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153556.7      0.11      11.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153565.5      0.11      11.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153569.8      0.11      11.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153574.0      0.11      11.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153580.7      0.11      11.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153590.3      0.11      11.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153595.3      0.11      11.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153602.0      0.11      11.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153613.4      0.11      10.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153618.7      0.11      10.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153624.3      0.11      10.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153627.5      0.11      10.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153630.7      0.11      10.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153634.4      0.11      10.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153639.2      0.11      10.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153645.3      0.11      10.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153651.2      0.10      10.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153655.2      0.10      10.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:52  153658.1      0.10      10.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153661.5      0.10      10.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153666.6      0.10      10.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153672.2      0.10      10.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153678.0      0.10      10.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153685.8      0.10      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153691.1      0.10      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153700.4      0.10      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153706.2      0.10      10.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153708.9      0.10      10.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153715.8      0.10      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153722.2      0.10      10.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153728.6      0.10      10.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153735.0      0.10       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153740.3      0.10       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153743.2      0.10       9.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153747.5      0.10       9.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153752.5      0.10       9.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153761.8      0.10       9.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153764.5      0.10       9.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153769.3      0.10       9.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153771.9      0.10       9.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153776.2      0.10       9.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153778.1      0.10       9.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153780.4      0.10       9.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153787.6      0.09       9.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153788.7      0.09       9.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153793.5      0.09       9.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153798.8      0.09       9.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153804.4      0.09       9.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153811.0      0.09       8.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153815.6      0.09       8.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153826.5      0.09       8.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153828.9      0.09       8.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153832.9      0.09       8.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153836.3      0.09       8.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153837.9      0.09       8.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153845.4      0.09       8.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153849.6      0.09       8.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153852.8      0.09       8.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153855.2      0.09       8.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153860.5      0.09       8.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153866.4      0.09       8.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153872.2      0.09       8.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153875.4      0.09       8.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153879.9      0.08       8.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153886.8      0.08       8.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153890.3      0.08       7.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153893.0      0.08       7.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153897.8      0.08       7.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153904.1      0.08       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153906.5      0.08       7.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153909.7      0.08       7.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153912.1      0.08       7.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153914.5      0.08       7.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153916.9      0.08       7.8       0.0                          
    0:01:58  150395.6      0.08       7.8       0.0                          
    0:01:58  150400.4      0.08       7.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150406.0      0.08       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150410.2      0.08       7.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150415.3      0.08       7.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:58  150420.9      0.08       7.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:58  150424.3      0.08       7.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:58  150432.0      0.08       7.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:58  150448.3      0.08       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150450.9      0.08       7.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:58  150453.9      0.08       7.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150460.8      0.08       7.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150462.4      0.08       7.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150464.8      0.08       7.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150474.3      0.08       7.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150482.3      0.08       7.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150489.2      0.08       7.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150494.0      0.08       7.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150497.5      0.08       7.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150503.1      0.08       7.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150504.4      0.08       7.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150508.9      0.08       6.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150509.2      0.08       6.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150515.8      0.08       6.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150521.4      0.08       6.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150524.6      0.08       6.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150529.4      0.08       6.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150530.5      0.08       6.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150537.6      0.08       6.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150538.2      0.08       6.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150539.2      0.08       6.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150541.6      0.08       6.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150543.8      0.08       6.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150548.8      0.08       6.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150551.5      0.08       6.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150552.5      0.08       6.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150558.1      0.07       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150563.2      0.07       6.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150574.9      0.07       6.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150580.7      0.07       6.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150584.5      0.07       6.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150590.0      0.07       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150591.9      0.07       6.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150598.0      0.07       6.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150602.0      0.07       6.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:01  150602.8      0.07       6.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150608.4      0.07       6.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150614.3      0.07       6.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150620.6      0.07       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150628.6      0.07       6.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  150632.1      0.07       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150642.7      0.07       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150650.4      0.07       6.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150651.0      0.07       6.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150655.5      0.07       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150656.3      0.07       5.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150658.1      0.07       5.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150665.9      0.07       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150669.3      0.07       5.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150677.8      0.07       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150683.4      0.07       5.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150685.5      0.07       5.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150692.5      0.07       5.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150692.5      0.07       5.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150695.6      0.07       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150704.7      0.07       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150707.9      0.07       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150709.7      0.07       5.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150712.9      0.07       5.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  150718.3      0.06       5.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150725.2      0.06       5.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150728.6      0.06       5.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150731.6      0.06       5.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150736.3      0.06       5.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150742.5      0.06       5.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150750.2      0.06       5.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150755.5      0.06       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150757.9      0.06       5.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150769.9      0.06       5.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:04  150775.7      0.06       5.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150782.9      0.06       5.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150783.2      0.06       5.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150786.6      0.06       5.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150795.1      0.06       4.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150800.5      0.06       4.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150805.8      0.06       4.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150815.3      0.06       4.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150823.1      0.06       4.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150826.5      0.06       4.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150833.4      0.06       4.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  150839.3      0.06       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150844.1      0.06       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150853.4      0.06       4.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  150857.6      0.06       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:05  150861.1      0.06       4.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150866.2      0.06       4.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150870.1      0.06       4.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150873.1      0.06       4.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150878.9      0.06       4.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150881.6      0.06       4.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150883.4      0.06       4.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150886.1      0.06       4.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150899.7      0.06       4.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150900.7      0.06       4.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150903.1      0.06       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:06  150907.4      0.06       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150911.1      0.06       4.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:06  150915.9      0.06       4.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150919.9      0.06       4.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150924.1      0.06       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150924.9      0.06       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150925.5      0.06       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150927.3      0.06       4.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150928.4      0.06       4.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150930.8      0.06       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150934.2      0.06       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150934.8      0.05       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150936.4      0.05       4.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150936.4      0.05       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150941.4      0.05       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:07  150943.6      0.05       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:07  150945.2      0.05       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150947.5      0.05       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150948.1      0.05       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150950.7      0.05       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150953.4      0.05       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150957.9      0.05       4.2       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:08  150963.2      0.05       4.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150969.4      0.05       4.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  150974.7      0.05       4.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  150975.5      0.05       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150976.5      0.05       4.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:08  150981.3      0.05       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:08  150987.4      0.05       4.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:08  150992.0      0.05       4.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151000.5      0.05       4.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151006.1      0.05       3.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151006.6      0.05       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151011.1      0.05       3.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151015.1      0.05       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151015.6      0.05       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151016.7      0.05       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151019.6      0.05       3.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151023.9      0.05       3.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151026.0      0.05       3.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  151028.4      0.05       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:09  151029.7      0.05       3.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:09  151036.4      0.05       3.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151037.2      0.05       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151040.6      0.05       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151041.7      0.05       3.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151042.5      0.05       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151047.0      0.05       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151047.6      0.05       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151049.2      0.05       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151050.2      0.05       3.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151051.6      0.05       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:10  151054.7      0.05       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:10  151058.2      0.05       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151062.7      0.05       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151064.1      0.05       3.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151064.6      0.05       3.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151066.2      0.05       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151067.8      0.05       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151069.6      0.05       3.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151076.6      0.05       3.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151077.9      0.05       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151079.5      0.04       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151081.6      0.04       3.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  151086.7      0.04       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151089.1      0.04       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:11  151089.3      0.04       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:11  151090.1      0.04       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151094.4      0.04       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151097.6      0.04       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151096.8      0.04       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151097.8      0.04       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151099.4      0.04       3.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:12  151101.6      0.04       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151103.2      0.04       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151108.5      0.04       3.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  151111.9      0.04       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:12  151113.0      0.04       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151116.5      0.04       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:12  151120.4      0.04       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151121.2      0.04       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151123.6      0.04       3.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151126.3      0.04       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151127.6      0.04       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151129.0      0.04       3.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151131.4      0.04       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151134.0      0.04       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151140.4      0.04       3.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151142.8      0.04       3.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:13  151150.0      0.04       2.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151154.2      0.04       2.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:13  151156.4      0.04       2.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:13  151160.9      0.04       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151163.5      0.04       2.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  151166.7      0.04       2.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151167.5      0.04       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151168.6      0.04       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151170.2      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151172.1      0.04       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151176.6      0.04       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151177.4      0.04       2.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151178.4      0.04       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151186.2      0.04       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:14  151193.1      0.04       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:14  151205.3      0.04       2.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  151206.6      0.04       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151206.6      0.04       2.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151208.5      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151211.2      0.04       2.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:15  151212.8      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:15  151213.8      0.04       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151214.6      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151216.5      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:02:15  151221.0      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:15  151223.1      0.04       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151229.8      0.04       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:15  151234.8      0.04       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:16  151236.4      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151239.9      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151245.2      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151246.0      0.04       2.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  151250.3      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151250.8      0.04       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151254.0      0.04       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151257.7      0.04       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151258.0      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:16  151264.4      0.04       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151265.4      0.03       2.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:16  151270.7      0.03       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151270.2      0.03       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151271.3      0.03       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151277.7      0.03       2.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151282.7      0.03       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151285.9      0.03       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151289.6      0.03       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151289.6      0.03       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151292.6      0.03       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151291.0      0.03       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:17  151292.6      0.03       2.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:17  151295.7      0.03       2.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:17  151296.8      0.03       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151298.7      0.03       2.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  151299.5      0.03       2.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151302.9      0.03       2.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151303.5      0.03       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151306.4      0.03       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151310.9      0.03       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151309.8      0.03       2.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151309.0      0.03       2.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151310.6      0.03       2.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  151313.8      0.03       2.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  151314.9      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:18  151314.4      0.03       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151316.5      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151319.7      0.03       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151323.1      0.03       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151325.3      0.03       2.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  151330.6      0.03       2.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  151332.5      0.03       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151337.2      0.03       2.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  151341.5      0.03       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151347.3      0.03       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151350.0      0.03       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151349.7      0.03       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:19  151350.5      0.03       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:19  151369.4      0.03       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151370.8      0.03       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:20  151376.3      0.03       2.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151376.9      0.03       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:20  151378.2      0.03       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151379.5      0.03       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151381.9      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151385.9      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151388.8      0.03       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151391.0      0.03       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151392.3      0.03       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151393.6      0.03       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:20  151393.6      0.03       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151396.8      0.03       1.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:21  151399.5      0.03       1.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:21  151403.2      0.03       1.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:21  151402.7      0.03       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:21  151402.9      0.03       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151406.4      0.03       1.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:21  151406.7      0.03       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151408.8      0.03       1.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:21  151409.9      0.03       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151413.0      0.03       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151414.6      0.03       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:21  151414.4      0.03       1.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:21  151426.3      0.03       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:21  151429.3      0.03       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:22  151432.2      0.03       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151437.5      0.03       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:22  151449.2      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:02:22  151450.0      0.03       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151450.6      0.03       1.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:22  151452.4      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151452.4      0.03       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:22  151453.2      0.03       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151453.2      0.03       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151453.2      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151453.2      0.03       1.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151458.0      0.03       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:22  151465.2      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:23  151469.4      0.03       1.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  151470.8      0.03       1.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  151470.0      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151473.2      0.03       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151472.4      0.03       1.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151478.8      0.03       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151485.1      0.03       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151489.7      0.02       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151490.7      0.02       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151496.3      0.02       1.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:23  151497.6      0.02       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151500.6      0.02       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:23  151501.6      0.02       1.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:23  151505.1      0.02       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151505.6      0.02       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151515.7      0.02       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:24  151513.6      0.02       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151517.9      0.02       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151522.9      0.02       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:24  151527.7      0.02       1.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151532.5      0.02       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151537.5      0.02       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151538.6      0.02       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:24  151538.6      0.02       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151541.5      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151545.8      0.02       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:24  151543.9      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:25  151546.6      0.02       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151549.8      0.02       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151554.3      0.02       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151557.0      0.02       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:25  151563.3      0.02       1.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:25  151567.3      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151567.9      0.02       1.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:25  151570.5      0.02       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151576.1      0.02       1.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151581.4      0.02       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151584.1      0.02       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:25  151587.5      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151592.9      0.02       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:25  151596.3      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151601.1      0.02       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:26  151605.1      0.02       1.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151607.8      0.02       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151611.5      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151615.5      0.02       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:26  151622.7      0.02       1.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:26  151626.1      0.02       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151629.0      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:26  151632.8      0.02       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151637.3      0.02       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151638.9      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:26  151641.3      0.02       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151643.9      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:26  151646.3      0.02       0.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  151646.3      0.02       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151648.2      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151649.0      0.02       0.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:27  151650.3      0.02       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151651.7      0.01       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151653.2      0.01       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151655.9      0.01       0.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:27  151660.7      0.01       0.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151662.3      0.01       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151663.6      0.01       0.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151665.2      0.01       0.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:02:27  151666.0      0.01       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:27  151671.1      0.01       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:27  151673.2      0.01       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:27  151674.8      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151679.6      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151684.4      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151683.6      0.01       0.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151684.1      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151685.2      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151687.8      0.01       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151691.8      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151693.4      0.01       0.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:28  151701.1      0.01       0.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:28  151704.1      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151704.1      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:28  151707.8      0.01       0.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:28  151711.0      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:28  151712.6      0.01       0.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:28  151716.0      0.01       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151717.1      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:29  151718.4      0.01       0.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151715.8      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151721.6      0.01       0.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151722.7      0.01       0.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151729.1      0.01       0.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:29  151729.9      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151730.9      0.01       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151735.2      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151736.5      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:29  151738.4      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:29  151741.3      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151743.2      0.01       0.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151745.8      0.01       0.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:29  151747.9      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:30  151749.0      0.01       0.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:30  151750.3      0.01       0.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:30  151751.4      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:30  151753.8      0.01       0.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:30  151756.2      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:30  151758.3      0.01       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:30  151758.3      0.01       0.2       0.0                          
    0:02:30  151758.3      0.01       0.2       0.0                          
    0:02:35  149292.2      0.01       0.2       0.0                          
    0:02:37  147867.0      0.01       0.2       0.0                          
    0:02:37  147835.1      0.01       0.2       0.0                          
    0:02:38  147833.0      0.01       0.2       0.0                          
    0:02:38  147831.4      0.01       0.2       0.0                          
    0:02:38  147831.4      0.01       0.2       0.0                          
    0:02:38  147834.0      0.01       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:38  147843.6      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:38  147844.9      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:38  147847.6      0.01       0.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  147849.4      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147848.9      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147849.7      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  147853.2      0.01       0.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147854.2      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147856.6      0.01       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147857.4      0.01       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147858.2      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147859.8      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:39  147862.2      0.01       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147867.8      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  147866.7      0.01       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:39  147873.1      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:40  147873.1      0.01       0.1       0.0                          
    0:02:42  147507.1      0.07       0.7       0.0                          
    0:02:42  147498.6      0.07       0.7       0.0                          
    0:02:42  147498.6      0.07       0.7       0.0                          
    0:02:42  147498.6      0.07       0.7       0.0                          
    0:02:42  147498.6      0.07       0.7       0.0                          
    0:02:42  147498.6      0.07       0.7       0.0                          
    0:02:42  147498.6      0.07       0.7       0.0                          
    0:02:42  147515.6      0.01       0.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:42  147520.4      0.01       0.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147526.5      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:43  147528.4      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147530.8      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147532.9      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147534.2      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147541.4      0.01       0.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  147547.3      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:43  147548.6      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:43  147551.0      0.01       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147551.8      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:43  147551.8      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:43  147557.4      0.01       0.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:44  147557.9      0.01       0.1       0.0                          
    0:02:44  147556.6      0.01       0.1       0.0                          
    0:02:48  147488.5      0.01       0.1       0.0                          
    0:02:48  147463.7      0.01       0.1       0.0                          
    0:02:48  147450.7      0.01       0.1       0.0                          
    0:02:48  147436.3      0.01       0.1       0.0                          
    0:02:48  147427.3      0.01       0.1       0.0                          
    0:02:48  147411.1      0.01       0.1       0.0                          
    0:02:48  147397.2      0.01       0.1       0.0                          
    0:02:48  147388.5      0.01       0.1       0.0                          
    0:02:48  147375.4      0.01       0.1       0.0                          
    0:02:49  147365.9      0.01       0.1       0.0                          
    0:02:49  147280.2      0.01       0.1       0.0                          
    0:02:49  147127.8      0.01       0.1       0.0                          
    0:02:50  146975.4      0.01       0.1       0.0                          
    0:02:50  146822.2      0.01       0.1       0.0                          
    0:02:50  146669.7      0.01       0.1       0.0                          
    0:02:51  146517.3      0.01       0.1       0.0                          
    0:02:51  146364.1      0.01       0.1       0.0                          
    0:02:51  146245.2      0.01       0.1       0.0                          
    0:02:51  146186.1      0.01       0.1       0.0                          
    0:02:52  146178.2      0.01       0.1       0.0                          
    0:02:52  146155.8      0.01       0.1       0.0                          
    0:02:53  146133.2      0.01       0.1       0.0                          
    0:02:53  146129.5      0.01       0.1       0.0                          
    0:02:53  146129.0      0.01       0.1       0.0                          
    0:02:53  146127.4      0.01       0.1       0.0                          
    0:02:53  146125.2      0.01       0.1       0.0                          
    0:02:54  146123.1      0.01       0.1       0.0                          
    0:02:54  146119.4      0.01       0.1       0.0                          
    0:02:55  146117.8      0.01       0.1       0.0                          
    0:02:56  146117.8      0.01       0.1       0.0                          
    0:02:56  146092.8      0.02       0.2       0.0                          
    0:02:56  146092.8      0.02       0.2       0.0                          
    0:02:56  146092.8      0.02       0.2       0.0                          
    0:02:57  146092.8      0.02       0.2       0.0                          
    0:02:57  146092.8      0.02       0.2       0.0                          
    0:02:57  146092.8      0.02       0.2       0.0                          
    0:02:57  146098.4      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146099.4      0.01       0.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146102.4      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146103.4      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:57  146104.8      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:57  146106.6      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:57  146109.3      0.00       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  146114.3      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146117.3      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146119.1      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146122.3      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146123.1      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146125.5      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146130.8      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  146136.1      0.00       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  146137.7      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146138.5      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146139.3      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146139.3      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146140.1      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146142.3      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146145.2      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146146.0      0.00       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146147.3      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146154.2      0.00       0.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  146160.3      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146161.1      0.00       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146161.9      0.00       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:59  146165.4      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146171.0      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146171.5      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146173.1      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146178.4      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146183.5      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:00  146188.3      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146193.3      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:00  146194.7      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146198.4      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146200.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:00  146202.4      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146207.2      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  146208.2      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146213.8      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  146224.2      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146225.8      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:01  146231.4      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  146237.8      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1503 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:07:08 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63101.584472
Buf/Inv area:                     3845.030008
Noncombinational area:           83136.169123
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146237.753595
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:07:15 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  56.6795 mW   (93%)
  Net Switching Power  =   4.3538 mW    (7%)
                         ---------
Total Dynamic Power    =  61.0332 mW  (100%)

Cell Leakage Power     =   3.0836 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.4954e+04          646.7158        1.4019e+06        5.7004e+04  (  88.90%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.7272e+03        3.7071e+03        1.6816e+06        7.1159e+03  (  11.10%)
--------------------------------------------------------------------------------------------------
Total          5.6681e+04 uW     4.3538e+03 uW     3.0836e+06 nW     6.4120e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:07:15 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[15]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri[15]/Z (TBUF_X2)
                                                          0.13       0.21 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out[15] (memory_b16_SIZE20_LOGSIZE5_32)
                                                          0.00       0.21 r
  path/genblk1[4].path/Mat_a_Mem/data_out[15] (seqMemory_b16_SIZE20_32)
                                                          0.00       0.21 r
  path/genblk1[4].path/path/in0[15] (mac_b16_g1_16)       0.00       0.21 r
  path/genblk1[4].path/path/mult_21/a[15] (mac_b16_g1_16_DW_mult_tc_1)
                                                          0.00       0.21 r
  path/genblk1[4].path/path/mult_21/U1058/Z (XOR2_X1)     0.09       0.30 r
  path/genblk1[4].path/path/mult_21/U789/ZN (NAND2_X1)
                                                          0.06       0.36 f
  path/genblk1[4].path/path/mult_21/U1167/ZN (OAI22_X1)
                                                          0.07       0.43 r
  path/genblk1[4].path/path/mult_21/U295/S (FA_X1)        0.12       0.55 f
  path/genblk1[4].path/path/mult_21/U292/CO (FA_X1)       0.09       0.64 f
  path/genblk1[4].path/path/mult_21/U285/S (FA_X1)        0.13       0.78 r
  path/genblk1[4].path/path/mult_21/U284/S (FA_X1)        0.12       0.89 f
  path/genblk1[4].path/path/mult_21/U928/ZN (NOR2_X1)     0.04       0.94 r
  path/genblk1[4].path/path/mult_21/U1186/ZN (OAI21_X1)
                                                          0.03       0.97 f
  path/genblk1[4].path/path/mult_21/U904/ZN (AOI21_X1)
                                                          0.05       1.02 r
  path/genblk1[4].path/path/mult_21/U1257/ZN (OAI21_X1)
                                                          0.04       1.06 f
  path/genblk1[4].path/path/mult_21/U895/ZN (AOI21_X1)
                                                          0.04       1.10 r
  path/genblk1[4].path/path/mult_21/U1183/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[4].path/path/mult_21/U1353/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[4].path/path/mult_21/U807/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[4].path/path/mult_21/U1313/ZN (AOI21_X1)
                                                          0.04       1.25 r
  path/genblk1[4].path/path/mult_21/U1359/ZN (OAI21_X1)
                                                          0.04       1.28 f
  path/genblk1[4].path/path/mult_21/U802/ZN (NAND2_X1)
                                                          0.04       1.32 r
  path/genblk1[4].path/path/mult_21/U781/ZN (NAND3_X1)
                                                          0.04       1.36 f
  path/genblk1[4].path/path/mult_21/U867/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[4].path/path/mult_21/U861/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[4].path/path/mult_21/U778/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[4].path/path/mult_21/U881/ZN (NAND3_X1)
                                                          0.03       1.51 f
  path/genblk1[4].path/path/mult_21/U886/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[4].path/path/mult_21/U887/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[4].path/path/mult_21/U889/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[4].path/path/mult_21/U797/ZN (AND3_X1)     0.05       1.66 r
  path/genblk1[4].path/path/mult_21/product[31] (mac_b16_g1_16_DW_mult_tc_1)
                                                          0.00       1.66 r
  path/genblk1[4].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[4].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       1.70 r
  library setup time                                     -0.03       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
