# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_ROM_test_func_impl.v" \
"../../../../../ModelTest_v2.srcs/sim_1/new/tb_rom.v" \

# Do not sort compile order
nosort
