// Seed: 701267372
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13,
    input supply1 id_14,
    output uwire id_15
);
  id_17(
      .id_0(id_7), .id_1(id_6)
  );
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output logic id_4,
    input supply0 id_5,
    output tri1 id_6
);
  initial begin
    id_6 = 1 < (id_1);
    if (1) begin
      id_6 = 1;
    end
    id_4 = #id_8 1;
  end
  module_0(
      id_3, id_5, id_6, id_2, id_5, id_6, id_1, id_1, id_2, id_5, id_3, id_2, id_6, id_6, id_1, id_6
  );
endmodule
