// Seed: 470664694
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd84
) (
    input tri0 _id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    output supply1 id_4,
    input wor id_5,
    output supply1 id_6
);
  wire [-1 : id_0] id_8, id_9, id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10
  );
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    output tri id_2,
    output supply0 id_3,
    input supply0 id_4
);
  parameter id_6 = 1;
  assign id_2 = id_4.id_0;
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
