
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121628                       # Number of seconds simulated
sim_ticks                                121627896040                       # Number of ticks simulated
final_tick                               1176194423131                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23341                       # Simulator instruction rate (inst/s)
host_op_rate                                    29471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2580888                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878872                       # Number of bytes of host memory used
host_seconds                                 47126.38                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       839296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               840960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       588672                       # Number of bytes written to this memory
system.physmem.bytes_written::total            588672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         6557                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6570                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4599                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4599                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      6900522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6914203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4839942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4839942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4839942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      6900522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11754146                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                146011881                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22796713                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18793585                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2029253                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9027515                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8707058                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2381906                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        88511                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    110879640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              125267918                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22796713                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11088964                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              26142727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6039195                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3105886                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12860870                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1681413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    144104263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.067266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.488135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        117961536     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1344128      0.93%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1911844      1.33%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2518885      1.75%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2837132      1.97%     87.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2110040      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1201236      0.83%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1788707      1.24%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12430755      8.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    144104263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.156129                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.857930                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109654662                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4741353                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25672734                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         59733                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3975775                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3641095                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           238                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      151131261                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1328                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3975775                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        110410315                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1076039                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2297916                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24979757                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1364456                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      150143136                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           419                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         273866                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        564940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          265                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    209354930                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     701422708                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    701422708                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         38605893                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        39634                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22965                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4118639                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14262081                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7412818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       122269                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1616682                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          145984290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         136476803                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        27138                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21267483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     50294460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6273                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    144104263                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.947070                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.506769                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     86405894     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     23203790     16.10%     76.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12854751      8.92%     84.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8320579      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7650486      5.31%     96.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3045136      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1843694      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       527478      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       252455      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    144104263                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65533     22.22%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         102731     34.84%     57.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126637     42.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     114594500     83.97%     83.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2088125      1.53%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12422683      9.10%     94.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7354826      5.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      136476803                       # Type of FU issued
system.switch_cpus.iq.rate                   0.934697                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              294901                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    417379905                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    167291723                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133878897                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      136771704                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       335447                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2994153                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       190374                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3975775                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          811469                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        110587                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    146023899                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1328399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14262081                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7412818                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22941                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          83827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1182560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1162856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2345416                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     134633372                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12254954                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1843428                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19608116                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         18856355                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7353162                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.922071                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133879139                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133878897                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          78424127                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         213188873                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.916904                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.367862                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23126920                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2062529                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    140128488                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.877084                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.684242                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     90314567     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23957467     17.10%     81.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9403186      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4830643      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4227433      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2020661      1.44%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1766954      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       826722      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2780855      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    140128488                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2780855                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            283378976                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           296038539                       # The number of ROB writes
system.switch_cpus.timesIdled                   46526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1907618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.460119                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.460119                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.684876                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.684876                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        606582504                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       185741146                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       141575820                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           6570                       # number of replacements
system.l2.tagsinuse                      16383.985724                       # Cycle average of tags in use
system.l2.total_refs                           647498                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22954                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.208504                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2178.897148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.996259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    3280.006772                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           10912.085544                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.132989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.200196                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.666021                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        45812                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45812                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26534                       # number of Writeback hits
system.l2.Writeback_hits::total                 26534                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         45812                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45812                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        45812                       # number of overall hits
system.l2.overall_hits::total                   45812                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6555                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6568                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         6557                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6570                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         6557                       # number of overall misses
system.l2.overall_misses::total                  6570                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2372852                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1185638230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1188011082                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       370606                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        370606                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2372852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1186008836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1188381688                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2372852                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1186008836                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1188381688                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52380                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26534                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26534                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52382                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52382                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.125174                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125391                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.125208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125425                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.125208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125425                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 182527.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 180875.397407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 180878.666565                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data       185303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       185303                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 182527.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 180876.747903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 180880.013394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 182527.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 180876.747903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 180880.013394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4599                       # number of writebacks
system.l2.writebacks::total                      4599                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6568                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         6557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         6557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6570                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1615266                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    802390129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    804005395                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       253955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       253955                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1615266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    802644084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    804259350                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1615266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    802644084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    804259350                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.125174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125391                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.125208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.125208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125425                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 124251.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 122408.867887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 122412.514464                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 126977.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126977.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 124251.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 122410.261400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122413.904110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 124251.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 122410.261400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 122413.904110                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996253                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012868471                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042073.530242                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996253                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020827                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12860854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12860854                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12860854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12860854                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12860854                       # number of overall hits
system.cpu.icache.overall_hits::total        12860854                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3104897                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3104897                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3104897                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3104897                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3104897                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3104897                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12860870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12860870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12860870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12860870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12860870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12860870                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 194056.062500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 194056.062500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 194056.062500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 194056.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 194056.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 194056.062500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2480952                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2480952                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2480952                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2480952                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2480952                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2480952                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 190842.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 190842.461538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 190842.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 190842.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 190842.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 190842.461538                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52369                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                172314809                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52625                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3274.390670                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.280931                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.719069                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911254                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088746                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9122225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9122225                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7185158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7185158                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17588                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16307383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16307383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16307383                       # number of overall hits
system.cpu.dcache.overall_hits::total        16307383                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       150758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        150758                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         2944                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2944                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       153702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         153702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       153702                       # number of overall misses
system.cpu.dcache.overall_misses::total        153702                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  15080743773                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15080743773                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    529531511                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    529531511                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  15610275284                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15610275284                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  15610275284                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15610275284                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9272983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9272983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16461085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16461085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16461085                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16461085                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016258                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000410                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009337                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 100032.792774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100032.792774                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 179868.040421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 179868.040421                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 101561.952896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101561.952896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 101561.952896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101561.952896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2228703                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 159193.071429                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26534                       # number of writebacks
system.cpu.dcache.writebacks::total             26534                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        98391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        98391                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2942                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2942                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       101333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       101333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101333                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52367                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52369                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4238189220                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4238189220                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       387206                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       387206                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4238576426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4238576426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4238576426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4238576426                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80932.442569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80932.442569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data       193603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       193603                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 80936.745517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80936.745517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 80936.745517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80936.745517                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
