Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 22 22:02:30 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing -through [get_nets {i_SW[0]}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name {[get_nets {i_SW[0]}](1)} -file C:/Users/Sergaljerk/WSU-CPTE/Module_6/Module_6.sim/timing_1/challenge_6_timings.txt
| Design       : challenge_6
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.477ns (58.041%)  route 1.067ns (41.959%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.067     7.444    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[11]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.544 r  o_LED[11]_i_1/O
                         net (fo=2, routed)           0.000     7.544    o_LED[11]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[3]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.269     5.687    o_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           7.544    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.500ns (56.757%)  route 1.143ns (43.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.143     7.519    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[15]_i_2/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.123     7.642 r  o_LED[15]_i_2/O
                         net (fo=2, routed)           0.000     7.642    o_LED[15]_i_2_n_0
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[7]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.269     5.687    o_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           7.642    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.328ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.477ns (49.745%)  route 1.492ns (50.255%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.067     7.444    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[11]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.544 r  o_LED[11]_i_1/O
                         net (fo=2, routed)           0.424     7.968    o_LED[11]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[11]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.223     5.641    o_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.641    
                         arrival time                           7.968    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.339ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 1.477ns (50.285%)  route 1.460ns (49.715%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.143     7.519    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[14]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.100     7.619 r  o_LED[14]_i_1/O
                         net (fo=2, routed)           0.317     7.937    o_LED[14]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  o_LED_reg[6]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.180     5.598    o_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.598    
                         arrival time                           7.937    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.344ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.477ns (49.092%)  route 1.531ns (50.908%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.007     7.383    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[8]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.483 r  o_LED[8]_i_1/O
                         net (fo=2, routed)           0.525     8.008    o_LED[8]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[8]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.246     5.664    o_LED_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           8.008    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.385ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.499ns (52.278%)  route 1.368ns (47.722%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.070     7.447    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[12]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.122     7.569 r  o_LED[12]_i_1/O
                         net (fo=2, routed)           0.298     7.867    o_LED[12]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[12]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.064     5.482    o_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.482    
                         arrival time                           7.867    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.431ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 1.477ns (47.713%)  route 1.618ns (52.287%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.143     7.519    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[14]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.100     7.619 r  o_LED[14]_i_1/O
                         net (fo=2, routed)           0.476     8.095    o_LED[14]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.246     5.664    o_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           8.095    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 1.471ns (49.495%)  route 1.501ns (50.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.007     7.383    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[9]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.094     7.477 r  o_LED[9]_i_1/O
                         net (fo=2, routed)           0.494     7.971    o_LED[9]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.748     5.382    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/C
                         clock pessimism              0.000     5.382    
                         clock uncertainty            0.035     5.418    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.066     5.484    o_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.484    
                         arrival time                           7.971    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.586ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.471ns (48.849%)  route 1.540ns (51.151%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.007     7.383    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[9]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.094     7.477 r  o_LED[9]_i_1/O
                         net (fo=2, routed)           0.533     8.011    o_LED[9]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.743     5.377    i_CLK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[1]/C
                         clock pessimism              0.000     5.377    
                         clock uncertainty            0.035     5.413    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.012     5.425    o_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.425    
                         arrival time                           8.011    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.477ns (45.552%)  route 1.765ns (54.448%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    R17                                               0.000     5.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000     5.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         1.377     6.377 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.007     7.383    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[8]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.100     7.483 r  o_LED[8]_i_1/O
                         net (fo=2, routed)           0.758     8.242    o_LED[8]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.743     5.377    i_CLK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[0]/C
                         clock pessimism              0.000     5.377    
                         clock uncertainty            0.035     5.413    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.192     5.605    o_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.605    
                         arrival time                           8.242    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             11.565ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.455ns (25.522%)  route 1.327ns (74.478%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 23.473 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.583    10.986    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[10]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.052    11.038 r  o_LED[10]_i_1/O
                         net (fo=2, routed)           0.743    11.781    o_LED[10]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  o_LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.595    23.473    i_CLK_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  o_LED_reg[2]/C
                         clock pessimism              0.000    23.473    
                         clock uncertainty           -0.035    23.438    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.092    23.346    o_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         23.346    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 11.565    

Slack (MET) :             11.612ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.382%)  route 1.271ns (73.618%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 23.472 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.586    10.989    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[12]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.053    11.042 r  o_LED[12]_i_1/O
                         net (fo=2, routed)           0.685    11.727    o_LED[12]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  o_LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594    23.472    i_CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  o_LED_reg[4]/C
                         clock pessimism              0.000    23.472    
                         clock uncertainty           -0.035    23.437    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)       -0.098    23.339    o_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         23.339    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                 11.612    

Slack (MET) :             11.743ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.459ns (28.807%)  route 1.133ns (71.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 23.468 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.631    11.033    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[15]_i_2/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.056    11.089 r  o_LED[15]_i_2/O
                         net (fo=2, routed)           0.503    11.592    o_LED[15]_i_2_n_0
    SLICE_X43Y35         FDRE                                         r  o_LED_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590    23.468    i_CLK_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  o_LED_reg[15]/C
                         clock pessimism              0.000    23.468    
                         clock uncertainty           -0.035    23.433    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)       -0.098    23.335    o_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         23.335    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                 11.743    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.459ns (29.305%)  route 1.106ns (70.695%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 23.473 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.586    10.989    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[13]_i_1/I2
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.056    11.045 r  o_LED[13]_i_1/O
                         net (fo=2, routed)           0.520    11.565    o_LED[13]_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  o_LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.595    23.473    i_CLK_IBUF_BUFG
    SLICE_X43Y0          FDRE                                         r  o_LED_reg[5]/C
                         clock pessimism              0.000    23.473    
                         clock uncertainty           -0.035    23.438    
    SLICE_X43Y0          FDRE (Setup_fdre_C_D)       -0.014    23.424    o_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         23.424    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.459ns (29.643%)  route 1.088ns (70.357%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 23.467 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.586    10.989    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[13]_i_1/I2
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.056    11.045 r  o_LED[13]_i_1/O
                         net (fo=2, routed)           0.502    11.547    o_LED[13]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  o_LED_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.589    23.467    i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  o_LED_reg[13]/C
                         clock pessimism              0.000    23.467    
                         clock uncertainty           -0.035    23.432    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.014    23.418    o_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         23.418    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.947ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.455ns (32.525%)  route 0.943ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 23.472 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.583    10.986    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[10]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.052    11.038 r  o_LED[10]_i_1/O
                         net (fo=2, routed)           0.360    11.398    o_LED[10]_i_1_n_0
    SLICE_X43Y5          FDRE                                         r  o_LED_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.594    23.472    i_CLK_IBUF_BUFG
    SLICE_X43Y5          FDRE                                         r  o_LED_reg[10]/C
                         clock pessimism              0.000    23.472    
                         clock uncertainty           -0.035    23.437    
    SLICE_X43Y5          FDRE (Setup_fdre_C_D)       -0.092    23.345    o_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         23.345    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                 11.947    

Slack (MET) :             12.010ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.464ns (35.293%)  route 0.850ns (64.707%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 23.462 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.565    10.967    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[9]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.061    11.028 r  o_LED[9]_i_1/O
                         net (fo=2, routed)           0.285    11.314    o_LED[9]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584    23.462    i_CLK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[1]/C
                         clock pessimism              0.000    23.462    
                         clock uncertainty           -0.035    23.427    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)       -0.103    23.324    o_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         23.324    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 12.010    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.459ns (32.835%)  route 0.938ns (67.165%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 23.462 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.565    10.967    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[8]_i_1/I0
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.056    11.023 r  o_LED[8]_i_1/O
                         net (fo=2, routed)           0.373    11.397    o_LED[8]_i_1_n_0
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584    23.462    i_CLK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  o_LED_reg[0]/C
                         clock pessimism              0.000    23.462    
                         clock uncertainty           -0.035    23.427    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)       -0.014    23.413    o_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         23.413    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.464ns (36.990%)  route 0.790ns (63.010%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 23.466 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 r  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               r  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 r  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.565    10.967    i_SW_IBUF[0]
    SLICE_X43Y17                                                      r  o_LED[9]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.061    11.028 r  o_LED[9]_i_1/O
                         net (fo=2, routed)           0.225    11.253    o_LED[9]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588    23.466    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[9]/C
                         clock pessimism              0.000    23.466    
                         clock uncertainty           -0.035    23.431    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.119    23.312    o_LED_reg[9]
  -------------------------------------------------------------------
                         required time                         23.312    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.097ns  (required time - arrival time)
  Source:                 i_SW[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            o_LED_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            22.000ns  (sys_clk_pin rise@22.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.459ns (35.390%)  route 0.837ns (64.610%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            10.000ns
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 23.466 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.000    10.000    
    R17                                               0.000    10.000 f  i_SW[0] (IN)
                         net (fo=0)                   0.000    10.000    i_SW[0]
    R17                                                               f  i_SW_IBUF[0]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.403    10.403 f  i_SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.631    11.033    i_SW_IBUF[0]
    SLICE_X43Y17                                                      f  o_LED[14]_i_1/I1
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.056    11.089 r  o_LED[14]_i_1/O
                         net (fo=2, routed)           0.207    11.296    o_LED[14]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     22.000    22.000 r  
    H16                                               0.000    22.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    22.000    i_CLK
    H16                                                               r  i_CLK_IBUF_inst/I
    H16                  IBUF (Prop_ibuf_I_O)         0.225    22.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627    22.852    i_CLK_IBUF
    BUFGCTRL_X0Y16                                                    r  i_CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    22.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.588    23.466    i_CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  o_LED_reg[14]/C
                         clock pessimism              0.000    23.466    
                         clock uncertainty           -0.035    23.431    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.038    23.393    o_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         23.393    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                 12.097    




