0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sim_1/new/main_tb.v,1556622077,verilog,,,,main_tb,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/down_counter.v,1556622091,verilog,,C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/main.v,,down_counter,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/main.v,1556621350,verilog,,C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/up_counter.v,,main,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sources_1/new/up_counter.v,1556619843,verilog,,C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/lab08/lab08.srcs/sim_1/new/main_tb.v,,up_counter,,,,,,,,
