# Arithmetic Logic Unit
Programmed in VHDL using only logic gates AND, OR, NOT and XOR.

<img src="./BlockDiagram.svg">

| Attempt | #1 | #2 |
| :---: | :---: | :---: |
| Seconds | 301 | 283 |
