#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Feb  5 04:55:23 2024
# Process ID: 9927
# Current directory: /home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/tc
# Command line: xsim -mode tcl -source {xsim.dir/tb_fsic_xelab/xsim_script.tcl}
# Log file: /home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/tc/xsim.log
# Journal file: /home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/tc/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.998 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
source xsim.dir/tb_fsic_xelab/xsim_script.tcl
# xsim {tb_fsic_xelab} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ps
open_wave_config /home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/tc/tb_fsic_xelab.wcfg
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_MPRJ_IO0/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vccd2 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd1 was not found in the design.
WARNING: Simulation object /tb_fsic/vssd2 was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_edgedetect_done was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/edgedetect_done was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/rd_state was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/rd_next_state was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_widthIn was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_heightIn was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_sw_in was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_rst was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/crc32_stream_in was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/crc32_stream_out was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_crc32_stream_in was not found in the design.
WARNING: Simulation object /tb_fsic/dut/U_USER_SUBSYS0/U_USRPRJ0/reg_crc32_stream_out was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_rd_ptr_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_up_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/as_aa_tvalid_reg was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/delaynext was not found in the design.
WARNING: Simulation object /tb_fsic/dut/AXIS_SW0/pre_m_axis was not found in the design.
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all

++++++++++ Test 1: Initialize FIR from SoC side ++++++++++
test0: initialization
SoC & FPGA reset
                 140=> soc POR Assert
                 140=> fpga POR Assert
                 140=> fpga reset Assert
                 180=> soc POR De-Assert
                 180=> fpga POR De-Assert
                 220=> fpga reset De-Assert
                 285=> fpga_as_to_is_init done
                 325=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                 525=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 525=> soc rxen_ctl=1
                 525=> fpga rxen_ctl=1
                 965=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                1125=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                1125=> soc txen_ctl=1
                1125=> fpga txen_ctl=1
                1765=> soc_change_UP_configuration_write : wbs_adr=30005000, wbs_sel=1111, wbs_wdata=00000001
                2005=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=1111
                2005=> soc wishbone read data result : send soc_cfg_read_event
                2005=> soc_up_cfg_read : got soc_cfg_read_event
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.367 ; gain = 8.027 ; free physical = 6578 ; free virtual = 9852
INFO: [Common 17-344] 'run' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2859.367 ; gain = 892.691 ; free physical = 6578 ; free virtual = 9852
INFO: [Common 17-344] 'source' was cancelled
exit
INFO: [Common 17-206] Exiting xsim at Mon Feb  5 04:55:32 2024...
