
APDS-9930 Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08009450  08009450  0000a450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098d0  080098d0  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080098d0  080098d0  0000a8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098d8  080098d8  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098d8  080098d8  0000a8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098dc  080098dc  0000a8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080098e0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  200001d4  08009ab4  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  08009ab4  0000b48c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce20  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eb9  00000000  00000000  00018024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  00019ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000829  00000000  00000000  0001a970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c399  00000000  00000000  0001b199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f14a  00000000  00000000  00037532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f337  00000000  00000000  0004667c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e59b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ff4  00000000  00000000  000e59f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000e99ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009434 	.word	0x08009434

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009434 	.word	0x08009434

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000
 8000cf4:	00000000 	.word	0x00000000

08000cf8 <APDS9930_Init>:

/*
 * INITIALIZATION
 */

uint8_t APDS9930_Init (APDS9930_t* device, I2C_HandleTypeDef* i2c_handle) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
	// Set struct parameters
	device->i2c_handle = i2c_handle;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	683a      	ldr	r2, [r7, #0]
 8000d06:	601a      	str	r2, [r3, #0]

	device->lux = 0.0f;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	f04f 0200 	mov.w	r2, #0
 8000d0e:	605a      	str	r2, [r3, #4]
	device->prox = 0.0f;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f04f 0200 	mov.w	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]

	Ch0_data = 0;
 8000d18:	4bb9      	ldr	r3, [pc, #740]	@ (8001000 <APDS9930_Init+0x308>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	801a      	strh	r2, [r3, #0]
	Ch1_data = 0;
 8000d1e:	4bb9      	ldr	r3, [pc, #740]	@ (8001004 <APDS9930_Init+0x30c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	801a      	strh	r2, [r3, #0]

	IAC1 = 0.0f;
 8000d24:	4bb8      	ldr	r3, [pc, #736]	@ (8001008 <APDS9930_Init+0x310>)
 8000d26:	f04f 0200 	mov.w	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
	IAC2 = 0.0f;
 8000d2c:	4bb7      	ldr	r3, [pc, #732]	@ (800100c <APDS9930_Init+0x314>)
 8000d2e:	f04f 0200 	mov.w	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]

	IAC = 0.0f;
 8000d34:	4bb6      	ldr	r3, [pc, #728]	@ (8001010 <APDS9930_Init+0x318>)
 8000d36:	f04f 0200 	mov.w	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
	LPC = 0.0f;
 8000d3c:	4bb5      	ldr	r3, [pc, #724]	@ (8001014 <APDS9930_Init+0x31c>)
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]

	// Store number of transaction errors ( to be returned at the end of the function )
	uint8_t err_num = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;
	uint8_t reg_data;
	uint8_t reg_data_2;

	// ENABLE : Disable and power down (p.14)
	reg_data = 0x00;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_ENABLE, &reg_data);
 8000d4c:	f107 030d 	add.w	r3, r7, #13
 8000d50:	461a      	mov	r2, r3
 8000d52:	2100      	movs	r1, #0
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f000 faa0 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000d5e:	7bbb      	ldrb	r3, [r7, #14]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	bf14      	ite	ne
 8000d64:	2301      	movne	r3, #1
 8000d66:	2300      	moveq	r3, #0
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	4413      	add	r3, r2
 8000d70:	73fb      	strb	r3, [r7, #15]

	// Check ID register (p.23)
	status = APDS9930_CMD_ReadRegister (device, APDS9930_REG_ID, &reg_data);
 8000d72:	f107 030d 	add.w	r3, r7, #13
 8000d76:	461a      	mov	r2, r3
 8000d78:	2112      	movs	r1, #18
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	f000 fa39 	bl	80011f2 <APDS9930_CMD_ReadRegister>
 8000d80:	4603      	mov	r3, r0
 8000d82:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000d84:	7bbb      	ldrb	r3, [r7, #14]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	bf14      	ite	ne
 8000d8a:	2301      	movne	r3, #1
 8000d8c:	2300      	moveq	r3, #0
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	4413      	add	r3, r2
 8000d96:	73fb      	strb	r3, [r7, #15]

	if (reg_data != APDS9930_ID_1 && reg_data != APDS9930_ID_2)	return 255;
 8000d98:	7b7b      	ldrb	r3, [r7, #13]
 8000d9a:	2b39      	cmp	r3, #57	@ 0x39
 8000d9c:	d004      	beq.n	8000da8 <APDS9930_Init+0xb0>
 8000d9e:	7b7b      	ldrb	r3, [r7, #13]
 8000da0:	2b12      	cmp	r3, #18
 8000da2:	d001      	beq.n	8000da8 <APDS9930_Init+0xb0>
 8000da4:	23ff      	movs	r3, #255	@ 0xff
 8000da6:	e11c      	b.n	8000fe2 <APDS9930_Init+0x2ea>

	// ALS Timing Register : 1 cycle (2.73ms)
	reg_data = 0xff;
 8000da8:	23ff      	movs	r3, #255	@ 0xff
 8000daa:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_ATIME, &reg_data);
 8000dac:	f107 030d 	add.w	r3, r7, #13
 8000db0:	461a      	mov	r2, r3
 8000db2:	2101      	movs	r1, #1
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f000 fa70 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000dbe:	7bbb      	ldrb	r3, [r7, #14]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	bf14      	ite	ne
 8000dc4:	2301      	movne	r3, #1
 8000dc6:	2300      	moveq	r3, #0
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	461a      	mov	r2, r3
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	4413      	add	r3, r2
 8000dd0:	73fb      	strb	r3, [r7, #15]

	ALSIT = 2.73 * (float) (256 - reg_data);
 8000dd2:	7b7b      	ldrb	r3, [r7, #13]
 8000dd4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000dd8:	ee07 3a90 	vmov	s15, r3
 8000ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000de0:	ee17 0a90 	vmov	r0, s15
 8000de4:	f7ff fbb0 	bl	8000548 <__aeabi_f2d>
 8000de8:	a381      	add	r3, pc, #516	@ (adr r3, 8000ff0 <APDS9930_Init+0x2f8>)
 8000dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dee:	f7ff fc03 	bl	80005f8 <__aeabi_dmul>
 8000df2:	4602      	mov	r2, r0
 8000df4:	460b      	mov	r3, r1
 8000df6:	4610      	mov	r0, r2
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f7ff fef5 	bl	8000be8 <__aeabi_d2f>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	4a85      	ldr	r2, [pc, #532]	@ (8001018 <APDS9930_Init+0x320>)
 8000e02:	6013      	str	r3, [r2, #0]

	// Proximity Time Control Register : 1 cycle (2.73ms)
	reg_data = 0xff;
 8000e04:	23ff      	movs	r3, #255	@ 0xff
 8000e06:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_PTIME, &reg_data);
 8000e08:	f107 030d 	add.w	r3, r7, #13
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	2102      	movs	r1, #2
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f000 fa42 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000e16:	4603      	mov	r3, r0
 8000e18:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000e1a:	7bbb      	ldrb	r3, [r7, #14]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	bf14      	ite	ne
 8000e20:	2301      	movne	r3, #1
 8000e22:	2300      	moveq	r3, #0
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	461a      	mov	r2, r3
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	73fb      	strb	r3, [r7, #15]

	// Wait Time Register : 1 cycle (2.73ms)
	reg_data = 0xff;
 8000e2e:	23ff      	movs	r3, #255	@ 0xff
 8000e30:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_WTIME, &reg_data);
 8000e32:	f107 030d 	add.w	r3, r7, #13
 8000e36:	461a      	mov	r2, r3
 8000e38:	2103      	movs	r1, #3
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f000 fa2d 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000e40:	4603      	mov	r3, r0
 8000e42:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000e44:	7bbb      	ldrb	r3, [r7, #14]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	bf14      	ite	ne
 8000e4a:	2301      	movne	r3, #1
 8000e4c:	2300      	moveq	r3, #0
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	461a      	mov	r2, r3
 8000e52:	7bfb      	ldrb	r3, [r7, #15]
 8000e54:	4413      	add	r3, r2
 8000e56:	73fb      	strb	r3, [r7, #15]

	// Proximity Interrupt Low Threshold : low threshold of 0
	reg_data = 0x01;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	737b      	strb	r3, [r7, #13]
	reg_data_2 = 0x02;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	733b      	strb	r3, [r7, #12]
	status = APDS9930_CMD_WORD_WriteRegister (device, APDS9930_REG_AILTL, &reg_data, &reg_data_2);
 8000e60:	f107 030c 	add.w	r3, r7, #12
 8000e64:	f107 020d 	add.w	r2, r7, #13
 8000e68:	2104      	movs	r1, #4
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f000 fa49 	bl	8001302 <APDS9930_CMD_WORD_WriteRegister>
 8000e70:	4603      	mov	r3, r0
 8000e72:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000e74:	7bbb      	ldrb	r3, [r7, #14]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	bf14      	ite	ne
 8000e7a:	2301      	movne	r3, #1
 8000e7c:	2300      	moveq	r3, #0
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	461a      	mov	r2, r3
 8000e82:	7bfb      	ldrb	r3, [r7, #15]
 8000e84:	4413      	add	r3, r2
 8000e86:	73fb      	strb	r3, [r7, #15]

	// Proximity Interrupt High Threshold : high threshold of 1
	reg_data = 0x01;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WORD_WriteRegister (device, APDS9930_REG_AIHTL, &reg_data, &reg_data_2);
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	f107 020d 	add.w	r2, r7, #13
 8000e94:	2106      	movs	r1, #6
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f000 fa33 	bl	8001302 <APDS9930_CMD_WORD_WriteRegister>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000ea0:	7bbb      	ldrb	r3, [r7, #14]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf14      	ite	ne
 8000ea6:	2301      	movne	r3, #1
 8000ea8:	2300      	moveq	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	461a      	mov	r2, r3
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	73fb      	strb	r3, [r7, #15]

	// Persistence Register : Every proximity cycle generates interrupt
	reg_data = 0x00;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_PERS, &reg_data);
 8000eb8:	f107 030d 	add.w	r3, r7, #13
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	210c      	movs	r1, #12
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f000 f9ea 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000eca:	7bbb      	ldrb	r3, [r7, #14]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	bf14      	ite	ne
 8000ed0:	2301      	movne	r3, #1
 8000ed2:	2300      	moveq	r3, #0
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
 8000eda:	4413      	add	r3, r2
 8000edc:	73fb      	strb	r3, [r7, #15]

	// Configuration Register : AGL, WLONG, and PDL are not asserted
	reg_data = 0x00;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_CONFIG, &reg_data);
 8000ee2:	f107 030d 	add.w	r3, r7, #13
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	210d      	movs	r1, #13
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 f9d5 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000ef4:	7bbb      	ldrb	r3, [r7, #14]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	bf14      	ite	ne
 8000efa:	2301      	movne	r3, #1
 8000efc:	2300      	moveq	r3, #0
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	461a      	mov	r2, r3
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
 8000f04:	4413      	add	r3, r2
 8000f06:	73fb      	strb	r3, [r7, #15]

	AGAIN = Pow (2, reg_data >> 2);
 8000f08:	7b7b      	ldrb	r3, [r7, #13]
 8000f0a:	089b      	lsrs	r3, r3, #2
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	4619      	mov	r1, r3
 8000f10:	2002      	movs	r0, #2
 8000f12:	f000 fa53 	bl	80013bc <Pow>
 8000f16:	4603      	mov	r3, r0
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b40      	ldr	r3, [pc, #256]	@ (800101c <APDS9930_Init+0x324>)
 8000f1c:	701a      	strb	r2, [r3, #0]
	LPC = GA * DF / (ALSIT * (float) AGAIN);
 8000f1e:	4b3f      	ldr	r3, [pc, #252]	@ (800101c <APDS9930_Init+0x324>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	ee07 3a90 	vmov	s15, r3
 8000f26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8001018 <APDS9930_Init+0x320>)
 8000f2c:	edd3 7a00 	vldr	s15, [r3]
 8000f30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f34:	ee17 0a90 	vmov	r0, s15
 8000f38:	f7ff fb06 	bl	8000548 <__aeabi_f2d>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	460b      	mov	r3, r1
 8000f40:	a12d      	add	r1, pc, #180	@ (adr r1, 8000ff8 <APDS9930_Init+0x300>)
 8000f42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f46:	f7ff fc81 	bl	800084c <__aeabi_ddiv>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	4610      	mov	r0, r2
 8000f50:	4619      	mov	r1, r3
 8000f52:	f7ff fe49 	bl	8000be8 <__aeabi_d2f>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4a2e      	ldr	r2, [pc, #184]	@ (8001014 <APDS9930_Init+0x31c>)
 8000f5a:	6013      	str	r3, [r2, #0]

	// Proximity Pulse Count Register : 8 pulses (recommended p.22)
	reg_data = 0x08;
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_PPULSE, &reg_data);
 8000f60:	f107 030d 	add.w	r3, r7, #13
 8000f64:	461a      	mov	r2, r3
 8000f66:	210e      	movs	r1, #14
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f000 f996 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000f72:	7bbb      	ldrb	r3, [r7, #14]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	bf14      	ite	ne
 8000f78:	2301      	movne	r3, #1
 8000f7a:	2300      	moveq	r3, #0
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	461a      	mov	r2, r3
 8000f80:	7bfb      	ldrb	r3, [r7, #15]
 8000f82:	4413      	add	r3, r2
 8000f84:	73fb      	strb	r3, [r7, #15]

	// Control Register : 100mA LED strength, Proximity uses Ch1 diode, 1x Proximity gain, 1x ALS gain
	reg_data = 0x20;
 8000f86:	2320      	movs	r3, #32
 8000f88:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_CONTROL, &reg_data);
 8000f8a:	f107 030d 	add.w	r3, r7, #13
 8000f8e:	461a      	mov	r2, r3
 8000f90:	210f      	movs	r1, #15
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f000 f981 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000f9c:	7bbb      	ldrb	r3, [r7, #14]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	bf14      	ite	ne
 8000fa2:	2301      	movne	r3, #1
 8000fa4:	2300      	moveq	r3, #0
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	4413      	add	r3, r2
 8000fae:	73fb      	strb	r3, [r7, #15]

	// ENABLE : WEN, PEN, AEN, and PON are enabled. PIEN is enabled, AIEN is disabled
	reg_data = 0x1F;
 8000fb0:	231f      	movs	r3, #31
 8000fb2:	737b      	strb	r3, [r7, #13]
	status = APDS9930_CMD_WriteRegister (device, APDS9930_REG_ENABLE, &reg_data);
 8000fb4:	f107 030d 	add.w	r3, r7, #13
 8000fb8:	461a      	mov	r2, r3
 8000fba:	2100      	movs	r1, #0
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f000 f96c 	bl	800129a <APDS9930_CMD_WriteRegister>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	73bb      	strb	r3, [r7, #14]
	err_num += (status != HAL_OK);
 8000fc6:	7bbb      	ldrb	r3, [r7, #14]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	bf14      	ite	ne
 8000fcc:	2301      	movne	r3, #1
 8000fce:	2300      	moveq	r3, #0
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(12);
 8000fda:	200c      	movs	r0, #12
 8000fdc:	f000 fde2 	bl	8001ba4 <HAL_Delay>

	return err_num;
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	f3af 8000 	nop.w
 8000ff0:	3d70a3d7 	.word	0x3d70a3d7
 8000ff4:	4005d70a 	.word	0x4005d70a
 8000ff8:	47ae147b 	.word	0x47ae147b
 8000ffc:	40397ae1 	.word	0x40397ae1
 8001000:	200001f6 	.word	0x200001f6
 8001004:	200001f8 	.word	0x200001f8
 8001008:	200001fc 	.word	0x200001fc
 800100c:	20000200 	.word	0x20000200
 8001010:	20000204 	.word	0x20000204
 8001014:	20000208 	.word	0x20000208
 8001018:	200001f0 	.word	0x200001f0
 800101c:	200001f4 	.word	0x200001f4

08001020 <APDS9930_ReadLux>:

/*
 * DATA AQUISITION
 */

HAL_StatusTypeDef APDS9930_ReadLux (APDS9930_t* device) {
 8001020:	b5b0      	push	{r4, r5, r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af02      	add	r7, sp, #8
 8001026:	6078      	str	r0, [r7, #4]
	uint8_t Ch0_raw[2];
	uint8_t Ch1_raw[2];
	HAL_StatusTypeDef status;

	status = APDS9930_CMD_WORD_ReadRegister (device, APDS9930_REG_Ch0DATAL, Ch0_raw);
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	461a      	mov	r2, r3
 800102e:	2114      	movs	r1, #20
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 f908 	bl	8001246 <APDS9930_CMD_WORD_ReadRegister>
 8001036:	4603      	mov	r3, r0
 8001038:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)	return status;
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <APDS9930_ReadLux+0x24>
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	e09c      	b.n	800117e <APDS9930_ReadLux+0x15e>
	status = APDS9930_CMD_WORD_ReadRegister (device, APDS9930_REG_Ch1DATAL, Ch1_raw);
 8001044:	f107 0308 	add.w	r3, r7, #8
 8001048:	461a      	mov	r2, r3
 800104a:	2116      	movs	r1, #22
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f000 f8fa 	bl	8001246 <APDS9930_CMD_WORD_ReadRegister>
 8001052:	4603      	mov	r3, r0
 8001054:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK)	return status;
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <APDS9930_ReadLux+0x40>
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	e08e      	b.n	800117e <APDS9930_ReadLux+0x15e>

	Ch0_data = 256 * Ch0_raw[1] + Ch0_raw[0];
 8001060:	7b7b      	ldrb	r3, [r7, #13]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	b29b      	uxth	r3, r3
 8001066:	7b3a      	ldrb	r2, [r7, #12]
 8001068:	4413      	add	r3, r2
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b4c      	ldr	r3, [pc, #304]	@ (80011a0 <APDS9930_ReadLux+0x180>)
 800106e:	801a      	strh	r2, [r3, #0]
	Ch1_data = 256 * Ch1_raw[1] + Ch1_raw[0];
 8001070:	7a7b      	ldrb	r3, [r7, #9]
 8001072:	021b      	lsls	r3, r3, #8
 8001074:	b29b      	uxth	r3, r3
 8001076:	7a3a      	ldrb	r2, [r7, #8]
 8001078:	4413      	add	r3, r2
 800107a:	b29a      	uxth	r2, r3
 800107c:	4b49      	ldr	r3, [pc, #292]	@ (80011a4 <APDS9930_ReadLux+0x184>)
 800107e:	801a      	strh	r2, [r3, #0]

	IAC1 = (float) Ch0_data - B * (float) Ch1_data;
 8001080:	4b47      	ldr	r3, [pc, #284]	@ (80011a0 <APDS9930_ReadLux+0x180>)
 8001082:	881b      	ldrh	r3, [r3, #0]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800108c:	ee17 0a90 	vmov	r0, s15
 8001090:	f7ff fa5a 	bl	8000548 <__aeabi_f2d>
 8001094:	4604      	mov	r4, r0
 8001096:	460d      	mov	r5, r1
 8001098:	4b42      	ldr	r3, [pc, #264]	@ (80011a4 <APDS9930_ReadLux+0x184>)
 800109a:	881b      	ldrh	r3, [r3, #0]
 800109c:	ee07 3a90 	vmov	s15, r3
 80010a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010a4:	ee17 0a90 	vmov	r0, s15
 80010a8:	f7ff fa4e 	bl	8000548 <__aeabi_f2d>
 80010ac:	a336      	add	r3, pc, #216	@ (adr r3, 8001188 <APDS9930_ReadLux+0x168>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff faa1 	bl	80005f8 <__aeabi_dmul>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4620      	mov	r0, r4
 80010bc:	4629      	mov	r1, r5
 80010be:	f7ff f8e3 	bl	8000288 <__aeabi_dsub>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f7ff fd8d 	bl	8000be8 <__aeabi_d2f>
 80010ce:	4603      	mov	r3, r0
 80010d0:	4a35      	ldr	r2, [pc, #212]	@ (80011a8 <APDS9930_ReadLux+0x188>)
 80010d2:	6013      	str	r3, [r2, #0]
	IAC2 = C * (float) Ch0_data - D * (float) Ch1_data;
 80010d4:	4b32      	ldr	r3, [pc, #200]	@ (80011a0 <APDS9930_ReadLux+0x180>)
 80010d6:	881b      	ldrh	r3, [r3, #0]
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010e0:	ee17 0a90 	vmov	r0, s15
 80010e4:	f7ff fa30 	bl	8000548 <__aeabi_f2d>
 80010e8:	a329      	add	r3, pc, #164	@ (adr r3, 8001190 <APDS9930_ReadLux+0x170>)
 80010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ee:	f7ff fa83 	bl	80005f8 <__aeabi_dmul>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4614      	mov	r4, r2
 80010f8:	461d      	mov	r5, r3
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <APDS9930_ReadLux+0x184>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001106:	ee17 0a90 	vmov	r0, s15
 800110a:	f7ff fa1d 	bl	8000548 <__aeabi_f2d>
 800110e:	a322      	add	r3, pc, #136	@ (adr r3, 8001198 <APDS9930_ReadLux+0x178>)
 8001110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001114:	f7ff fa70 	bl	80005f8 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4620      	mov	r0, r4
 800111e:	4629      	mov	r1, r5
 8001120:	f7ff f8b2 	bl	8000288 <__aeabi_dsub>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4610      	mov	r0, r2
 800112a:	4619      	mov	r1, r3
 800112c:	f7ff fd5c 	bl	8000be8 <__aeabi_d2f>
 8001130:	4603      	mov	r3, r0
 8001132:	4a1e      	ldr	r2, [pc, #120]	@ (80011ac <APDS9930_ReadLux+0x18c>)
 8001134:	6013      	str	r3, [r2, #0]

	IAC = Max (2, IAC1, IAC2);
 8001136:	4b1c      	ldr	r3, [pc, #112]	@ (80011a8 <APDS9930_ReadLux+0x188>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fa04 	bl	8000548 <__aeabi_f2d>
 8001140:	4604      	mov	r4, r0
 8001142:	460d      	mov	r5, r1
 8001144:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <APDS9930_ReadLux+0x18c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f9fd 	bl	8000548 <__aeabi_f2d>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	e9cd 2300 	strd	r2, r3, [sp]
 8001156:	4622      	mov	r2, r4
 8001158:	462b      	mov	r3, r5
 800115a:	2002      	movs	r0, #2
 800115c:	f000 f8f3 	bl	8001346 <Max>
 8001160:	4603      	mov	r3, r0
 8001162:	4a13      	ldr	r2, [pc, #76]	@ (80011b0 <APDS9930_ReadLux+0x190>)
 8001164:	6013      	str	r3, [r2, #0]

	device->lux = IAC * LPC;
 8001166:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <APDS9930_ReadLux+0x190>)
 8001168:	ed93 7a00 	vldr	s14, [r3]
 800116c:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <APDS9930_ReadLux+0x194>)
 800116e:	edd3 7a00 	vldr	s15, [r3]
 8001172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	edc3 7a01 	vstr	s15, [r3, #4]

	return status;
 800117c:	7bfb      	ldrb	r3, [r7, #15]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bdb0      	pop	{r4, r5, r7, pc}
 8001186:	bf00      	nop
 8001188:	83126e98 	.word	0x83126e98
 800118c:	3ffdcac0 	.word	0x3ffdcac0
 8001190:	645a1cac 	.word	0x645a1cac
 8001194:	3fe7df3b 	.word	0x3fe7df3b
 8001198:	9db22d0e 	.word	0x9db22d0e
 800119c:	3ff4a7ef 	.word	0x3ff4a7ef
 80011a0:	200001f6 	.word	0x200001f6
 80011a4:	200001f8 	.word	0x200001f8
 80011a8:	200001fc 	.word	0x200001fc
 80011ac:	20000200 	.word	0x20000200
 80011b0:	20000204 	.word	0x20000204
 80011b4:	20000208 	.word	0x20000208

080011b8 <APDS9930_ReadProximity>:

HAL_StatusTypeDef APDS9930_ReadProximity (APDS9930_t* device) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	uint8_t raw[2];
	HAL_StatusTypeDef status;

	status = APDS9930_CMD_WORD_ReadRegister (device, APDS9930_REG_PDATAL, raw);
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	461a      	mov	r2, r3
 80011c6:	2118      	movs	r1, #24
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f000 f83c 	bl	8001246 <APDS9930_CMD_WORD_ReadRegister>
 80011ce:	4603      	mov	r3, r0
 80011d0:	73fb      	strb	r3, [r7, #15]
	device->prox = 256 * raw[1] + raw[0];
 80011d2:	7b7b      	ldrb	r3, [r7, #13]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	7b3a      	ldrb	r2, [r7, #12]
 80011d8:	4413      	add	r3, r2
 80011da:	ee07 3a90 	vmov	s15, r3
 80011de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edc3 7a02 	vstr	s15, [r3, #8]

	return status;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <APDS9930_CMD_ReadRegister>:





HAL_StatusTypeDef APDS9930_CMD_ReadRegister (APDS9930_t* device, uint8_t reg, uint8_t* data) {
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b088      	sub	sp, #32
 80011f6:	af02      	add	r7, sp, #8
 80011f8:	60f8      	str	r0, [r7, #12]
 80011fa:	460b      	mov	r3, r1
 80011fc:	607a      	str	r2, [r7, #4]
 80011fe:	72fb      	strb	r3, [r7, #11]
	uint8_t cmd = APDS9930_REG_COMMAND_REPEAT + reg;
 8001200:	7afb      	ldrb	r3, [r7, #11]
 8001202:	3b80      	subs	r3, #128	@ 0x80
 8001204:	b2db      	uxtb	r3, r3
 8001206:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Master_Transmit (device->i2c_handle, APDS9930_I2C_ADDR, &cmd, 1, HAL_MAX_DELAY)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	f107 0217 	add.w	r2, r7, #23
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2301      	movs	r3, #1
 8001218:	2172      	movs	r1, #114	@ 0x72
 800121a:	f001 f841 	bl	80022a0 <HAL_I2C_Master_Transmit>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <APDS9930_CMD_ReadRegister+0x36>
			!= HAL_OK)	return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e00a      	b.n	800123e <APDS9930_CMD_ReadRegister+0x4c>

	return HAL_I2C_Master_Receive (device->i2c_handle, APDS9930_I2C_ADDR, data, 1, HAL_MAX_DELAY);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6818      	ldr	r0, [r3, #0]
 800122c:	f04f 33ff 	mov.w	r3, #4294967295
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	2301      	movs	r3, #1
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	2172      	movs	r1, #114	@ 0x72
 8001238:	f001 f94a 	bl	80024d0 <HAL_I2C_Master_Receive>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3718      	adds	r7, #24
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <APDS9930_CMD_WORD_ReadRegister>:



HAL_StatusTypeDef APDS9930_CMD_WORD_ReadRegister (APDS9930_t* device, uint8_t reg, uint8_t* data) {
 8001246:	b580      	push	{r7, lr}
 8001248:	b088      	sub	sp, #32
 800124a:	af02      	add	r7, sp, #8
 800124c:	60f8      	str	r0, [r7, #12]
 800124e:	460b      	mov	r3, r1
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	72fb      	strb	r3, [r7, #11]
	uint8_t cmd = APDS9930_REG_COMMAND_REPEAT + reg;
 8001254:	7afb      	ldrb	r3, [r7, #11]
 8001256:	3b80      	subs	r3, #128	@ 0x80
 8001258:	b2db      	uxtb	r3, r3
 800125a:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Master_Transmit (device->i2c_handle, APDS9930_I2C_ADDR, &cmd, 1, HAL_MAX_DELAY)
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6818      	ldr	r0, [r3, #0]
 8001260:	f107 0217 	add.w	r2, r7, #23
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	2172      	movs	r1, #114	@ 0x72
 800126e:	f001 f817 	bl	80022a0 <HAL_I2C_Master_Transmit>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <APDS9930_CMD_WORD_ReadRegister+0x36>
			!= HAL_OK)	return HAL_ERROR;
 8001278:	2301      	movs	r3, #1
 800127a:	e00a      	b.n	8001292 <APDS9930_CMD_WORD_ReadRegister+0x4c>

	return HAL_I2C_Master_Receive (device->i2c_handle, APDS9930_I2C_ADDR, data, 2, HAL_MAX_DELAY);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	6818      	ldr	r0, [r3, #0]
 8001280:	f04f 33ff 	mov.w	r3, #4294967295
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2302      	movs	r3, #2
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	2172      	movs	r1, #114	@ 0x72
 800128c:	f001 f920 	bl	80024d0 <HAL_I2C_Master_Receive>
 8001290:	4603      	mov	r3, r0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <APDS9930_CMD_WriteRegister>:



HAL_StatusTypeDef APDS9930_CMD_WriteRegister (APDS9930_t* device, uint8_t reg, uint8_t* data) {
 800129a:	b580      	push	{r7, lr}
 800129c:	b088      	sub	sp, #32
 800129e:	af02      	add	r7, sp, #8
 80012a0:	60f8      	str	r0, [r7, #12]
 80012a2:	460b      	mov	r3, r1
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	72fb      	strb	r3, [r7, #11]
	uint8_t cmd[2] = {
			APDS9930_REG_COMMAND_REPEAT + reg,
 80012a8:	7afb      	ldrb	r3, [r7, #11]
 80012aa:	3b80      	subs	r3, #128	@ 0x80
 80012ac:	b2db      	uxtb	r3, r3
	uint8_t cmd[2] = {
 80012ae:	753b      	strb	r3, [r7, #20]
			(*data)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	781b      	ldrb	r3, [r3, #0]
	uint8_t cmd[2] = {
 80012b4:	757b      	strb	r3, [r7, #21]
	};

	return HAL_I2C_Master_Transmit (device->i2c_handle, APDS9930_I2C_ADDR, cmd, 2, HAL_MAX_DELAY);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	6818      	ldr	r0, [r3, #0]
 80012ba:	f107 0214 	add.w	r2, r7, #20
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	2302      	movs	r3, #2
 80012c6:	2172      	movs	r1, #114	@ 0x72
 80012c8:	f000 ffea 	bl	80022a0 <HAL_I2C_Master_Transmit>
 80012cc:	4603      	mov	r3, r0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <APDS9930_CMD_CLI_WriteRegister>:



HAL_StatusTypeDef APDS9930_CMD_CLI_WriteRegister (APDS9930_t* device) {
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af02      	add	r7, sp, #8
 80012dc:	6078      	str	r0, [r7, #4]
	uint8_t cmd = APDS9930_REG_COMMAND_CLI;
 80012de:	23e7      	movs	r3, #231	@ 0xe7
 80012e0:	73fb      	strb	r3, [r7, #15]

	return HAL_I2C_Master_Transmit (device->i2c_handle, APDS9930_I2C_ADDR, &cmd, 1, HAL_MAX_DELAY);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6818      	ldr	r0, [r3, #0]
 80012e6:	f107 020f 	add.w	r2, r7, #15
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	2172      	movs	r1, #114	@ 0x72
 80012f4:	f000 ffd4 	bl	80022a0 <HAL_I2C_Master_Transmit>
 80012f8:	4603      	mov	r3, r0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <APDS9930_CMD_WORD_WriteRegister>:



HAL_StatusTypeDef APDS9930_CMD_WORD_WriteRegister (APDS9930_t* device, uint8_t reg, uint8_t* data_low, uint8_t* data_high) {
 8001302:	b580      	push	{r7, lr}
 8001304:	b088      	sub	sp, #32
 8001306:	af02      	add	r7, sp, #8
 8001308:	60f8      	str	r0, [r7, #12]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	460b      	mov	r3, r1
 8001310:	72fb      	strb	r3, [r7, #11]
	uint8_t cmd[3] = {
			APDS9930_REG_COMMAND_AUTO_INC + reg,
 8001312:	7afb      	ldrb	r3, [r7, #11]
 8001314:	3b60      	subs	r3, #96	@ 0x60
 8001316:	b2db      	uxtb	r3, r3
	uint8_t cmd[3] = {
 8001318:	753b      	strb	r3, [r7, #20]
			(*data_low),
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	781b      	ldrb	r3, [r3, #0]
	uint8_t cmd[3] = {
 800131e:	757b      	strb	r3, [r7, #21]
			(*data_high)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	781b      	ldrb	r3, [r3, #0]
	uint8_t cmd[3] = {
 8001324:	75bb      	strb	r3, [r7, #22]
	};

	return HAL_I2C_Master_Transmit (device->i2c_handle, APDS9930_I2C_ADDR, cmd, 3, HAL_MAX_DELAY);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	6818      	ldr	r0, [r3, #0]
 800132a:	f107 0214 	add.w	r2, r7, #20
 800132e:	f04f 33ff 	mov.w	r3, #4294967295
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	2303      	movs	r3, #3
 8001336:	2172      	movs	r1, #114	@ 0x72
 8001338:	f000 ffb2 	bl	80022a0 <HAL_I2C_Master_Transmit>
 800133c:	4603      	mov	r3, r0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3718      	adds	r7, #24
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <Max>:

/*
 * PRIVATE FUNCTIONS
 */

float Max (int num, ...) {
 8001346:	b40f      	push	{r0, r1, r2, r3}
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
	float max = 0.0f;
 800134e:	f04f 0300 	mov.w	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
	float temp = 0.0f;
 8001354:	f04f 0300 	mov.w	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
	va_list vl;
	va_start (vl, num);
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	603b      	str	r3, [r7, #0]

	for (int i = 0; i < num; i++) {
 8001360:	2300      	movs	r3, #0
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	e01e      	b.n	80013a4 <Max+0x5e>
		temp = (float) va_arg (vl, double);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	3307      	adds	r3, #7
 800136a:	f023 0307 	bic.w	r3, r3, #7
 800136e:	f103 0208 	add.w	r2, r3, #8
 8001372:	603a      	str	r2, [r7, #0]
 8001374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001378:	4610      	mov	r0, r2
 800137a:	4619      	mov	r1, r3
 800137c:	f7ff fc34 	bl	8000be8 <__aeabi_d2f>
 8001380:	4603      	mov	r3, r0
 8001382:	607b      	str	r3, [r7, #4]
		max = temp > max ? temp : max;
 8001384:	ed97 7a01 	vldr	s14, [r7, #4]
 8001388:	edd7 7a03 	vldr	s15, [r7, #12]
 800138c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001394:	dd01      	ble.n	800139a <Max+0x54>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	e000      	b.n	800139c <Max+0x56>
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < num; i++) {
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	3301      	adds	r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	dbdc      	blt.n	8001366 <Max+0x20>
	}

	return max;
 80013ac:	68fb      	ldr	r3, [r7, #12]
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013b8:	b004      	add	sp, #16
 80013ba:	4770      	bx	lr

080013bc <Pow>:

uint8_t Pow (uint8_t base, uint8_t exp) {
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	460a      	mov	r2, r1
 80013c6:	71fb      	strb	r3, [r7, #7]
 80013c8:	4613      	mov	r3, r2
 80013ca:	71bb      	strb	r3, [r7, #6]
	uint8_t answer = 1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	73fb      	strb	r3, [r7, #15]

	for (int i = 0; i < exp; i++) {
 80013d0:	2300      	movs	r3, #0
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	e007      	b.n	80013e6 <Pow+0x2a>
		answer *= base;
 80013d6:	7bfa      	ldrb	r2, [r7, #15]
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	fb12 f303 	smulbb	r3, r2, r3
 80013de:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < exp; i++) {
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	3301      	adds	r3, #1
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	68ba      	ldr	r2, [r7, #8]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	dbf3      	blt.n	80013d6 <Pow+0x1a>
	}

	return answer;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013fc:	b5b0      	push	{r4, r5, r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001402:	f000 fb69 	bl	8001ad8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001406:	f000 f845 	bl	8001494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140a:	f000 f905 	bl	8001618 <MX_GPIO_Init>
  MX_I2C1_Init();
 800140e:	f000 f893 	bl	8001538 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001412:	f000 f8d1 	bl	80015b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  APDS9930_Init (&dev, &hi2c1);
 8001416:	4919      	ldr	r1, [pc, #100]	@ (800147c <main+0x80>)
 8001418:	4819      	ldr	r0, [pc, #100]	@ (8001480 <main+0x84>)
 800141a:	f7ff fc6d 	bl	8000cf8 <APDS9930_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (cool) {
 800141e:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <main+0x88>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0fb      	beq.n	800141e <main+0x22>
		  APDS9930_ReadLux (&dev);
 8001426:	4816      	ldr	r0, [pc, #88]	@ (8001480 <main+0x84>)
 8001428:	f7ff fdfa 	bl	8001020 <APDS9930_ReadLux>
		  APDS9930_ReadProximity (&dev);
 800142c:	4814      	ldr	r0, [pc, #80]	@ (8001480 <main+0x84>)
 800142e:	f7ff fec3 	bl	80011b8 <APDS9930_ReadProximity>

		  sprintf (message, "lux: %.2f\r\nprox: %.2f\r\n\n", dev.lux, dev.prox);
 8001432:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <main+0x84>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f886 	bl	8000548 <__aeabi_f2d>
 800143c:	4604      	mov	r4, r0
 800143e:	460d      	mov	r5, r1
 8001440:	4b0f      	ldr	r3, [pc, #60]	@ (8001480 <main+0x84>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f87f 	bl	8000548 <__aeabi_f2d>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	e9cd 2300 	strd	r2, r3, [sp]
 8001452:	4622      	mov	r2, r4
 8001454:	462b      	mov	r3, r5
 8001456:	490c      	ldr	r1, [pc, #48]	@ (8001488 <main+0x8c>)
 8001458:	480c      	ldr	r0, [pc, #48]	@ (800148c <main+0x90>)
 800145a:	f004 fbb3 	bl	8005bc4 <siprintf>
		  HAL_UART_Transmit (&huart2, (uint8_t *) message, 64, HAL_MAX_DELAY);
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
 8001462:	2240      	movs	r2, #64	@ 0x40
 8001464:	4909      	ldr	r1, [pc, #36]	@ (800148c <main+0x90>)
 8001466:	480a      	ldr	r0, [pc, #40]	@ (8001490 <main+0x94>)
 8001468:	f003 f8a4 	bl	80045b4 <HAL_UART_Transmit>
		  cool = false;
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <main+0x88>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]

		  APDS9930_CMD_CLI_WriteRegister (&dev);
 8001472:	4803      	ldr	r0, [pc, #12]	@ (8001480 <main+0x84>)
 8001474:	f7ff ff2f 	bl	80012d6 <APDS9930_CMD_CLI_WriteRegister>
	  if (cool) {
 8001478:	e7d1      	b.n	800141e <main+0x22>
 800147a:	bf00      	nop
 800147c:	2000020c 	.word	0x2000020c
 8001480:	200002e8 	.word	0x200002e8
 8001484:	200002f4 	.word	0x200002f4
 8001488:	08009450 	.word	0x08009450
 800148c:	200002f8 	.word	0x200002f8
 8001490:	20000260 	.word	0x20000260

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b09c      	sub	sp, #112	@ 0x70
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800149e:	2228      	movs	r2, #40	@ 0x28
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f004 fbf1 	bl	8005c8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2234      	movs	r2, #52	@ 0x34
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f004 fbe3 	bl	8005c8a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014c4:	2302      	movs	r3, #2
 80014c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c8:	2301      	movs	r3, #1
 80014ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014cc:	2310      	movs	r3, #16
 80014ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80014d8:	4618      	mov	r0, r3
 80014da:	f001 fc2d 	bl	8002d38 <HAL_RCC_OscConfig>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80014e4:	f000 f8e4 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e8:	230f      	movs	r3, #15
 80014ea:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014ec:	2300      	movs	r3, #0
 80014ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f0:	2300      	movs	r3, #0
 80014f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014fa:	2300      	movs	r3, #0
 80014fc:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014fe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f002 fc55 	bl	8003db4 <HAL_RCC_ClockConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001510:	f000 f8ce 	bl	80016b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001514:	2320      	movs	r3, #32
 8001516:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8001518:	2310      	movs	r3, #16
 800151a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800151c:	463b      	mov	r3, r7
 800151e:	4618      	mov	r0, r3
 8001520:	f002 fe68 	bl	80041f4 <HAL_RCCEx_PeriphCLKConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800152a:	f000 f8c1 	bl	80016b0 <Error_Handler>
  }
}
 800152e:	bf00      	nop
 8001530:	3770      	adds	r7, #112	@ 0x70
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800153c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ac <MX_I2C1_Init+0x74>)
 800153e:	4a1c      	ldr	r2, [pc, #112]	@ (80015b0 <MX_I2C1_Init+0x78>)
 8001540:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 8001542:	4b1a      	ldr	r3, [pc, #104]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001544:	4a1b      	ldr	r2, [pc, #108]	@ (80015b4 <MX_I2C1_Init+0x7c>)
 8001546:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001548:	4b18      	ldr	r3, [pc, #96]	@ (80015ac <MX_I2C1_Init+0x74>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800154e:	4b17      	ldr	r3, [pc, #92]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001550:	2201      	movs	r2, #1
 8001552:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001554:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800155a:	4b14      	ldr	r3, [pc, #80]	@ (80015ac <MX_I2C1_Init+0x74>)
 800155c:	2200      	movs	r2, #0
 800155e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001560:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001566:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <MX_I2C1_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001572:	480e      	ldr	r0, [pc, #56]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001574:	f000 fdf9 	bl	800216a <HAL_I2C_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800157e:	f000 f897 	bl	80016b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001582:	2100      	movs	r1, #0
 8001584:	4809      	ldr	r0, [pc, #36]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001586:	f001 fb3f 	bl	8002c08 <HAL_I2CEx_ConfigAnalogFilter>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001590:	f000 f88e 	bl	80016b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001594:	2100      	movs	r1, #0
 8001596:	4805      	ldr	r0, [pc, #20]	@ (80015ac <MX_I2C1_Init+0x74>)
 8001598:	f001 fb81 	bl	8002c9e <HAL_I2CEx_ConfigDigitalFilter>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015a2:	f000 f885 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000020c 	.word	0x2000020c
 80015b0:	40005400 	.word	0x40005400
 80015b4:	0010020a 	.word	0x0010020a

080015b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015bc:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015be:	4a15      	ldr	r2, [pc, #84]	@ (8001614 <MX_USART2_UART_Init+0x5c>)
 80015c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80015c2:	4b13      	ldr	r3, [pc, #76]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015c4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80015c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015de:	220c      	movs	r2, #12
 80015e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e8:	4b09      	ldr	r3, [pc, #36]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015fa:	4805      	ldr	r0, [pc, #20]	@ (8001610 <MX_USART2_UART_Init+0x58>)
 80015fc:	f002 ff8c 	bl	8004518 <HAL_UART_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001606:	f000 f853 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000260 	.word	0x20000260
 8001614:	40004400 	.word	0x40004400

08001618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
 800162c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800162e:	4b1f      	ldr	r3, [pc, #124]	@ (80016ac <MX_GPIO_Init+0x94>)
 8001630:	695b      	ldr	r3, [r3, #20]
 8001632:	4a1e      	ldr	r2, [pc, #120]	@ (80016ac <MX_GPIO_Init+0x94>)
 8001634:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001638:	6153      	str	r3, [r2, #20]
 800163a:	4b1c      	ldr	r3, [pc, #112]	@ (80016ac <MX_GPIO_Init+0x94>)
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <MX_GPIO_Init+0x94>)
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	4a18      	ldr	r2, [pc, #96]	@ (80016ac <MX_GPIO_Init+0x94>)
 800164c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001650:	6153      	str	r3, [r2, #20]
 8001652:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <MX_GPIO_Init+0x94>)
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	4b13      	ldr	r3, [pc, #76]	@ (80016ac <MX_GPIO_Init+0x94>)
 8001660:	695b      	ldr	r3, [r3, #20]
 8001662:	4a12      	ldr	r2, [pc, #72]	@ (80016ac <MX_GPIO_Init+0x94>)
 8001664:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001668:	6153      	str	r3, [r2, #20]
 800166a:	4b10      	ldr	r3, [pc, #64]	@ (80016ac <MX_GPIO_Init+0x94>)
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 8001676:	2301      	movs	r3, #1
 8001678:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800167a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800167e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001680:	2301      	movs	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	4619      	mov	r1, r3
 800168a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800168e:	f000 fbbf 	bl	8001e10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2100      	movs	r1, #0
 8001696:	2006      	movs	r0, #6
 8001698:	f000 fb83 	bl	8001da2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800169c:	2006      	movs	r0, #6
 800169e:	f000 fb9c 	bl	8001dda <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016a2:	bf00      	nop
 80016a4:	3720      	adds	r7, #32
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40021000 	.word	0x40021000

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b4:	b672      	cpsid	i
}
 80016b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <Error_Handler+0x8>

080016bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <HAL_MspInit+0x44>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001700 <HAL_MspInit+0x44>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6193      	str	r3, [r2, #24]
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <HAL_MspInit+0x44>)
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <HAL_MspInit+0x44>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	4a08      	ldr	r2, [pc, #32]	@ (8001700 <HAL_MspInit+0x44>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	61d3      	str	r3, [r2, #28]
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_MspInit+0x44>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	@ 0x28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a26      	ldr	r2, [pc, #152]	@ (80017bc <HAL_I2C_MspInit+0xb8>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d145      	bne.n	80017b2 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	4b26      	ldr	r3, [pc, #152]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 8001728:	695b      	ldr	r3, [r3, #20]
 800172a:	4a25      	ldr	r2, [pc, #148]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 800172c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001730:	6153      	str	r3, [r2, #20]
 8001732:	4b23      	ldr	r3, [pc, #140]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	4b20      	ldr	r3, [pc, #128]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 8001740:	695b      	ldr	r3, [r3, #20]
 8001742:	4a1f      	ldr	r2, [pc, #124]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 8001744:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001748:	6153      	str	r3, [r2, #20]
 800174a:	4b1d      	ldr	r3, [pc, #116]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800175a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800175c:	2312      	movs	r3, #18
 800175e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001764:	2303      	movs	r3, #3
 8001766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001768:	2304      	movs	r3, #4
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001776:	f000 fb4b 	bl	8001e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800177a:	2380      	movs	r3, #128	@ 0x80
 800177c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800177e:	2312      	movs	r3, #18
 8001780:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800178a:	2304      	movs	r3, #4
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	480b      	ldr	r0, [pc, #44]	@ (80017c4 <HAL_I2C_MspInit+0xc0>)
 8001796:	f000 fb3b 	bl	8001e10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800179a:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	4a08      	ldr	r2, [pc, #32]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 80017a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017a4:	61d3      	str	r3, [r2, #28]
 80017a6:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_I2C_MspInit+0xbc>)
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40005400 	.word	0x40005400
 80017c0:	40021000 	.word	0x40021000
 80017c4:	48000400 	.word	0x48000400

080017c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	@ 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a17      	ldr	r2, [pc, #92]	@ (8001844 <HAL_UART_MspInit+0x7c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d128      	bne.n	800183c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ea:	4b17      	ldr	r3, [pc, #92]	@ (8001848 <HAL_UART_MspInit+0x80>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	4a16      	ldr	r2, [pc, #88]	@ (8001848 <HAL_UART_MspInit+0x80>)
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f4:	61d3      	str	r3, [r2, #28]
 80017f6:	4b14      	ldr	r3, [pc, #80]	@ (8001848 <HAL_UART_MspInit+0x80>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001802:	4b11      	ldr	r3, [pc, #68]	@ (8001848 <HAL_UART_MspInit+0x80>)
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	4a10      	ldr	r2, [pc, #64]	@ (8001848 <HAL_UART_MspInit+0x80>)
 8001808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800180c:	6153      	str	r3, [r2, #20]
 800180e:	4b0e      	ldr	r3, [pc, #56]	@ (8001848 <HAL_UART_MspInit+0x80>)
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800181a:	230c      	movs	r3, #12
 800181c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181e:	2302      	movs	r3, #2
 8001820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001826:	2303      	movs	r3, #3
 8001828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800182a:	2307      	movs	r3, #7
 800182c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4619      	mov	r1, r3
 8001834:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001838:	f000 faea 	bl	8001e10 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800183c:	bf00      	nop
 800183e:	3728      	adds	r7, #40	@ 0x28
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40004400 	.word	0x40004400
 8001848:	40021000 	.word	0x40021000

0800184c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <NMI_Handler+0x4>

08001854 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <HardFault_Handler+0x4>

0800185c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <MemManage_Handler+0x4>

08001864 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <BusFault_Handler+0x4>

0800186c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <UsageFault_Handler+0x4>

08001874 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001882:	b480      	push	{r7}
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a2:	f000 f95f 	bl	8001b64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
	...

080018ac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (!HAL_GPIO_ReadPin(INT_GPIO_Port, INT_Pin)) {
 80018b0:	2101      	movs	r1, #1
 80018b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b6:	f000 fc1d 	bl	80020f4 <HAL_GPIO_ReadPin>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d102      	bne.n	80018c6 <EXTI0_IRQHandler+0x1a>
		cool = true;
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <EXTI0_IRQHandler+0x24>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 80018c6:	2001      	movs	r0, #1
 80018c8:	f000 fc2c 	bl	8002124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	200002f4 	.word	0x200002f4

080018d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return 1;
 80018d8:	2301      	movs	r3, #1
}
 80018da:	4618      	mov	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <_kill>:

int _kill(int pid, int sig)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018ee:	f004 fa1f 	bl	8005d30 <__errno>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2216      	movs	r2, #22
 80018f6:	601a      	str	r2, [r3, #0]
  return -1;
 80018f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <_exit>:

void _exit (int status)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800190c:	f04f 31ff 	mov.w	r1, #4294967295
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff ffe7 	bl	80018e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001916:	bf00      	nop
 8001918:	e7fd      	b.n	8001916 <_exit+0x12>

0800191a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b086      	sub	sp, #24
 800191e:	af00      	add	r7, sp, #0
 8001920:	60f8      	str	r0, [r7, #12]
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	e00a      	b.n	8001942 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800192c:	f3af 8000 	nop.w
 8001930:	4601      	mov	r1, r0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	60ba      	str	r2, [r7, #8]
 8001938:	b2ca      	uxtb	r2, r1
 800193a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	697a      	ldr	r2, [r7, #20]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	dbf0      	blt.n	800192c <_read+0x12>
  }

  return len;
 800194a:	687b      	ldr	r3, [r7, #4]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	e009      	b.n	800197a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	1c5a      	adds	r2, r3, #1
 800196a:	60ba      	str	r2, [r7, #8]
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	3301      	adds	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	429a      	cmp	r2, r3
 8001980:	dbf1      	blt.n	8001966 <_write+0x12>
  }
  return len;
 8001982:	687b      	ldr	r3, [r7, #4]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <_close>:

int _close(int file)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019b4:	605a      	str	r2, [r3, #4]
  return 0;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <_isatty>:

int _isatty(int file)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019cc:	2301      	movs	r3, #1
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019da:	b480      	push	{r7}
 80019dc:	b085      	sub	sp, #20
 80019de:	af00      	add	r7, sp, #0
 80019e0:	60f8      	str	r0, [r7, #12]
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019fc:	4a14      	ldr	r2, [pc, #80]	@ (8001a50 <_sbrk+0x5c>)
 80019fe:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <_sbrk+0x60>)
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a08:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <_sbrk+0x64>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d102      	bne.n	8001a16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a10:	4b11      	ldr	r3, [pc, #68]	@ (8001a58 <_sbrk+0x64>)
 8001a12:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <_sbrk+0x68>)
 8001a14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a16:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <_sbrk+0x64>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d207      	bcs.n	8001a34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a24:	f004 f984 	bl	8005d30 <__errno>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	220c      	movs	r2, #12
 8001a2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a32:	e009      	b.n	8001a48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a34:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <_sbrk+0x64>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a3a:	4b07      	ldr	r3, [pc, #28]	@ (8001a58 <_sbrk+0x64>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	4a05      	ldr	r2, [pc, #20]	@ (8001a58 <_sbrk+0x64>)
 8001a44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a46:	68fb      	ldr	r3, [r7, #12]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20004000 	.word	0x20004000
 8001a54:	00000400 	.word	0x00000400
 8001a58:	20000338 	.word	0x20000338
 8001a5c:	20000490 	.word	0x20000490

08001a60 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <SystemInit+0x20>)
 8001a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a6a:	4a05      	ldr	r2, [pc, #20]	@ (8001a80 <SystemInit+0x20>)
 8001a6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001abc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a88:	f7ff ffea 	bl	8001a60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a8c:	480c      	ldr	r0, [pc, #48]	@ (8001ac0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a8e:	490d      	ldr	r1, [pc, #52]	@ (8001ac4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac8 <LoopForever+0xe>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a94:	e002      	b.n	8001a9c <LoopCopyDataInit>

08001a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a9a:	3304      	adds	r3, #4

08001a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aa0:	d3f9      	bcc.n	8001a96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8001acc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001aa4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ad0 <LoopForever+0x16>)
  movs r3, #0
 8001aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aa8:	e001      	b.n	8001aae <LoopFillZerobss>

08001aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aac:	3204      	adds	r2, #4

08001aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ab0:	d3fb      	bcc.n	8001aaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ab2:	f004 f943 	bl	8005d3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ab6:	f7ff fca1 	bl	80013fc <main>

08001aba <LoopForever>:

LoopForever:
    b LoopForever
 8001aba:	e7fe      	b.n	8001aba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001abc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ac8:	080098e0 	.word	0x080098e0
  ldr r2, =_sbss
 8001acc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ad0:	2000048c 	.word	0x2000048c

08001ad4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ad4:	e7fe      	b.n	8001ad4 <ADC1_IRQHandler>
	...

08001ad8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001adc:	4b08      	ldr	r3, [pc, #32]	@ (8001b00 <HAL_Init+0x28>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a07      	ldr	r2, [pc, #28]	@ (8001b00 <HAL_Init+0x28>)
 8001ae2:	f043 0310 	orr.w	r3, r3, #16
 8001ae6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ae8:	2003      	movs	r0, #3
 8001aea:	f000 f94f 	bl	8001d8c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aee:	200f      	movs	r0, #15
 8001af0:	f000 f808 	bl	8001b04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af4:	f7ff fde2 	bl	80016bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40022000 	.word	0x40022000

08001b04 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b0c:	4b12      	ldr	r3, [pc, #72]	@ (8001b58 <HAL_InitTick+0x54>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <HAL_InitTick+0x58>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	4619      	mov	r1, r3
 8001b16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 f967 	bl	8001df6 <HAL_SYSTICK_Config>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e00e      	b.n	8001b50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b0f      	cmp	r3, #15
 8001b36:	d80a      	bhi.n	8001b4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b40:	f000 f92f 	bl	8001da2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b44:	4a06      	ldr	r2, [pc, #24]	@ (8001b60 <HAL_InitTick+0x5c>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e000      	b.n	8001b50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	20000000 	.word	0x20000000
 8001b5c:	20000008 	.word	0x20000008
 8001b60:	20000004 	.word	0x20000004

08001b64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <HAL_IncTick+0x20>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_IncTick+0x24>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <HAL_IncTick+0x24>)
 8001b76:	6013      	str	r3, [r2, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	20000008 	.word	0x20000008
 8001b88:	2000033c 	.word	0x2000033c

08001b8c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b90:	4b03      	ldr	r3, [pc, #12]	@ (8001ba0 <HAL_GetTick+0x14>)
 8001b92:	681b      	ldr	r3, [r3, #0]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	2000033c 	.word	0x2000033c

08001ba4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bac:	f7ff ffee 	bl	8001b8c <HAL_GetTick>
 8001bb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bbc:	d005      	beq.n	8001bca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <HAL_Delay+0x44>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001bca:	bf00      	nop
 8001bcc:	f7ff ffde 	bl	8001b8c <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d8f7      	bhi.n	8001bcc <HAL_Delay+0x28>
  {
  }
}
 8001bdc:	bf00      	nop
 8001bde:	bf00      	nop
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000008 	.word	0x20000008

08001bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c30 <__NVIC_SetPriorityGrouping+0x44>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c02:	68ba      	ldr	r2, [r7, #8]
 8001c04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c08:	4013      	ands	r3, r2
 8001c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1e:	4a04      	ldr	r2, [pc, #16]	@ (8001c30 <__NVIC_SetPriorityGrouping+0x44>)
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	60d3      	str	r3, [r2, #12]
}
 8001c24:	bf00      	nop
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c38:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <__NVIC_GetPriorityGrouping+0x18>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	f003 0307 	and.w	r3, r3, #7
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	e000ed00 	.word	0xe000ed00

08001c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	db0b      	blt.n	8001c7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	f003 021f 	and.w	r2, r3, #31
 8001c68:	4907      	ldr	r1, [pc, #28]	@ (8001c88 <__NVIC_EnableIRQ+0x38>)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	095b      	lsrs	r3, r3, #5
 8001c70:	2001      	movs	r0, #1
 8001c72:	fa00 f202 	lsl.w	r2, r0, r2
 8001c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	e000e100 	.word	0xe000e100

08001c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	6039      	str	r1, [r7, #0]
 8001c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	db0a      	blt.n	8001cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	490c      	ldr	r1, [pc, #48]	@ (8001cd8 <__NVIC_SetPriority+0x4c>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	0112      	lsls	r2, r2, #4
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	440b      	add	r3, r1
 8001cb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb4:	e00a      	b.n	8001ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	4908      	ldr	r1, [pc, #32]	@ (8001cdc <__NVIC_SetPriority+0x50>)
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	f003 030f 	and.w	r3, r3, #15
 8001cc2:	3b04      	subs	r3, #4
 8001cc4:	0112      	lsls	r2, r2, #4
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	440b      	add	r3, r1
 8001cca:	761a      	strb	r2, [r3, #24]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000e100 	.word	0xe000e100
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b089      	sub	sp, #36	@ 0x24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	f1c3 0307 	rsb	r3, r3, #7
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	bf28      	it	cs
 8001cfe:	2304      	movcs	r3, #4
 8001d00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3304      	adds	r3, #4
 8001d06:	2b06      	cmp	r3, #6
 8001d08:	d902      	bls.n	8001d10 <NVIC_EncodePriority+0x30>
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3b03      	subs	r3, #3
 8001d0e:	e000      	b.n	8001d12 <NVIC_EncodePriority+0x32>
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d14:	f04f 32ff 	mov.w	r2, #4294967295
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43da      	mvns	r2, r3
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	401a      	ands	r2, r3
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d28:	f04f 31ff 	mov.w	r1, #4294967295
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d32:	43d9      	mvns	r1, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d38:	4313      	orrs	r3, r2
         );
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3724      	adds	r7, #36	@ 0x24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
	...

08001d48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d58:	d301      	bcc.n	8001d5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e00f      	b.n	8001d7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d88 <SysTick_Config+0x40>)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d66:	210f      	movs	r1, #15
 8001d68:	f04f 30ff 	mov.w	r0, #4294967295
 8001d6c:	f7ff ff8e 	bl	8001c8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d70:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <SysTick_Config+0x40>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d76:	4b04      	ldr	r3, [pc, #16]	@ (8001d88 <SysTick_Config+0x40>)
 8001d78:	2207      	movs	r2, #7
 8001d7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	e000e010 	.word	0xe000e010

08001d8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff ff29 	bl	8001bec <__NVIC_SetPriorityGrouping>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b086      	sub	sp, #24
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	4603      	mov	r3, r0
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
 8001dae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db4:	f7ff ff3e 	bl	8001c34 <__NVIC_GetPriorityGrouping>
 8001db8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68b9      	ldr	r1, [r7, #8]
 8001dbe:	6978      	ldr	r0, [r7, #20]
 8001dc0:	f7ff ff8e 	bl	8001ce0 <NVIC_EncodePriority>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dca:	4611      	mov	r1, r2
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff5d 	bl	8001c8c <__NVIC_SetPriority>
}
 8001dd2:	bf00      	nop
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	4603      	mov	r3, r0
 8001de2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff31 	bl	8001c50 <__NVIC_EnableIRQ>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f7ff ffa2 	bl	8001d48 <SysTick_Config>
 8001e04:	4603      	mov	r3, r0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e1e:	e14e      	b.n	80020be <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	2101      	movs	r1, #1
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 8140 	beq.w	80020b8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 0303 	and.w	r3, r3, #3
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d005      	beq.n	8001e50 <HAL_GPIO_Init+0x40>
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d130      	bne.n	8001eb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	2203      	movs	r2, #3
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	4013      	ands	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e86:	2201      	movs	r2, #1
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4013      	ands	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	091b      	lsrs	r3, r3, #4
 8001e9c:	f003 0201 	and.w	r2, r3, #1
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	d017      	beq.n	8001eee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	2203      	movs	r2, #3
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d123      	bne.n	8001f42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	08da      	lsrs	r2, r3, #3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3208      	adds	r2, #8
 8001f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	220f      	movs	r2, #15
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	691a      	ldr	r2, [r3, #16]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f003 0307 	and.w	r3, r3, #7
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	08da      	lsrs	r2, r3, #3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3208      	adds	r2, #8
 8001f3c:	6939      	ldr	r1, [r7, #16]
 8001f3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4013      	ands	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 0203 	and.w	r2, r3, #3
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f000 809a 	beq.w	80020b8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f84:	4b55      	ldr	r3, [pc, #340]	@ (80020dc <HAL_GPIO_Init+0x2cc>)
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	4a54      	ldr	r2, [pc, #336]	@ (80020dc <HAL_GPIO_Init+0x2cc>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6193      	str	r3, [r2, #24]
 8001f90:	4b52      	ldr	r3, [pc, #328]	@ (80020dc <HAL_GPIO_Init+0x2cc>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f9c:	4a50      	ldr	r2, [pc, #320]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	089b      	lsrs	r3, r3, #2
 8001fa2:	3302      	adds	r3, #2
 8001fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f003 0303 	and.w	r3, r3, #3
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	220f      	movs	r2, #15
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001fc6:	d013      	beq.n	8001ff0 <HAL_GPIO_Init+0x1e0>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a46      	ldr	r2, [pc, #280]	@ (80020e4 <HAL_GPIO_Init+0x2d4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d00d      	beq.n	8001fec <HAL_GPIO_Init+0x1dc>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a45      	ldr	r2, [pc, #276]	@ (80020e8 <HAL_GPIO_Init+0x2d8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d007      	beq.n	8001fe8 <HAL_GPIO_Init+0x1d8>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a44      	ldr	r2, [pc, #272]	@ (80020ec <HAL_GPIO_Init+0x2dc>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d101      	bne.n	8001fe4 <HAL_GPIO_Init+0x1d4>
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e006      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001fe4:	2305      	movs	r3, #5
 8001fe6:	e004      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001fe8:	2302      	movs	r3, #2
 8001fea:	e002      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <HAL_GPIO_Init+0x1e2>
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	f002 0203 	and.w	r2, r2, #3
 8001ff8:	0092      	lsls	r2, r2, #2
 8001ffa:	4093      	lsls	r3, r2
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002002:	4937      	ldr	r1, [pc, #220]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002010:	4b37      	ldr	r3, [pc, #220]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	43db      	mvns	r3, r3
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4013      	ands	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800202c:	693a      	ldr	r2, [r7, #16]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4313      	orrs	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002034:	4a2e      	ldr	r2, [pc, #184]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800203a:	4b2d      	ldr	r3, [pc, #180]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	43db      	mvns	r3, r3
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4013      	ands	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	4313      	orrs	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800205e:	4a24      	ldr	r2, [pc, #144]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002064:	4b22      	ldr	r3, [pc, #136]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	43db      	mvns	r3, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	4313      	orrs	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002088:	4a19      	ldr	r2, [pc, #100]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800208e:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	43db      	mvns	r3, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80020b2:	4a0f      	ldr	r2, [pc, #60]	@ (80020f0 <HAL_GPIO_Init+0x2e0>)
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	3301      	adds	r3, #1
 80020bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	fa22 f303 	lsr.w	r3, r2, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f47f aea9 	bne.w	8001e20 <HAL_GPIO_Init+0x10>
  }
}
 80020ce:	bf00      	nop
 80020d0:	bf00      	nop
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	40021000 	.word	0x40021000
 80020e0:	40010000 	.word	0x40010000
 80020e4:	48000400 	.word	0x48000400
 80020e8:	48000800 	.word	0x48000800
 80020ec:	48000c00 	.word	0x48000c00
 80020f0:	40010400 	.word	0x40010400

080020f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	691a      	ldr	r2, [r3, #16]
 8002104:	887b      	ldrh	r3, [r7, #2]
 8002106:	4013      	ands	r3, r2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800210c:	2301      	movs	r3, #1
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	e001      	b.n	8002116 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002116:	7bfb      	ldrb	r3, [r7, #15]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800212e:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	88fb      	ldrh	r3, [r7, #6]
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d006      	beq.n	8002148 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800213c:	88fb      	ldrh	r3, [r7, #6]
 800213e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	4618      	mov	r0, r3
 8002144:	f000 f806 	bl	8002154 <HAL_GPIO_EXTI_Callback>
  }
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40010400 	.word	0x40010400

08002154 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e08d      	b.n	8002298 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d106      	bne.n	8002196 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff fab7 	bl	8001704 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2224      	movs	r2, #36	@ 0x24
 800219a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0201 	bic.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689a      	ldr	r2, [r3, #8]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d107      	bne.n	80021e4 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	e006      	b.n	80021f2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80021f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d108      	bne.n	800220c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	e007      	b.n	800221c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800221a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	6812      	ldr	r2, [r2, #0]
 8002226:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800222a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800222e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68da      	ldr	r2, [r3, #12]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800223e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69d9      	ldr	r1, [r3, #28]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a1a      	ldr	r2, [r3, #32]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	430a      	orrs	r2, r1
 8002268:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f042 0201 	orr.w	r2, r2, #1
 8002278:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2220      	movs	r2, #32
 8002284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	607a      	str	r2, [r7, #4]
 80022aa:	461a      	mov	r2, r3
 80022ac:	460b      	mov	r3, r1
 80022ae:	817b      	strh	r3, [r7, #10]
 80022b0:	4613      	mov	r3, r2
 80022b2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b20      	cmp	r3, #32
 80022be:	f040 80fd 	bne.w	80024bc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_I2C_Master_Transmit+0x30>
 80022cc:	2302      	movs	r3, #2
 80022ce:	e0f6      	b.n	80024be <HAL_I2C_Master_Transmit+0x21e>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022d8:	f7ff fc58 	bl	8001b8c <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	9300      	str	r3, [sp, #0]
 80022e2:	2319      	movs	r3, #25
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022ea:	68f8      	ldr	r0, [r7, #12]
 80022ec:	f000 fa0a 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e0e1      	b.n	80024be <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2221      	movs	r2, #33	@ 0x21
 80022fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2210      	movs	r2, #16
 8002306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	893a      	ldrh	r2, [r7, #8]
 800231a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002326:	b29b      	uxth	r3, r3
 8002328:	2bff      	cmp	r3, #255	@ 0xff
 800232a:	d906      	bls.n	800233a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	22ff      	movs	r2, #255	@ 0xff
 8002330:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002332:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002336:	617b      	str	r3, [r7, #20]
 8002338:	e007      	b.n	800234a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800233e:	b29a      	uxth	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002344:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002348:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800234e:	2b00      	cmp	r3, #0
 8002350:	d024      	beq.n	800239c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002356:	781a      	ldrb	r2, [r3, #0]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800236c:	b29b      	uxth	r3, r3
 800236e:	3b01      	subs	r3, #1
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800237a:	3b01      	subs	r3, #1
 800237c:	b29a      	uxth	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002386:	b2db      	uxtb	r3, r3
 8002388:	3301      	adds	r3, #1
 800238a:	b2da      	uxtb	r2, r3
 800238c:	8979      	ldrh	r1, [r7, #10]
 800238e:	4b4e      	ldr	r3, [pc, #312]	@ (80024c8 <HAL_I2C_Master_Transmit+0x228>)
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 fc05 	bl	8002ba4 <I2C_TransferConfig>
 800239a:	e066      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	8979      	ldrh	r1, [r7, #10]
 80023a4:	4b48      	ldr	r3, [pc, #288]	@ (80024c8 <HAL_I2C_Master_Transmit+0x228>)
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 fbfa 	bl	8002ba4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80023b0:	e05b      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	6a39      	ldr	r1, [r7, #32]
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f000 f9fd 	bl	80027b6 <I2C_WaitOnTXISFlagUntilTimeout>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e07b      	b.n	80024be <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ca:	781a      	ldrb	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d6:	1c5a      	adds	r2, r3, #1
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ee:	3b01      	subs	r3, #1
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d034      	beq.n	800246a <HAL_I2C_Master_Transmit+0x1ca>
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002404:	2b00      	cmp	r3, #0
 8002406:	d130      	bne.n	800246a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	2200      	movs	r2, #0
 8002410:	2180      	movs	r1, #128	@ 0x80
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 f976 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e04d      	b.n	80024be <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002426:	b29b      	uxth	r3, r3
 8002428:	2bff      	cmp	r3, #255	@ 0xff
 800242a:	d90e      	bls.n	800244a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	22ff      	movs	r2, #255	@ 0xff
 8002430:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002436:	b2da      	uxtb	r2, r3
 8002438:	8979      	ldrh	r1, [r7, #10]
 800243a:	2300      	movs	r3, #0
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 fbae 	bl	8002ba4 <I2C_TransferConfig>
 8002448:	e00f      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002458:	b2da      	uxtb	r2, r3
 800245a:	8979      	ldrh	r1, [r7, #10]
 800245c:	2300      	movs	r3, #0
 800245e:	9300      	str	r3, [sp, #0]
 8002460:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f000 fb9d 	bl	8002ba4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246e:	b29b      	uxth	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	d19e      	bne.n	80023b2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	6a39      	ldr	r1, [r7, #32]
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 f9e3 	bl	8002844 <I2C_WaitOnSTOPFlagUntilTimeout>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e01a      	b.n	80024be <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2220      	movs	r2, #32
 800248e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6859      	ldr	r1, [r3, #4]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <HAL_I2C_Master_Transmit+0x22c>)
 800249c:	400b      	ands	r3, r1
 800249e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	e000      	b.n	80024be <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80024bc:	2302      	movs	r3, #2
  }
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	80002000 	.word	0x80002000
 80024cc:	fe00e800 	.word	0xfe00e800

080024d0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af02      	add	r7, sp, #8
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	607a      	str	r2, [r7, #4]
 80024da:	461a      	mov	r2, r3
 80024dc:	460b      	mov	r3, r1
 80024de:	817b      	strh	r3, [r7, #10]
 80024e0:	4613      	mov	r3, r2
 80024e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b20      	cmp	r3, #32
 80024ee:	f040 80db 	bne.w	80026a8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d101      	bne.n	8002500 <HAL_I2C_Master_Receive+0x30>
 80024fc:	2302      	movs	r3, #2
 80024fe:	e0d4      	b.n	80026aa <HAL_I2C_Master_Receive+0x1da>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002508:	f7ff fb40 	bl	8001b8c <HAL_GetTick>
 800250c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2319      	movs	r3, #25
 8002514:	2201      	movs	r2, #1
 8002516:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 f8f2 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e0bf      	b.n	80026aa <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2222      	movs	r2, #34	@ 0x22
 800252e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2210      	movs	r2, #16
 8002536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	893a      	ldrh	r2, [r7, #8]
 800254a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002556:	b29b      	uxth	r3, r3
 8002558:	2bff      	cmp	r3, #255	@ 0xff
 800255a:	d90e      	bls.n	800257a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2201      	movs	r2, #1
 8002560:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002566:	b2da      	uxtb	r2, r3
 8002568:	8979      	ldrh	r1, [r7, #10]
 800256a:	4b52      	ldr	r3, [pc, #328]	@ (80026b4 <HAL_I2C_Master_Receive+0x1e4>)
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 fb16 	bl	8002ba4 <I2C_TransferConfig>
 8002578:	e06d      	b.n	8002656 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	b2da      	uxtb	r2, r3
 800258a:	8979      	ldrh	r1, [r7, #10]
 800258c:	4b49      	ldr	r3, [pc, #292]	@ (80026b4 <HAL_I2C_Master_Receive+0x1e4>)
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 fb05 	bl	8002ba4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800259a:	e05c      	b.n	8002656 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	6a39      	ldr	r1, [r7, #32]
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 f993 	bl	80028cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e07c      	b.n	80026aa <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025cc:	3b01      	subs	r3, #1
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	3b01      	subs	r3, #1
 80025dc:	b29a      	uxth	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d034      	beq.n	8002656 <HAL_I2C_Master_Receive+0x186>
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d130      	bne.n	8002656 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	6a3b      	ldr	r3, [r7, #32]
 80025fa:	2200      	movs	r2, #0
 80025fc:	2180      	movs	r1, #128	@ 0x80
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 f880 	bl	8002704 <I2C_WaitOnFlagUntilTimeout>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e04d      	b.n	80026aa <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002612:	b29b      	uxth	r3, r3
 8002614:	2bff      	cmp	r3, #255	@ 0xff
 8002616:	d90e      	bls.n	8002636 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	22ff      	movs	r2, #255	@ 0xff
 800261c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002622:	b2da      	uxtb	r2, r3
 8002624:	8979      	ldrh	r1, [r7, #10]
 8002626:	2300      	movs	r3, #0
 8002628:	9300      	str	r3, [sp, #0]
 800262a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f000 fab8 	bl	8002ba4 <I2C_TransferConfig>
 8002634:	e00f      	b.n	8002656 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800263a:	b29a      	uxth	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002644:	b2da      	uxtb	r2, r3
 8002646:	8979      	ldrh	r1, [r7, #10]
 8002648:	2300      	movs	r3, #0
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 faa7 	bl	8002ba4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	2b00      	cmp	r3, #0
 800265e:	d19d      	bne.n	800259c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002660:	697a      	ldr	r2, [r7, #20]
 8002662:	6a39      	ldr	r1, [r7, #32]
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f8ed 	bl	8002844 <I2C_WaitOnSTOPFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e01a      	b.n	80026aa <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2220      	movs	r2, #32
 800267a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6859      	ldr	r1, [r3, #4]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <HAL_I2C_Master_Receive+0x1e8>)
 8002688:	400b      	ands	r3, r1
 800268a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2220      	movs	r2, #32
 8002690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026a4:	2300      	movs	r3, #0
 80026a6:	e000      	b.n	80026aa <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80026a8:	2302      	movs	r3, #2
  }
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	80002400 	.word	0x80002400
 80026b8:	fe00e800 	.word	0xfe00e800

080026bc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d103      	bne.n	80026da <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2200      	movs	r2, #0
 80026d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d007      	beq.n	80026f8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699a      	ldr	r2, [r3, #24]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	619a      	str	r2, [r3, #24]
  }
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	603b      	str	r3, [r7, #0]
 8002710:	4613      	mov	r3, r2
 8002712:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002714:	e03b      	b.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	6839      	ldr	r1, [r7, #0]
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 f962 	bl	80029e4 <I2C_IsErrorOccurred>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e041      	b.n	80027ae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002730:	d02d      	beq.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002732:	f7ff fa2b 	bl	8001b8c <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	429a      	cmp	r2, r3
 8002740:	d302      	bcc.n	8002748 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d122      	bne.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	699a      	ldr	r2, [r3, #24]
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4013      	ands	r3, r2
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	429a      	cmp	r2, r3
 8002756:	bf0c      	ite	eq
 8002758:	2301      	moveq	r3, #1
 800275a:	2300      	movne	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	461a      	mov	r2, r3
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	429a      	cmp	r2, r3
 8002764:	d113      	bne.n	800278e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800276a:	f043 0220 	orr.w	r2, r3, #32
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2220      	movs	r2, #32
 8002776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e00f      	b.n	80027ae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699a      	ldr	r2, [r3, #24]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	4013      	ands	r3, r2
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	429a      	cmp	r2, r3
 800279c:	bf0c      	ite	eq
 800279e:	2301      	moveq	r3, #1
 80027a0:	2300      	movne	r3, #0
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	461a      	mov	r2, r3
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d0b4      	beq.n	8002716 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b084      	sub	sp, #16
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027c2:	e033      	b.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	68b9      	ldr	r1, [r7, #8]
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 f90b 	bl	80029e4 <I2C_IsErrorOccurred>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e031      	b.n	800283c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027de:	d025      	beq.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e0:	f7ff f9d4 	bl	8001b8c <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d302      	bcc.n	80027f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d11a      	bne.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b02      	cmp	r3, #2
 8002802:	d013      	beq.n	800282c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	f043 0220 	orr.w	r2, r3, #32
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e007      	b.n	800283c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b02      	cmp	r3, #2
 8002838:	d1c4      	bne.n	80027c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002850:	e02f      	b.n	80028b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 f8c4 	bl	80029e4 <I2C_IsErrorOccurred>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e02d      	b.n	80028c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002866:	f7ff f991 	bl	8001b8c <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	68ba      	ldr	r2, [r7, #8]
 8002872:	429a      	cmp	r2, r3
 8002874:	d302      	bcc.n	800287c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d11a      	bne.n	80028b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0320 	and.w	r3, r3, #32
 8002886:	2b20      	cmp	r3, #32
 8002888:	d013      	beq.n	80028b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288e:	f043 0220 	orr.w	r2, r3, #32
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2220      	movs	r2, #32
 800289a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e007      	b.n	80028c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	f003 0320 	and.w	r3, r3, #32
 80028bc:	2b20      	cmp	r3, #32
 80028be:	d1c8      	bne.n	8002852 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80028dc:	e071      	b.n	80029c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f87e 	bl	80029e4 <I2C_IsErrorOccurred>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b20      	cmp	r3, #32
 80028fe:	d13b      	bne.n	8002978 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002900:	7dfb      	ldrb	r3, [r7, #23]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d138      	bne.n	8002978 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	2b04      	cmp	r3, #4
 8002912:	d105      	bne.n	8002920 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	f003 0310 	and.w	r3, r3, #16
 800292a:	2b10      	cmp	r3, #16
 800292c:	d121      	bne.n	8002972 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2210      	movs	r2, #16
 8002934:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2204      	movs	r2, #4
 800293a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2220      	movs	r2, #32
 8002942:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6859      	ldr	r1, [r3, #4]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4b24      	ldr	r3, [pc, #144]	@ (80029e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002950:	400b      	ands	r3, r1
 8002952:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2220      	movs	r2, #32
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	75fb      	strb	r3, [r7, #23]
 8002970:	e002      	b.n	8002978 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002978:	f7ff f908 	bl	8001b8c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	429a      	cmp	r2, r3
 8002986:	d302      	bcc.n	800298e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d119      	bne.n	80029c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800298e:	7dfb      	ldrb	r3, [r7, #23]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d116      	bne.n	80029c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f003 0304 	and.w	r3, r3, #4
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d00f      	beq.n	80029c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a6:	f043 0220 	orr.w	r2, r3, #32
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2220      	movs	r2, #32
 80029b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d002      	beq.n	80029d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80029d0:	7dfb      	ldrb	r3, [r7, #23]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d083      	beq.n	80028de <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80029d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	fe00e800 	.word	0xfe00e800

080029e4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08a      	sub	sp, #40	@ 0x28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f0:	2300      	movs	r3, #0
 80029f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029fe:	2300      	movs	r3, #0
 8002a00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	f003 0310 	and.w	r3, r3, #16
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d068      	beq.n	8002ae2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2210      	movs	r2, #16
 8002a16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a18:	e049      	b.n	8002aae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d045      	beq.n	8002aae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a22:	f7ff f8b3 	bl	8001b8c <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d302      	bcc.n	8002a38 <I2C_IsErrorOccurred+0x54>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d13a      	bne.n	8002aae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a5a:	d121      	bne.n	8002aa0 <I2C_IsErrorOccurred+0xbc>
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a62:	d01d      	beq.n	8002aa0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002a64:	7cfb      	ldrb	r3, [r7, #19]
 8002a66:	2b20      	cmp	r3, #32
 8002a68:	d01a      	beq.n	8002aa0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a7a:	f7ff f887 	bl	8001b8c <HAL_GetTick>
 8002a7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a80:	e00e      	b.n	8002aa0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a82:	f7ff f883 	bl	8001b8c <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b19      	cmp	r3, #25
 8002a8e:	d907      	bls.n	8002aa0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	f043 0320 	orr.w	r3, r3, #32
 8002a96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002a9e:	e006      	b.n	8002aae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	f003 0320 	and.w	r3, r3, #32
 8002aaa:	2b20      	cmp	r3, #32
 8002aac:	d1e9      	bne.n	8002a82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	f003 0320 	and.w	r3, r3, #32
 8002ab8:	2b20      	cmp	r3, #32
 8002aba:	d003      	beq.n	8002ac4 <I2C_IsErrorOccurred+0xe0>
 8002abc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0aa      	beq.n	8002a1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ac4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d103      	bne.n	8002ad4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ad4:	6a3b      	ldr	r3, [r7, #32]
 8002ad6:	f043 0304 	orr.w	r3, r3, #4
 8002ada:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00b      	beq.n	8002b0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	f043 0301 	orr.w	r3, r3, #1
 8002afa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00b      	beq.n	8002b2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b16:	6a3b      	ldr	r3, [r7, #32]
 8002b18:	f043 0308 	orr.w	r3, r3, #8
 8002b1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00b      	beq.n	8002b50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	f043 0302 	orr.w	r3, r3, #2
 8002b3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002b50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d01c      	beq.n	8002b92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f7ff fdaf 	bl	80026bc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6859      	ldr	r1, [r3, #4]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba0 <I2C_IsErrorOccurred+0x1bc>)
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	431a      	orrs	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002b92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3728      	adds	r7, #40	@ 0x28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	fe00e800 	.word	0xfe00e800

08002ba4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b087      	sub	sp, #28
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	460b      	mov	r3, r1
 8002bb0:	817b      	strh	r3, [r7, #10]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bb6:	897b      	ldrh	r3, [r7, #10]
 8002bb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bbc:	7a7b      	ldrb	r3, [r7, #9]
 8002bbe:	041b      	lsls	r3, r3, #16
 8002bc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bc4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bd2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	6a3b      	ldr	r3, [r7, #32]
 8002bdc:	0d5b      	lsrs	r3, r3, #21
 8002bde:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002be2:	4b08      	ldr	r3, [pc, #32]	@ (8002c04 <I2C_TransferConfig+0x60>)
 8002be4:	430b      	orrs	r3, r1
 8002be6:	43db      	mvns	r3, r3
 8002be8:	ea02 0103 	and.w	r1, r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bf6:	bf00      	nop
 8002bf8:	371c      	adds	r7, #28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	03ff63ff 	.word	0x03ff63ff

08002c08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b20      	cmp	r3, #32
 8002c1c:	d138      	bne.n	8002c90 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e032      	b.n	8002c92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	@ 0x24
 8002c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0201 	bic.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c5a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6819      	ldr	r1, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f042 0201 	orr.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e000      	b.n	8002c92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c90:	2302      	movs	r3, #2
  }
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	d139      	bne.n	8002d28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d101      	bne.n	8002cc2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e033      	b.n	8002d2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2224      	movs	r2, #36	@ 0x24
 8002cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0201 	bic.w	r2, r2, #1
 8002ce0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002cf0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	021b      	lsls	r3, r3, #8
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68fa      	ldr	r2, [r7, #12]
 8002d02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f042 0201 	orr.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2220      	movs	r2, #32
 8002d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d24:	2300      	movs	r3, #0
 8002d26:	e000      	b.n	8002d2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d28:	2302      	movs	r3, #2
  }
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d48:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d102      	bne.n	8002d5e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	f001 b823 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 817d 	beq.w	800306e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d74:	4bbc      	ldr	r3, [pc, #752]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 030c 	and.w	r3, r3, #12
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d00c      	beq.n	8002d9a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d80:	4bb9      	ldr	r3, [pc, #740]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 030c 	and.w	r3, r3, #12
 8002d88:	2b08      	cmp	r3, #8
 8002d8a:	d15c      	bne.n	8002e46 <HAL_RCC_OscConfig+0x10e>
 8002d8c:	4bb6      	ldr	r3, [pc, #728]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d98:	d155      	bne.n	8002e46 <HAL_RCC_OscConfig+0x10e>
 8002d9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d9e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002da6:	fa93 f3a3 	rbit	r3, r3
 8002daa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002db2:	fab3 f383 	clz	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	095b      	lsrs	r3, r3, #5
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d102      	bne.n	8002dcc <HAL_RCC_OscConfig+0x94>
 8002dc6:	4ba8      	ldr	r3, [pc, #672]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	e015      	b.n	8002df8 <HAL_RCC_OscConfig+0xc0>
 8002dcc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dd0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002dd8:	fa93 f3a3 	rbit	r3, r3
 8002ddc:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002de0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002de4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002de8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002dec:	fa93 f3a3 	rbit	r3, r3
 8002df0:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002df4:	4b9c      	ldr	r3, [pc, #624]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dfc:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002e00:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002e04:	fa92 f2a2 	rbit	r2, r2
 8002e08:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002e0c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002e10:	fab2 f282 	clz	r2, r2
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	f042 0220 	orr.w	r2, r2, #32
 8002e1a:	b2d2      	uxtb	r2, r2
 8002e1c:	f002 021f 	and.w	r2, r2, #31
 8002e20:	2101      	movs	r1, #1
 8002e22:	fa01 f202 	lsl.w	r2, r1, r2
 8002e26:	4013      	ands	r3, r2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 811f 	beq.w	800306c <HAL_RCC_OscConfig+0x334>
 8002e2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f040 8116 	bne.w	800306c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	f000 bfaf 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e4a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e56:	d106      	bne.n	8002e66 <HAL_RCC_OscConfig+0x12e>
 8002e58:	4b83      	ldr	r3, [pc, #524]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a82      	ldr	r2, [pc, #520]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002e5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e62:	6013      	str	r3, [r2, #0]
 8002e64:	e036      	b.n	8002ed4 <HAL_RCC_OscConfig+0x19c>
 8002e66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10c      	bne.n	8002e90 <HAL_RCC_OscConfig+0x158>
 8002e76:	4b7c      	ldr	r3, [pc, #496]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a7b      	ldr	r2, [pc, #492]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002e7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e80:	6013      	str	r3, [r2, #0]
 8002e82:	4b79      	ldr	r3, [pc, #484]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a78      	ldr	r2, [pc, #480]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002e88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e8c:	6013      	str	r3, [r2, #0]
 8002e8e:	e021      	b.n	8002ed4 <HAL_RCC_OscConfig+0x19c>
 8002e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ea0:	d10c      	bne.n	8002ebc <HAL_RCC_OscConfig+0x184>
 8002ea2:	4b71      	ldr	r3, [pc, #452]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a70      	ldr	r2, [pc, #448]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eac:	6013      	str	r3, [r2, #0]
 8002eae:	4b6e      	ldr	r3, [pc, #440]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a6d      	ldr	r2, [pc, #436]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb8:	6013      	str	r3, [r2, #0]
 8002eba:	e00b      	b.n	8002ed4 <HAL_RCC_OscConfig+0x19c>
 8002ebc:	4b6a      	ldr	r3, [pc, #424]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a69      	ldr	r2, [pc, #420]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	4b67      	ldr	r3, [pc, #412]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a66      	ldr	r2, [pc, #408]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ed2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ed4:	4b64      	ldr	r3, [pc, #400]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed8:	f023 020f 	bic.w	r2, r3, #15
 8002edc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	495f      	ldr	r1, [pc, #380]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d059      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efe:	f7fe fe45 	bl	8001b8c <HAL_GetTick>
 8002f02:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f06:	e00a      	b.n	8002f1e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f08:	f7fe fe40 	bl	8001b8c <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b64      	cmp	r3, #100	@ 0x64
 8002f16:	d902      	bls.n	8002f1e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	f000 bf43 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
 8002f1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f22:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f26:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002f32:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f36:	fab3 f383 	clz	r3, r3
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	095b      	lsrs	r3, r3, #5
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d102      	bne.n	8002f50 <HAL_RCC_OscConfig+0x218>
 8002f4a:	4b47      	ldr	r3, [pc, #284]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	e015      	b.n	8002f7c <HAL_RCC_OscConfig+0x244>
 8002f50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f54:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002f64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f68:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002f6c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002f70:	fa93 f3a3 	rbit	r3, r3
 8002f74:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002f78:	4b3b      	ldr	r3, [pc, #236]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f80:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002f84:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002f88:	fa92 f2a2 	rbit	r2, r2
 8002f8c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002f90:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002f94:	fab2 f282 	clz	r2, r2
 8002f98:	b2d2      	uxtb	r2, r2
 8002f9a:	f042 0220 	orr.w	r2, r2, #32
 8002f9e:	b2d2      	uxtb	r2, r2
 8002fa0:	f002 021f 	and.w	r2, r2, #31
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0ab      	beq.n	8002f08 <HAL_RCC_OscConfig+0x1d0>
 8002fb0:	e05d      	b.n	800306e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb2:	f7fe fdeb 	bl	8001b8c <HAL_GetTick>
 8002fb6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fba:	e00a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fbc:	f7fe fde6 	bl	8001b8c <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b64      	cmp	r3, #100	@ 0x64
 8002fca:	d902      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	f000 bee9 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
 8002fd2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fd6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fda:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002fe6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fea:	fab3 f383 	clz	r3, r3
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	095b      	lsrs	r3, r3, #5
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d102      	bne.n	8003004 <HAL_RCC_OscConfig+0x2cc>
 8002ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	e015      	b.n	8003030 <HAL_RCC_OscConfig+0x2f8>
 8003004:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003008:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003010:	fa93 f3a3 	rbit	r3, r3
 8003014:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003018:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800301c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003020:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003024:	fa93 f3a3 	rbit	r3, r3
 8003028:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800302c:	4b0e      	ldr	r3, [pc, #56]	@ (8003068 <HAL_RCC_OscConfig+0x330>)
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003030:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003034:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003038:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800303c:	fa92 f2a2 	rbit	r2, r2
 8003040:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003044:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003048:	fab2 f282 	clz	r2, r2
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	f042 0220 	orr.w	r2, r2, #32
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	f002 021f 	and.w	r2, r2, #31
 8003058:	2101      	movs	r1, #1
 800305a:	fa01 f202 	lsl.w	r2, r1, r2
 800305e:	4013      	ands	r3, r2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1ab      	bne.n	8002fbc <HAL_RCC_OscConfig+0x284>
 8003064:	e003      	b.n	800306e <HAL_RCC_OscConfig+0x336>
 8003066:	bf00      	nop
 8003068:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003072:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 817d 	beq.w	800337e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003084:	4ba6      	ldr	r3, [pc, #664]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f003 030c 	and.w	r3, r3, #12
 800308c:	2b00      	cmp	r3, #0
 800308e:	d00b      	beq.n	80030a8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003090:	4ba3      	ldr	r3, [pc, #652]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 030c 	and.w	r3, r3, #12
 8003098:	2b08      	cmp	r3, #8
 800309a:	d172      	bne.n	8003182 <HAL_RCC_OscConfig+0x44a>
 800309c:	4ba0      	ldr	r3, [pc, #640]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d16c      	bne.n	8003182 <HAL_RCC_OscConfig+0x44a>
 80030a8:	2302      	movs	r3, #2
 80030aa:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ae:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80030b2:	fa93 f3a3 	rbit	r3, r3
 80030b6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80030ba:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030be:	fab3 f383 	clz	r3, r3
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	095b      	lsrs	r3, r3, #5
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	f043 0301 	orr.w	r3, r3, #1
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d102      	bne.n	80030d8 <HAL_RCC_OscConfig+0x3a0>
 80030d2:	4b93      	ldr	r3, [pc, #588]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	e013      	b.n	8003100 <HAL_RCC_OscConfig+0x3c8>
 80030d8:	2302      	movs	r3, #2
 80030da:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80030ea:	2302      	movs	r3, #2
 80030ec:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80030f0:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80030f4:	fa93 f3a3 	rbit	r3, r3
 80030f8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80030fc:	4b88      	ldr	r3, [pc, #544]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 80030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003100:	2202      	movs	r2, #2
 8003102:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003106:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800310a:	fa92 f2a2 	rbit	r2, r2
 800310e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003112:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003116:	fab2 f282 	clz	r2, r2
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	f042 0220 	orr.w	r2, r2, #32
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	f002 021f 	and.w	r2, r2, #31
 8003126:	2101      	movs	r1, #1
 8003128:	fa01 f202 	lsl.w	r2, r1, r2
 800312c:	4013      	ands	r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00a      	beq.n	8003148 <HAL_RCC_OscConfig+0x410>
 8003132:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003136:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d002      	beq.n	8003148 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	f000 be2e 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003148:	4b75      	ldr	r3, [pc, #468]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003150:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003154:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	21f8      	movs	r1, #248	@ 0xf8
 800315e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003162:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003166:	fa91 f1a1 	rbit	r1, r1
 800316a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800316e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003172:	fab1 f181 	clz	r1, r1
 8003176:	b2c9      	uxtb	r1, r1
 8003178:	408b      	lsls	r3, r1
 800317a:	4969      	ldr	r1, [pc, #420]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800317c:	4313      	orrs	r3, r2
 800317e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003180:	e0fd      	b.n	800337e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003182:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003186:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	2b00      	cmp	r3, #0
 8003190:	f000 8088 	beq.w	80032a4 <HAL_RCC_OscConfig+0x56c>
 8003194:	2301      	movs	r3, #1
 8003196:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800319e:	fa93 f3a3 	rbit	r3, r3
 80031a2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80031a6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031aa:	fab3 f383 	clz	r3, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031b4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	461a      	mov	r2, r3
 80031bc:	2301      	movs	r3, #1
 80031be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c0:	f7fe fce4 	bl	8001b8c <HAL_GetTick>
 80031c4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c8:	e00a      	b.n	80031e0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ca:	f7fe fcdf 	bl	8001b8c <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d902      	bls.n	80031e0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	f000 bde2 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
 80031e0:	2302      	movs	r3, #2
 80031e2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80031ea:	fa93 f3a3 	rbit	r3, r3
 80031ee:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80031f2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f6:	fab3 f383 	clz	r3, r3
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	095b      	lsrs	r3, r3, #5
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b01      	cmp	r3, #1
 8003208:	d102      	bne.n	8003210 <HAL_RCC_OscConfig+0x4d8>
 800320a:	4b45      	ldr	r3, [pc, #276]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	e013      	b.n	8003238 <HAL_RCC_OscConfig+0x500>
 8003210:	2302      	movs	r3, #2
 8003212:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003222:	2302      	movs	r3, #2
 8003224:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003228:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800322c:	fa93 f3a3 	rbit	r3, r3
 8003230:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003234:	4b3a      	ldr	r3, [pc, #232]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 8003236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003238:	2202      	movs	r2, #2
 800323a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800323e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003242:	fa92 f2a2 	rbit	r2, r2
 8003246:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800324a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800324e:	fab2 f282 	clz	r2, r2
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	f042 0220 	orr.w	r2, r2, #32
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	f002 021f 	and.w	r2, r2, #31
 800325e:	2101      	movs	r1, #1
 8003260:	fa01 f202 	lsl.w	r2, r1, r2
 8003264:	4013      	ands	r3, r2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0af      	beq.n	80031ca <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800326a:	4b2d      	ldr	r3, [pc, #180]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003272:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003276:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	21f8      	movs	r1, #248	@ 0xf8
 8003280:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003284:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003288:	fa91 f1a1 	rbit	r1, r1
 800328c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003290:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003294:	fab1 f181 	clz	r1, r1
 8003298:	b2c9      	uxtb	r1, r1
 800329a:	408b      	lsls	r3, r1
 800329c:	4920      	ldr	r1, [pc, #128]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	600b      	str	r3, [r1, #0]
 80032a2:	e06c      	b.n	800337e <HAL_RCC_OscConfig+0x646>
 80032a4:	2301      	movs	r3, #1
 80032a6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032aa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80032ae:	fa93 f3a3 	rbit	r3, r3
 80032b2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80032b6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ba:	fab3 f383 	clz	r3, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80032c4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	461a      	mov	r2, r3
 80032cc:	2300      	movs	r3, #0
 80032ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d0:	f7fe fc5c 	bl	8001b8c <HAL_GetTick>
 80032d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d8:	e00a      	b.n	80032f0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032da:	f7fe fc57 	bl	8001b8c <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d902      	bls.n	80032f0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	f000 bd5a 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
 80032f0:	2302      	movs	r3, #2
 80032f2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003302:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003306:	fab3 f383 	clz	r3, r3
 800330a:	b2db      	uxtb	r3, r3
 800330c:	095b      	lsrs	r3, r3, #5
 800330e:	b2db      	uxtb	r3, r3
 8003310:	f043 0301 	orr.w	r3, r3, #1
 8003314:	b2db      	uxtb	r3, r3
 8003316:	2b01      	cmp	r3, #1
 8003318:	d104      	bne.n	8003324 <HAL_RCC_OscConfig+0x5ec>
 800331a:	4b01      	ldr	r3, [pc, #4]	@ (8003320 <HAL_RCC_OscConfig+0x5e8>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	e015      	b.n	800334c <HAL_RCC_OscConfig+0x614>
 8003320:	40021000 	.word	0x40021000
 8003324:	2302      	movs	r3, #2
 8003326:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800332e:	fa93 f3a3 	rbit	r3, r3
 8003332:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003336:	2302      	movs	r3, #2
 8003338:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800333c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003340:	fa93 f3a3 	rbit	r3, r3
 8003344:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003348:	4bc8      	ldr	r3, [pc, #800]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	2202      	movs	r2, #2
 800334e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003352:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003356:	fa92 f2a2 	rbit	r2, r2
 800335a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800335e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003362:	fab2 f282 	clz	r2, r2
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	f042 0220 	orr.w	r2, r2, #32
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	f002 021f 	and.w	r2, r2, #31
 8003372:	2101      	movs	r1, #1
 8003374:	fa01 f202 	lsl.w	r2, r1, r2
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1ad      	bne.n	80032da <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800337e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003382:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 8110 	beq.w	80035b4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003398:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d079      	beq.n	8003498 <HAL_RCC_OscConfig+0x760>
 80033a4:	2301      	movs	r3, #1
 80033a6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033aa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80033ae:	fa93 f3a3 	rbit	r3, r3
 80033b2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80033b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033ba:	fab3 f383 	clz	r3, r3
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	461a      	mov	r2, r3
 80033c2:	4bab      	ldr	r3, [pc, #684]	@ (8003670 <HAL_RCC_OscConfig+0x938>)
 80033c4:	4413      	add	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	461a      	mov	r2, r3
 80033ca:	2301      	movs	r3, #1
 80033cc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ce:	f7fe fbdd 	bl	8001b8c <HAL_GetTick>
 80033d2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d6:	e00a      	b.n	80033ee <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033d8:	f7fe fbd8 	bl	8001b8c <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d902      	bls.n	80033ee <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	f000 bcdb 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
 80033ee:	2302      	movs	r3, #2
 80033f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80033f8:	fa93 f3a3 	rbit	r3, r3
 80033fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003408:	2202      	movs	r2, #2
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003410:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	fa93 f2a3 	rbit	r2, r3
 800341a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003428:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800342c:	2202      	movs	r2, #2
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003434:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	fa93 f2a3 	rbit	r2, r3
 800343e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003442:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003446:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003448:	4b88      	ldr	r3, [pc, #544]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 800344a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800344c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003450:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003454:	2102      	movs	r1, #2
 8003456:	6019      	str	r1, [r3, #0]
 8003458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800345c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	fa93 f1a3 	rbit	r1, r3
 8003466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800346e:	6019      	str	r1, [r3, #0]
  return result;
 8003470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003474:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003484:	b2db      	uxtb	r3, r3
 8003486:	f003 031f 	and.w	r3, r3, #31
 800348a:	2101      	movs	r1, #1
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	4013      	ands	r3, r2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0a0      	beq.n	80033d8 <HAL_RCC_OscConfig+0x6a0>
 8003496:	e08d      	b.n	80035b4 <HAL_RCC_OscConfig+0x87c>
 8003498:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800349c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80034a0:	2201      	movs	r2, #1
 80034a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	fa93 f2a3 	rbit	r2, r3
 80034b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80034ba:	601a      	str	r2, [r3, #0]
  return result;
 80034bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80034c4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034c6:	fab3 f383 	clz	r3, r3
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	461a      	mov	r2, r3
 80034ce:	4b68      	ldr	r3, [pc, #416]	@ (8003670 <HAL_RCC_OscConfig+0x938>)
 80034d0:	4413      	add	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	461a      	mov	r2, r3
 80034d6:	2300      	movs	r3, #0
 80034d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034da:	f7fe fb57 	bl	8001b8c <HAL_GetTick>
 80034de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034e4:	f7fe fb52 	bl	8001b8c <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d902      	bls.n	80034fa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	f000 bc55 	b.w	8003da4 <HAL_RCC_OscConfig+0x106c>
 80034fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003502:	2202      	movs	r2, #2
 8003504:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800350a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	fa93 f2a3 	rbit	r2, r3
 8003514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003518:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003522:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003526:	2202      	movs	r2, #2
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800352e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	fa93 f2a3 	rbit	r2, r3
 8003538:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800353c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003546:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800354a:	2202      	movs	r2, #2
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003552:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	fa93 f2a3 	rbit	r2, r3
 800355c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003560:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003564:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003566:	4b41      	ldr	r3, [pc, #260]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 8003568:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800356a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003572:	2102      	movs	r1, #2
 8003574:	6019      	str	r1, [r3, #0]
 8003576:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800357a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	fa93 f1a3 	rbit	r1, r3
 8003584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003588:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800358c:	6019      	str	r1, [r3, #0]
  return result;
 800358e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003592:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	f003 031f 	and.w	r3, r3, #31
 80035a8:	2101      	movs	r1, #1
 80035aa:	fa01 f303 	lsl.w	r3, r1, r3
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d197      	bne.n	80034e4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0304 	and.w	r3, r3, #4
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	f000 81a1 	beq.w	800390c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ca:	2300      	movs	r3, #0
 80035cc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035d0:	4b26      	ldr	r3, [pc, #152]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 80035d2:	69db      	ldr	r3, [r3, #28]
 80035d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d116      	bne.n	800360a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035dc:	4b23      	ldr	r3, [pc, #140]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	4a22      	ldr	r2, [pc, #136]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 80035e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	61d3      	str	r3, [r2, #28]
 80035e8:	4b20      	ldr	r3, [pc, #128]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80035f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fe:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003602:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003604:	2301      	movs	r3, #1
 8003606:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360a:	4b1a      	ldr	r3, [pc, #104]	@ (8003674 <HAL_RCC_OscConfig+0x93c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003612:	2b00      	cmp	r3, #0
 8003614:	d11a      	bne.n	800364c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003616:	4b17      	ldr	r3, [pc, #92]	@ (8003674 <HAL_RCC_OscConfig+0x93c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a16      	ldr	r2, [pc, #88]	@ (8003674 <HAL_RCC_OscConfig+0x93c>)
 800361c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003620:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003622:	f7fe fab3 	bl	8001b8c <HAL_GetTick>
 8003626:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362a:	e009      	b.n	8003640 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800362c:	f7fe faae 	bl	8001b8c <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b64      	cmp	r3, #100	@ 0x64
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e3b1      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003640:	4b0c      	ldr	r3, [pc, #48]	@ (8003674 <HAL_RCC_OscConfig+0x93c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003648:	2b00      	cmp	r3, #0
 800364a:	d0ef      	beq.n	800362c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800364c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003650:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d10d      	bne.n	8003678 <HAL_RCC_OscConfig+0x940>
 800365c:	4b03      	ldr	r3, [pc, #12]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	4a02      	ldr	r2, [pc, #8]	@ (800366c <HAL_RCC_OscConfig+0x934>)
 8003662:	f043 0301 	orr.w	r3, r3, #1
 8003666:	6213      	str	r3, [r2, #32]
 8003668:	e03c      	b.n	80036e4 <HAL_RCC_OscConfig+0x9ac>
 800366a:	bf00      	nop
 800366c:	40021000 	.word	0x40021000
 8003670:	10908120 	.word	0x10908120
 8003674:	40007000 	.word	0x40007000
 8003678:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10c      	bne.n	80036a2 <HAL_RCC_OscConfig+0x96a>
 8003688:	4bc1      	ldr	r3, [pc, #772]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	4ac0      	ldr	r2, [pc, #768]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 800368e:	f023 0301 	bic.w	r3, r3, #1
 8003692:	6213      	str	r3, [r2, #32]
 8003694:	4bbe      	ldr	r3, [pc, #760]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 8003696:	6a1b      	ldr	r3, [r3, #32]
 8003698:	4abd      	ldr	r2, [pc, #756]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 800369a:	f023 0304 	bic.w	r3, r3, #4
 800369e:	6213      	str	r3, [r2, #32]
 80036a0:	e020      	b.n	80036e4 <HAL_RCC_OscConfig+0x9ac>
 80036a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	2b05      	cmp	r3, #5
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x994>
 80036b2:	4bb7      	ldr	r3, [pc, #732]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4ab6      	ldr	r2, [pc, #728]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036b8:	f043 0304 	orr.w	r3, r3, #4
 80036bc:	6213      	str	r3, [r2, #32]
 80036be:	4bb4      	ldr	r3, [pc, #720]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	4ab3      	ldr	r2, [pc, #716]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	6213      	str	r3, [r2, #32]
 80036ca:	e00b      	b.n	80036e4 <HAL_RCC_OscConfig+0x9ac>
 80036cc:	4bb0      	ldr	r3, [pc, #704]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	4aaf      	ldr	r2, [pc, #700]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	6213      	str	r3, [r2, #32]
 80036d8:	4bad      	ldr	r3, [pc, #692]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	4aac      	ldr	r2, [pc, #688]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80036de:	f023 0304 	bic.w	r3, r3, #4
 80036e2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 8081 	beq.w	80037f8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036f6:	f7fe fa49 	bl	8001b8c <HAL_GetTick>
 80036fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036fe:	e00b      	b.n	8003718 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003700:	f7fe fa44 	bl	8001b8c <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e345      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
 8003718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800371c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003720:	2202      	movs	r2, #2
 8003722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003728:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	fa93 f2a3 	rbit	r2, r3
 8003732:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003736:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003740:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003744:	2202      	movs	r2, #2
 8003746:	601a      	str	r2, [r3, #0]
 8003748:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	fa93 f2a3 	rbit	r2, r3
 8003756:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800375a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800375e:	601a      	str	r2, [r3, #0]
  return result;
 8003760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003764:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003768:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800376a:	fab3 f383 	clz	r3, r3
 800376e:	b2db      	uxtb	r3, r3
 8003770:	095b      	lsrs	r3, r3, #5
 8003772:	b2db      	uxtb	r3, r3
 8003774:	f043 0302 	orr.w	r3, r3, #2
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d102      	bne.n	8003784 <HAL_RCC_OscConfig+0xa4c>
 800377e:	4b84      	ldr	r3, [pc, #528]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	e013      	b.n	80037ac <HAL_RCC_OscConfig+0xa74>
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800378c:	2202      	movs	r2, #2
 800378e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003794:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	fa93 f2a3 	rbit	r2, r3
 800379e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	4b79      	ldr	r3, [pc, #484]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037b0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80037b4:	2102      	movs	r1, #2
 80037b6:	6011      	str	r1, [r2, #0]
 80037b8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037bc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	fa92 f1a2 	rbit	r1, r2
 80037c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037ca:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80037ce:	6011      	str	r1, [r2, #0]
  return result;
 80037d0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037d4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	fab2 f282 	clz	r2, r2
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	f002 021f 	and.w	r2, r2, #31
 80037ea:	2101      	movs	r1, #1
 80037ec:	fa01 f202 	lsl.w	r2, r1, r2
 80037f0:	4013      	ands	r3, r2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d084      	beq.n	8003700 <HAL_RCC_OscConfig+0x9c8>
 80037f6:	e07f      	b.n	80038f8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f8:	f7fe f9c8 	bl	8001b8c <HAL_GetTick>
 80037fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003800:	e00b      	b.n	800381a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003802:	f7fe f9c3 	bl	8001b8c <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e2c4      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
 800381a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003822:	2202      	movs	r2, #2
 8003824:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003826:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800382a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	fa93 f2a3 	rbit	r2, r3
 8003834:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003838:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003842:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003846:	2202      	movs	r2, #2
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800384e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	fa93 f2a3 	rbit	r2, r3
 8003858:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800385c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003860:	601a      	str	r2, [r3, #0]
  return result;
 8003862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003866:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800386a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800386c:	fab3 f383 	clz	r3, r3
 8003870:	b2db      	uxtb	r3, r3
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	b2db      	uxtb	r3, r3
 8003876:	f043 0302 	orr.w	r3, r3, #2
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d102      	bne.n	8003886 <HAL_RCC_OscConfig+0xb4e>
 8003880:	4b43      	ldr	r3, [pc, #268]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	e013      	b.n	80038ae <HAL_RCC_OscConfig+0xb76>
 8003886:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800388a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800388e:	2202      	movs	r2, #2
 8003890:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003896:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	fa93 f2a3 	rbit	r2, r3
 80038a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	4b39      	ldr	r3, [pc, #228]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038b2:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80038b6:	2102      	movs	r1, #2
 80038b8:	6011      	str	r1, [r2, #0]
 80038ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038be:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80038c2:	6812      	ldr	r2, [r2, #0]
 80038c4:	fa92 f1a2 	rbit	r1, r2
 80038c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038cc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80038d0:	6011      	str	r1, [r2, #0]
  return result;
 80038d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038d6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80038da:	6812      	ldr	r2, [r2, #0]
 80038dc:	fab2 f282 	clz	r2, r2
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038e6:	b2d2      	uxtb	r2, r2
 80038e8:	f002 021f 	and.w	r2, r2, #31
 80038ec:	2101      	movs	r1, #1
 80038ee:	fa01 f202 	lsl.w	r2, r1, r2
 80038f2:	4013      	ands	r3, r2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d184      	bne.n	8003802 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d105      	bne.n	800390c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003900:	4b23      	ldr	r3, [pc, #140]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 8003902:	69db      	ldr	r3, [r3, #28]
 8003904:	4a22      	ldr	r2, [pc, #136]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 8003906:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800390a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800390c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003910:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	69db      	ldr	r3, [r3, #28]
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 8242 	beq.w	8003da2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800391e:	4b1c      	ldr	r3, [pc, #112]	@ (8003990 <HAL_RCC_OscConfig+0xc58>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	2b08      	cmp	r3, #8
 8003928:	f000 8213 	beq.w	8003d52 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800392c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003930:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	69db      	ldr	r3, [r3, #28]
 8003938:	2b02      	cmp	r3, #2
 800393a:	f040 8162 	bne.w	8003c02 <HAL_RCC_OscConfig+0xeca>
 800393e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003942:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003946:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800394a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003950:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	fa93 f2a3 	rbit	r2, r3
 800395a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003962:	601a      	str	r2, [r3, #0]
  return result;
 8003964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003968:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800396c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800396e:	fab3 f383 	clz	r3, r3
 8003972:	b2db      	uxtb	r3, r3
 8003974:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003978:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	461a      	mov	r2, r3
 8003980:	2300      	movs	r3, #0
 8003982:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003984:	f7fe f902 	bl	8001b8c <HAL_GetTick>
 8003988:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800398c:	e00c      	b.n	80039a8 <HAL_RCC_OscConfig+0xc70>
 800398e:	bf00      	nop
 8003990:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003994:	f7fe f8fa 	bl	8001b8c <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e1fd      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
 80039a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ac:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80039b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ba:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	fa93 f2a3 	rbit	r2, r3
 80039c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80039cc:	601a      	str	r2, [r3, #0]
  return result;
 80039ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80039d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039d8:	fab3 f383 	clz	r3, r3
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	095b      	lsrs	r3, r3, #5
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d102      	bne.n	80039f2 <HAL_RCC_OscConfig+0xcba>
 80039ec:	4bb0      	ldr	r3, [pc, #704]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	e027      	b.n	8003a42 <HAL_RCC_OscConfig+0xd0a>
 80039f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80039fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a04:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	fa93 f2a3 	rbit	r2, r3
 8003a0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a12:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a1c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003a20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	fa93 f2a3 	rbit	r2, r3
 8003a34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a38:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	4b9c      	ldr	r3, [pc, #624]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 8003a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a42:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a46:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003a4a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a4e:	6011      	str	r1, [r2, #0]
 8003a50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a54:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	fa92 f1a2 	rbit	r1, r2
 8003a5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a62:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003a66:	6011      	str	r1, [r2, #0]
  return result;
 8003a68:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a6c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003a70:	6812      	ldr	r2, [r2, #0]
 8003a72:	fab2 f282 	clz	r2, r2
 8003a76:	b2d2      	uxtb	r2, r2
 8003a78:	f042 0220 	orr.w	r2, r2, #32
 8003a7c:	b2d2      	uxtb	r2, r2
 8003a7e:	f002 021f 	and.w	r2, r2, #31
 8003a82:	2101      	movs	r1, #1
 8003a84:	fa01 f202 	lsl.w	r2, r1, r2
 8003a88:	4013      	ands	r3, r2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d182      	bne.n	8003994 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a8e:	4b88      	ldr	r3, [pc, #544]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003aa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	430b      	orrs	r3, r1
 8003ab0:	497f      	ldr	r1, [pc, #508]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	604b      	str	r3, [r1, #4]
 8003ab6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aba:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003abe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003ac2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ac8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	fa93 f2a3 	rbit	r2, r3
 8003ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003ada:	601a      	str	r2, [r3, #0]
  return result;
 8003adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003ae4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ae6:	fab3 f383 	clz	r3, r3
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003af0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	461a      	mov	r2, r3
 8003af8:	2301      	movs	r3, #1
 8003afa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afc:	f7fe f846 	bl	8001b8c <HAL_GetTick>
 8003b00:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b04:	e009      	b.n	8003b1a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b06:	f7fe f841 	bl	8001b8c <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e144      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
 8003b1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b1e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003b22:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b2c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	fa93 f2a3 	rbit	r2, r3
 8003b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b3a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b3e:	601a      	str	r2, [r3, #0]
  return result;
 8003b40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b44:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b48:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b4a:	fab3 f383 	clz	r3, r3
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	095b      	lsrs	r3, r3, #5
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d102      	bne.n	8003b64 <HAL_RCC_OscConfig+0xe2c>
 8003b5e:	4b54      	ldr	r3, [pc, #336]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	e027      	b.n	8003bb4 <HAL_RCC_OscConfig+0xe7c>
 8003b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b68:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003b6c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b76:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	fa93 f2a3 	rbit	r2, r3
 8003b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b84:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b8e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003b92:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b9c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	fa93 f2a3 	rbit	r2, r3
 8003ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003baa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	4b3f      	ldr	r3, [pc, #252]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bb8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003bbc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003bc0:	6011      	str	r1, [r2, #0]
 8003bc2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bc6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	fa92 f1a2 	rbit	r1, r2
 8003bd0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bd4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003bd8:	6011      	str	r1, [r2, #0]
  return result;
 8003bda:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bde:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003be2:	6812      	ldr	r2, [r2, #0]
 8003be4:	fab2 f282 	clz	r2, r2
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	f042 0220 	orr.w	r2, r2, #32
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	f002 021f 	and.w	r2, r2, #31
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	fa01 f202 	lsl.w	r2, r1, r2
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d082      	beq.n	8003b06 <HAL_RCC_OscConfig+0xdce>
 8003c00:	e0cf      	b.n	8003da2 <HAL_RCC_OscConfig+0x106a>
 8003c02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c06:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003c0a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c14:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	fa93 f2a3 	rbit	r2, r3
 8003c1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c22:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003c26:	601a      	str	r2, [r3, #0]
  return result;
 8003c28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c2c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003c30:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c32:	fab3 f383 	clz	r3, r3
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c3c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	461a      	mov	r2, r3
 8003c44:	2300      	movs	r3, #0
 8003c46:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fd ffa0 	bl	8001b8c <HAL_GetTick>
 8003c4c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c50:	e009      	b.n	8003c66 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c52:	f7fd ff9b 	bl	8001b8c <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e09e      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
 8003c66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c6a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003c6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c78:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	fa93 f2a3 	rbit	r2, r3
 8003c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c86:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003c8a:	601a      	str	r2, [r3, #0]
  return result;
 8003c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c90:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003c94:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c96:	fab3 f383 	clz	r3, r3
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	095b      	lsrs	r3, r3, #5
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	f043 0301 	orr.w	r3, r3, #1
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d104      	bne.n	8003cb4 <HAL_RCC_OscConfig+0xf7c>
 8003caa:	4b01      	ldr	r3, [pc, #4]	@ (8003cb0 <HAL_RCC_OscConfig+0xf78>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	e029      	b.n	8003d04 <HAL_RCC_OscConfig+0xfcc>
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003cbc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003cc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	fa93 f2a3 	rbit	r2, r3
 8003cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cde:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003ce2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cec:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	fa93 f2a3 	rbit	r2, r3
 8003cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfa:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	4b2b      	ldr	r3, [pc, #172]	@ (8003db0 <HAL_RCC_OscConfig+0x1078>)
 8003d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d04:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d08:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003d0c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003d10:	6011      	str	r1, [r2, #0]
 8003d12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d16:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	fa92 f1a2 	rbit	r1, r2
 8003d20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d24:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003d28:	6011      	str	r1, [r2, #0]
  return result;
 8003d2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d2e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003d32:	6812      	ldr	r2, [r2, #0]
 8003d34:	fab2 f282 	clz	r2, r2
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	f042 0220 	orr.w	r2, r2, #32
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	f002 021f 	and.w	r2, r2, #31
 8003d44:	2101      	movs	r1, #1
 8003d46:	fa01 f202 	lsl.w	r2, r1, r2
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d180      	bne.n	8003c52 <HAL_RCC_OscConfig+0xf1a>
 8003d50:	e027      	b.n	8003da2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e01e      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d66:	4b12      	ldr	r3, [pc, #72]	@ (8003db0 <HAL_RCC_OscConfig+0x1078>)
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d6e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003d72:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d10b      	bne.n	8003d9e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003d86:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003d8a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d92:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d001      	beq.n	8003da2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000

08003db4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b09e      	sub	sp, #120	@ 0x78
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e162      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dcc:	4b90      	ldr	r3, [pc, #576]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0307 	and.w	r3, r3, #7
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d910      	bls.n	8003dfc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dda:	4b8d      	ldr	r3, [pc, #564]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f023 0207 	bic.w	r2, r3, #7
 8003de2:	498b      	ldr	r1, [pc, #556]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dea:	4b89      	ldr	r3, [pc, #548]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d001      	beq.n	8003dfc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e14a      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d008      	beq.n	8003e1a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e08:	4b82      	ldr	r3, [pc, #520]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	497f      	ldr	r1, [pc, #508]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f000 80dc 	beq.w	8003fe0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d13c      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xf6>
 8003e30:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e34:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e38:	fa93 f3a3 	rbit	r3, r3
 8003e3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e40:	fab3 f383 	clz	r3, r3
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	095b      	lsrs	r3, r3, #5
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	f043 0301 	orr.w	r3, r3, #1
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d102      	bne.n	8003e5a <HAL_RCC_ClockConfig+0xa6>
 8003e54:	4b6f      	ldr	r3, [pc, #444]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	e00f      	b.n	8003e7a <HAL_RCC_ClockConfig+0xc6>
 8003e5a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e5e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e62:	fa93 f3a3 	rbit	r3, r3
 8003e66:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e68:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e70:	fa93 f3a3 	rbit	r3, r3
 8003e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e76:	4b67      	ldr	r3, [pc, #412]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e7e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e82:	fa92 f2a2 	rbit	r2, r2
 8003e86:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003e88:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e8a:	fab2 f282 	clz	r2, r2
 8003e8e:	b2d2      	uxtb	r2, r2
 8003e90:	f042 0220 	orr.w	r2, r2, #32
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	f002 021f 	and.w	r2, r2, #31
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d17b      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e0f3      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d13c      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x178>
 8003eb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003eb6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003eba:	fa93 f3a3 	rbit	r3, r3
 8003ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec2:	fab3 f383 	clz	r3, r3
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	095b      	lsrs	r3, r3, #5
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	f043 0301 	orr.w	r3, r3, #1
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d102      	bne.n	8003edc <HAL_RCC_ClockConfig+0x128>
 8003ed6:	4b4f      	ldr	r3, [pc, #316]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	e00f      	b.n	8003efc <HAL_RCC_ClockConfig+0x148>
 8003edc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ee4:	fa93 f3a3 	rbit	r3, r3
 8003ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003eee:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef2:	fa93 f3a3 	rbit	r3, r3
 8003ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ef8:	4b46      	ldr	r3, [pc, #280]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f00:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003f02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f04:	fa92 f2a2 	rbit	r2, r2
 8003f08:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003f0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f0c:	fab2 f282 	clz	r2, r2
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	f042 0220 	orr.w	r2, r2, #32
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	f002 021f 	and.w	r2, r2, #31
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f22:	4013      	ands	r3, r2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d13a      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0b2      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f32:	fa93 f3a3 	rbit	r3, r3
 8003f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3a:	fab3 f383 	clz	r3, r3
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	095b      	lsrs	r3, r3, #5
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d102      	bne.n	8003f54 <HAL_RCC_ClockConfig+0x1a0>
 8003f4e:	4b31      	ldr	r3, [pc, #196]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	e00d      	b.n	8003f70 <HAL_RCC_ClockConfig+0x1bc>
 8003f54:	2302      	movs	r3, #2
 8003f56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5a:	fa93 f3a3 	rbit	r3, r3
 8003f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f60:	2302      	movs	r3, #2
 8003f62:	623b      	str	r3, [r7, #32]
 8003f64:	6a3b      	ldr	r3, [r7, #32]
 8003f66:	fa93 f3a3 	rbit	r3, r3
 8003f6a:	61fb      	str	r3, [r7, #28]
 8003f6c:	4b29      	ldr	r3, [pc, #164]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f70:	2202      	movs	r2, #2
 8003f72:	61ba      	str	r2, [r7, #24]
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	fa92 f2a2 	rbit	r2, r2
 8003f7a:	617a      	str	r2, [r7, #20]
  return result;
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	fab2 f282 	clz	r2, r2
 8003f82:	b2d2      	uxtb	r2, r2
 8003f84:	f042 0220 	orr.w	r2, r2, #32
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	f002 021f 	and.w	r2, r2, #31
 8003f8e:	2101      	movs	r1, #1
 8003f90:	fa01 f202 	lsl.w	r2, r1, r2
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e079      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f023 0203 	bic.w	r2, r3, #3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	491a      	ldr	r1, [pc, #104]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fb0:	f7fd fdec 	bl	8001b8c <HAL_GetTick>
 8003fb4:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb6:	e00a      	b.n	8003fce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb8:	f7fd fde8 	bl	8001b8c <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e061      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	4b11      	ldr	r3, [pc, #68]	@ (8004014 <HAL_RCC_ClockConfig+0x260>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f003 020c 	and.w	r2, r3, #12
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d1eb      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d214      	bcs.n	8004018 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fee:	4b08      	ldr	r3, [pc, #32]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f023 0207 	bic.w	r2, r3, #7
 8003ff6:	4906      	ldr	r1, [pc, #24]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffe:	4b04      	ldr	r3, [pc, #16]	@ (8004010 <HAL_RCC_ClockConfig+0x25c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d005      	beq.n	8004018 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e040      	b.n	8004092 <HAL_RCC_ClockConfig+0x2de>
 8004010:	40022000 	.word	0x40022000
 8004014:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b00      	cmp	r3, #0
 8004022:	d008      	beq.n	8004036 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004024:	4b1d      	ldr	r3, [pc, #116]	@ (800409c <HAL_RCC_ClockConfig+0x2e8>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	491a      	ldr	r1, [pc, #104]	@ (800409c <HAL_RCC_ClockConfig+0x2e8>)
 8004032:	4313      	orrs	r3, r2
 8004034:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0308 	and.w	r3, r3, #8
 800403e:	2b00      	cmp	r3, #0
 8004040:	d009      	beq.n	8004056 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004042:	4b16      	ldr	r3, [pc, #88]	@ (800409c <HAL_RCC_ClockConfig+0x2e8>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	00db      	lsls	r3, r3, #3
 8004050:	4912      	ldr	r1, [pc, #72]	@ (800409c <HAL_RCC_ClockConfig+0x2e8>)
 8004052:	4313      	orrs	r3, r2
 8004054:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004056:	f000 f829 	bl	80040ac <HAL_RCC_GetSysClockFreq>
 800405a:	4601      	mov	r1, r0
 800405c:	4b0f      	ldr	r3, [pc, #60]	@ (800409c <HAL_RCC_ClockConfig+0x2e8>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004064:	22f0      	movs	r2, #240	@ 0xf0
 8004066:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	fa92 f2a2 	rbit	r2, r2
 800406e:	60fa      	str	r2, [r7, #12]
  return result;
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	fab2 f282 	clz	r2, r2
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	40d3      	lsrs	r3, r2
 800407a:	4a09      	ldr	r2, [pc, #36]	@ (80040a0 <HAL_RCC_ClockConfig+0x2ec>)
 800407c:	5cd3      	ldrb	r3, [r2, r3]
 800407e:	fa21 f303 	lsr.w	r3, r1, r3
 8004082:	4a08      	ldr	r2, [pc, #32]	@ (80040a4 <HAL_RCC_ClockConfig+0x2f0>)
 8004084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004086:	4b08      	ldr	r3, [pc, #32]	@ (80040a8 <HAL_RCC_ClockConfig+0x2f4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f7fd fd3a 	bl	8001b04 <HAL_InitTick>
  
  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3778      	adds	r7, #120	@ 0x78
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40021000 	.word	0x40021000
 80040a0:	0800946c 	.word	0x0800946c
 80040a4:	20000000 	.word	0x20000000
 80040a8:	20000004 	.word	0x20000004

080040ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	2300      	movs	r3, #0
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	2300      	movs	r3, #0
 80040bc:	617b      	str	r3, [r7, #20]
 80040be:	2300      	movs	r3, #0
 80040c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80040c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x94>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 030c 	and.w	r3, r3, #12
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d002      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x30>
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d003      	beq.n	80040e2 <HAL_RCC_GetSysClockFreq+0x36>
 80040da:	e026      	b.n	800412a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040dc:	4b19      	ldr	r3, [pc, #100]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x98>)
 80040de:	613b      	str	r3, [r7, #16]
      break;
 80040e0:	e026      	b.n	8004130 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	0c9b      	lsrs	r3, r3, #18
 80040e6:	f003 030f 	and.w	r3, r3, #15
 80040ea:	4a17      	ldr	r2, [pc, #92]	@ (8004148 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040ec:	5cd3      	ldrb	r3, [r2, r3]
 80040ee:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80040f0:	4b13      	ldr	r3, [pc, #76]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x94>)
 80040f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f4:	f003 030f 	and.w	r3, r3, #15
 80040f8:	4a14      	ldr	r2, [pc, #80]	@ (800414c <HAL_RCC_GetSysClockFreq+0xa0>)
 80040fa:	5cd3      	ldrb	r3, [r2, r3]
 80040fc:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004108:	4a0e      	ldr	r2, [pc, #56]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x98>)
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	fb02 f303 	mul.w	r3, r2, r3
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	e004      	b.n	8004124 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a0c      	ldr	r2, [pc, #48]	@ (8004150 <HAL_RCC_GetSysClockFreq+0xa4>)
 800411e:	fb02 f303 	mul.w	r3, r2, r3
 8004122:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	613b      	str	r3, [r7, #16]
      break;
 8004128:	e002      	b.n	8004130 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800412a:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x98>)
 800412c:	613b      	str	r3, [r7, #16]
      break;
 800412e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004130:	693b      	ldr	r3, [r7, #16]
}
 8004132:	4618      	mov	r0, r3
 8004134:	371c      	adds	r7, #28
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	40021000 	.word	0x40021000
 8004144:	007a1200 	.word	0x007a1200
 8004148:	08009484 	.word	0x08009484
 800414c:	08009494 	.word	0x08009494
 8004150:	003d0900 	.word	0x003d0900

08004154 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004158:	4b03      	ldr	r3, [pc, #12]	@ (8004168 <HAL_RCC_GetHCLKFreq+0x14>)
 800415a:	681b      	ldr	r3, [r3, #0]
}
 800415c:	4618      	mov	r0, r3
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000000 	.word	0x20000000

0800416c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004172:	f7ff ffef 	bl	8004154 <HAL_RCC_GetHCLKFreq>
 8004176:	4601      	mov	r1, r0
 8004178:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004180:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004184:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	fa92 f2a2 	rbit	r2, r2
 800418c:	603a      	str	r2, [r7, #0]
  return result;
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	fab2 f282 	clz	r2, r2
 8004194:	b2d2      	uxtb	r2, r2
 8004196:	40d3      	lsrs	r3, r2
 8004198:	4a04      	ldr	r2, [pc, #16]	@ (80041ac <HAL_RCC_GetPCLK1Freq+0x40>)
 800419a:	5cd3      	ldrb	r3, [r2, r3]
 800419c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40021000 	.word	0x40021000
 80041ac:	0800947c 	.word	0x0800947c

080041b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80041b6:	f7ff ffcd 	bl	8004154 <HAL_RCC_GetHCLKFreq>
 80041ba:	4601      	mov	r1, r0
 80041bc:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <HAL_RCC_GetPCLK2Freq+0x3c>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80041c4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80041c8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	fa92 f2a2 	rbit	r2, r2
 80041d0:	603a      	str	r2, [r7, #0]
  return result;
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	fab2 f282 	clz	r2, r2
 80041d8:	b2d2      	uxtb	r2, r2
 80041da:	40d3      	lsrs	r3, r2
 80041dc:	4a04      	ldr	r2, [pc, #16]	@ (80041f0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80041de:	5cd3      	ldrb	r3, [r2, r3]
 80041e0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80041e4:	4618      	mov	r0, r3
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40021000 	.word	0x40021000
 80041f0:	0800947c 	.word	0x0800947c

080041f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b092      	sub	sp, #72	@ 0x48
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004204:	2300      	movs	r3, #0
 8004206:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 80d4 	beq.w	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004218:	4b4e      	ldr	r3, [pc, #312]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421a:	69db      	ldr	r3, [r3, #28]
 800421c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10e      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004224:	4b4b      	ldr	r3, [pc, #300]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	4a4a      	ldr	r2, [pc, #296]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800422e:	61d3      	str	r3, [r2, #28]
 8004230:	4b48      	ldr	r3, [pc, #288]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004238:	60bb      	str	r3, [r7, #8]
 800423a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800423c:	2301      	movs	r3, #1
 800423e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004242:	4b45      	ldr	r3, [pc, #276]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d118      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800424e:	4b42      	ldr	r3, [pc, #264]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a41      	ldr	r2, [pc, #260]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004258:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800425a:	f7fd fc97 	bl	8001b8c <HAL_GetTick>
 800425e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004260:	e008      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004262:	f7fd fc93 	bl	8001b8c <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b64      	cmp	r3, #100	@ 0x64
 800426e:	d901      	bls.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e14b      	b.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004274:	4b38      	ldr	r3, [pc, #224]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004280:	4b34      	ldr	r3, [pc, #208]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004288:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800428a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 8084 	beq.w	800439a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800429a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800429c:	429a      	cmp	r2, r3
 800429e:	d07c      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042ae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	fa93 f3a3 	rbit	r3, r3
 80042b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80042b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042ba:	fab3 f383 	clz	r3, r3
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	461a      	mov	r2, r3
 80042c2:	4b26      	ldr	r3, [pc, #152]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042c4:	4413      	add	r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	461a      	mov	r2, r3
 80042ca:	2301      	movs	r3, #1
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d6:	fa93 f3a3 	rbit	r3, r3
 80042da:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80042dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042de:	fab3 f383 	clz	r3, r3
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	461a      	mov	r2, r3
 80042e6:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042e8:	4413      	add	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	461a      	mov	r2, r3
 80042ee:	2300      	movs	r3, #0
 80042f0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042f2:	4a18      	ldr	r2, [pc, #96]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042f6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d04b      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004302:	f7fd fc43 	bl	8001b8c <HAL_GetTick>
 8004306:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004308:	e00a      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430a:	f7fd fc3f 	bl	8001b8c <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004318:	4293      	cmp	r3, r2
 800431a:	d901      	bls.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e0f5      	b.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004320:	2302      	movs	r3, #2
 8004322:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004326:	fa93 f3a3 	rbit	r3, r3
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
 800432c:	2302      	movs	r3, #2
 800432e:	623b      	str	r3, [r7, #32]
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	fa93 f3a3 	rbit	r3, r3
 8004336:	61fb      	str	r3, [r7, #28]
  return result;
 8004338:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800433a:	fab3 f383 	clz	r3, r3
 800433e:	b2db      	uxtb	r3, r3
 8004340:	095b      	lsrs	r3, r3, #5
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f043 0302 	orr.w	r3, r3, #2
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d108      	bne.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800434e:	4b01      	ldr	r3, [pc, #4]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	e00d      	b.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004354:	40021000 	.word	0x40021000
 8004358:	40007000 	.word	0x40007000
 800435c:	10908100 	.word	0x10908100
 8004360:	2302      	movs	r3, #2
 8004362:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	fa93 f3a3 	rbit	r3, r3
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	4b69      	ldr	r3, [pc, #420]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	2202      	movs	r2, #2
 8004372:	613a      	str	r2, [r7, #16]
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	fa92 f2a2 	rbit	r2, r2
 800437a:	60fa      	str	r2, [r7, #12]
  return result;
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	fab2 f282 	clz	r2, r2
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	f002 021f 	and.w	r2, r2, #31
 800438e:	2101      	movs	r1, #1
 8004390:	fa01 f202 	lsl.w	r2, r1, r2
 8004394:	4013      	ands	r3, r2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0b7      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800439a:	4b5e      	ldr	r3, [pc, #376]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	495b      	ldr	r1, [pc, #364]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043ac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d105      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b4:	4b57      	ldr	r3, [pc, #348]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	4a56      	ldr	r2, [pc, #344]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043cc:	4b51      	ldr	r3, [pc, #324]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d0:	f023 0203 	bic.w	r2, r3, #3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	494e      	ldr	r1, [pc, #312]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d008      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	f023 0210 	bic.w	r2, r3, #16
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	4947      	ldr	r1, [pc, #284]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d008      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004408:	4b42      	ldr	r3, [pc, #264]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004414:	493f      	ldr	r1, [pc, #252]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004416:	4313      	orrs	r3, r2
 8004418:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d008      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004426:	4b3b      	ldr	r3, [pc, #236]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442a:	f023 0220 	bic.w	r2, r3, #32
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	4938      	ldr	r1, [pc, #224]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004434:	4313      	orrs	r3, r2
 8004436:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d008      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004444:	4b33      	ldr	r3, [pc, #204]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004448:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	4930      	ldr	r1, [pc, #192]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004452:	4313      	orrs	r3, r2
 8004454:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800445e:	2b00      	cmp	r3, #0
 8004460:	d008      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004462:	4b2c      	ldr	r3, [pc, #176]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	4929      	ldr	r1, [pc, #164]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004470:	4313      	orrs	r3, r2
 8004472:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800447c:	2b00      	cmp	r3, #0
 800447e:	d008      	beq.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004480:	4b24      	ldr	r3, [pc, #144]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004484:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	4921      	ldr	r1, [pc, #132]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800448e:	4313      	orrs	r3, r2
 8004490:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d008      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800449e:	4b1d      	ldr	r3, [pc, #116]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	491a      	ldr	r1, [pc, #104]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d008      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80044bc:	4b15      	ldr	r3, [pc, #84]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	4912      	ldr	r1, [pc, #72]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d008      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80044da:	4b0e      	ldr	r3, [pc, #56]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044de:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e6:	490b      	ldr	r1, [pc, #44]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80044f8:	4b06      	ldr	r3, [pc, #24]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80044fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	4903      	ldr	r1, [pc, #12]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004506:	4313      	orrs	r3, r2
 8004508:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3748      	adds	r7, #72	@ 0x48
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40021000 	.word	0x40021000

08004518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e040      	b.n	80045ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800452e:	2b00      	cmp	r3, #0
 8004530:	d106      	bne.n	8004540 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7fd f944 	bl	80017c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2224      	movs	r2, #36	@ 0x24
 8004544:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 0201 	bic.w	r2, r2, #1
 8004554:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f9e8 	bl	8004934 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f8af 	bl	80046c8 <UART_SetConfig>
 800456a:	4603      	mov	r3, r0
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e01b      	b.n	80045ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004582:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004592:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0201 	orr.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 fa67 	bl	8004a78 <UART_CheckIdleState>
 80045aa:	4603      	mov	r3, r0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b08a      	sub	sp, #40	@ 0x28
 80045b8:	af02      	add	r7, sp, #8
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	603b      	str	r3, [r7, #0]
 80045c0:	4613      	mov	r3, r2
 80045c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045c8:	2b20      	cmp	r3, #32
 80045ca:	d177      	bne.n	80046bc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_UART_Transmit+0x24>
 80045d2:	88fb      	ldrh	r3, [r7, #6]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e070      	b.n	80046be <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2221      	movs	r2, #33	@ 0x21
 80045e8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ea:	f7fd facf 	bl	8001b8c <HAL_GetTick>
 80045ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	88fa      	ldrh	r2, [r7, #6]
 80045f4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	88fa      	ldrh	r2, [r7, #6]
 80045fc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004608:	d108      	bne.n	800461c <HAL_UART_Transmit+0x68>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d104      	bne.n	800461c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004612:	2300      	movs	r3, #0
 8004614:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	61bb      	str	r3, [r7, #24]
 800461a:	e003      	b.n	8004624 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004620:	2300      	movs	r3, #0
 8004622:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004624:	e02f      	b.n	8004686 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2200      	movs	r2, #0
 800462e:	2180      	movs	r1, #128	@ 0x80
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fac9 	bl	8004bc8 <UART_WaitOnFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e03b      	b.n	80046be <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10b      	bne.n	8004664 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	881a      	ldrh	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004658:	b292      	uxth	r2, r2
 800465a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	3302      	adds	r3, #2
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	e007      	b.n	8004674 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	781a      	ldrb	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	3301      	adds	r3, #1
 8004672:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800467a:	b29b      	uxth	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b29a      	uxth	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800468c:	b29b      	uxth	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d1c9      	bne.n	8004626 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2200      	movs	r2, #0
 800469a:	2140      	movs	r1, #64	@ 0x40
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f000 fa93 	bl	8004bc8 <UART_WaitOnFlagUntilTimeout>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d004      	beq.n	80046b2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2220      	movs	r2, #32
 80046ac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e005      	b.n	80046be <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2220      	movs	r2, #32
 80046b6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80046b8:	2300      	movs	r3, #0
 80046ba:	e000      	b.n	80046be <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80046bc:	2302      	movs	r3, #2
  }
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3720      	adds	r7, #32
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b088      	sub	sp, #32
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046d0:	2300      	movs	r3, #0
 80046d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	431a      	orrs	r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	4b8a      	ldr	r3, [pc, #552]	@ (800491c <UART_SetConfig+0x254>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6812      	ldr	r2, [r2, #0]
 80046fa:	6979      	ldr	r1, [r7, #20]
 80046fc:	430b      	orrs	r3, r1
 80046fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a1b      	ldr	r3, [r3, #32]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	4313      	orrs	r3, r2
 8004724:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	430a      	orrs	r2, r1
 8004738:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a78      	ldr	r2, [pc, #480]	@ (8004920 <UART_SetConfig+0x258>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d120      	bne.n	8004786 <UART_SetConfig+0xbe>
 8004744:	4b77      	ldr	r3, [pc, #476]	@ (8004924 <UART_SetConfig+0x25c>)
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	f003 0303 	and.w	r3, r3, #3
 800474c:	2b03      	cmp	r3, #3
 800474e:	d817      	bhi.n	8004780 <UART_SetConfig+0xb8>
 8004750:	a201      	add	r2, pc, #4	@ (adr r2, 8004758 <UART_SetConfig+0x90>)
 8004752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004756:	bf00      	nop
 8004758:	08004769 	.word	0x08004769
 800475c:	08004775 	.word	0x08004775
 8004760:	0800477b 	.word	0x0800477b
 8004764:	0800476f 	.word	0x0800476f
 8004768:	2300      	movs	r3, #0
 800476a:	77fb      	strb	r3, [r7, #31]
 800476c:	e01d      	b.n	80047aa <UART_SetConfig+0xe2>
 800476e:	2302      	movs	r3, #2
 8004770:	77fb      	strb	r3, [r7, #31]
 8004772:	e01a      	b.n	80047aa <UART_SetConfig+0xe2>
 8004774:	2304      	movs	r3, #4
 8004776:	77fb      	strb	r3, [r7, #31]
 8004778:	e017      	b.n	80047aa <UART_SetConfig+0xe2>
 800477a:	2308      	movs	r3, #8
 800477c:	77fb      	strb	r3, [r7, #31]
 800477e:	e014      	b.n	80047aa <UART_SetConfig+0xe2>
 8004780:	2310      	movs	r3, #16
 8004782:	77fb      	strb	r3, [r7, #31]
 8004784:	e011      	b.n	80047aa <UART_SetConfig+0xe2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a67      	ldr	r2, [pc, #412]	@ (8004928 <UART_SetConfig+0x260>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d102      	bne.n	8004796 <UART_SetConfig+0xce>
 8004790:	2300      	movs	r3, #0
 8004792:	77fb      	strb	r3, [r7, #31]
 8004794:	e009      	b.n	80047aa <UART_SetConfig+0xe2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a64      	ldr	r2, [pc, #400]	@ (800492c <UART_SetConfig+0x264>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d102      	bne.n	80047a6 <UART_SetConfig+0xde>
 80047a0:	2300      	movs	r3, #0
 80047a2:	77fb      	strb	r3, [r7, #31]
 80047a4:	e001      	b.n	80047aa <UART_SetConfig+0xe2>
 80047a6:	2310      	movs	r3, #16
 80047a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047b2:	d15a      	bne.n	800486a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80047b4:	7ffb      	ldrb	r3, [r7, #31]
 80047b6:	2b08      	cmp	r3, #8
 80047b8:	d827      	bhi.n	800480a <UART_SetConfig+0x142>
 80047ba:	a201      	add	r2, pc, #4	@ (adr r2, 80047c0 <UART_SetConfig+0xf8>)
 80047bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c0:	080047e5 	.word	0x080047e5
 80047c4:	080047ed 	.word	0x080047ed
 80047c8:	080047f5 	.word	0x080047f5
 80047cc:	0800480b 	.word	0x0800480b
 80047d0:	080047fb 	.word	0x080047fb
 80047d4:	0800480b 	.word	0x0800480b
 80047d8:	0800480b 	.word	0x0800480b
 80047dc:	0800480b 	.word	0x0800480b
 80047e0:	08004803 	.word	0x08004803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047e4:	f7ff fcc2 	bl	800416c <HAL_RCC_GetPCLK1Freq>
 80047e8:	61b8      	str	r0, [r7, #24]
        break;
 80047ea:	e013      	b.n	8004814 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047ec:	f7ff fce0 	bl	80041b0 <HAL_RCC_GetPCLK2Freq>
 80047f0:	61b8      	str	r0, [r7, #24]
        break;
 80047f2:	e00f      	b.n	8004814 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047f4:	4b4e      	ldr	r3, [pc, #312]	@ (8004930 <UART_SetConfig+0x268>)
 80047f6:	61bb      	str	r3, [r7, #24]
        break;
 80047f8:	e00c      	b.n	8004814 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047fa:	f7ff fc57 	bl	80040ac <HAL_RCC_GetSysClockFreq>
 80047fe:	61b8      	str	r0, [r7, #24]
        break;
 8004800:	e008      	b.n	8004814 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004806:	61bb      	str	r3, [r7, #24]
        break;
 8004808:	e004      	b.n	8004814 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800480a:	2300      	movs	r3, #0
 800480c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	77bb      	strb	r3, [r7, #30]
        break;
 8004812:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d074      	beq.n	8004904 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	005a      	lsls	r2, r3, #1
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	085b      	lsrs	r3, r3, #1
 8004824:	441a      	add	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	fbb2 f3f3 	udiv	r3, r2, r3
 800482e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	2b0f      	cmp	r3, #15
 8004834:	d916      	bls.n	8004864 <UART_SetConfig+0x19c>
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800483c:	d212      	bcs.n	8004864 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	b29b      	uxth	r3, r3
 8004842:	f023 030f 	bic.w	r3, r3, #15
 8004846:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	b29b      	uxth	r3, r3
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	b29a      	uxth	r2, r3
 8004854:	89fb      	ldrh	r3, [r7, #14]
 8004856:	4313      	orrs	r3, r2
 8004858:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	89fa      	ldrh	r2, [r7, #14]
 8004860:	60da      	str	r2, [r3, #12]
 8004862:	e04f      	b.n	8004904 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	77bb      	strb	r3, [r7, #30]
 8004868:	e04c      	b.n	8004904 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800486a:	7ffb      	ldrb	r3, [r7, #31]
 800486c:	2b08      	cmp	r3, #8
 800486e:	d828      	bhi.n	80048c2 <UART_SetConfig+0x1fa>
 8004870:	a201      	add	r2, pc, #4	@ (adr r2, 8004878 <UART_SetConfig+0x1b0>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	0800489d 	.word	0x0800489d
 800487c:	080048a5 	.word	0x080048a5
 8004880:	080048ad 	.word	0x080048ad
 8004884:	080048c3 	.word	0x080048c3
 8004888:	080048b3 	.word	0x080048b3
 800488c:	080048c3 	.word	0x080048c3
 8004890:	080048c3 	.word	0x080048c3
 8004894:	080048c3 	.word	0x080048c3
 8004898:	080048bb 	.word	0x080048bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800489c:	f7ff fc66 	bl	800416c <HAL_RCC_GetPCLK1Freq>
 80048a0:	61b8      	str	r0, [r7, #24]
        break;
 80048a2:	e013      	b.n	80048cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048a4:	f7ff fc84 	bl	80041b0 <HAL_RCC_GetPCLK2Freq>
 80048a8:	61b8      	str	r0, [r7, #24]
        break;
 80048aa:	e00f      	b.n	80048cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048ac:	4b20      	ldr	r3, [pc, #128]	@ (8004930 <UART_SetConfig+0x268>)
 80048ae:	61bb      	str	r3, [r7, #24]
        break;
 80048b0:	e00c      	b.n	80048cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048b2:	f7ff fbfb 	bl	80040ac <HAL_RCC_GetSysClockFreq>
 80048b6:	61b8      	str	r0, [r7, #24]
        break;
 80048b8:	e008      	b.n	80048cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048be:	61bb      	str	r3, [r7, #24]
        break;
 80048c0:	e004      	b.n	80048cc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	77bb      	strb	r3, [r7, #30]
        break;
 80048ca:	bf00      	nop
    }

    if (pclk != 0U)
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d018      	beq.n	8004904 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	085a      	lsrs	r2, r3, #1
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	441a      	add	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b0f      	cmp	r3, #15
 80048ea:	d909      	bls.n	8004900 <UART_SetConfig+0x238>
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f2:	d205      	bcs.n	8004900 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	60da      	str	r2, [r3, #12]
 80048fe:	e001      	b.n	8004904 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004910:	7fbb      	ldrb	r3, [r7, #30]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3720      	adds	r7, #32
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	efff69f3 	.word	0xefff69f3
 8004920:	40013800 	.word	0x40013800
 8004924:	40021000 	.word	0x40021000
 8004928:	40004400 	.word	0x40004400
 800492c:	40004800 	.word	0x40004800
 8004930:	007a1200 	.word	0x007a1200

08004934 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004940:	f003 0308 	and.w	r3, r3, #8
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00a      	beq.n	800495e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00a      	beq.n	8004980 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00a      	beq.n	80049a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a6:	f003 0304 	and.w	r3, r3, #4
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00a      	beq.n	80049c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c8:	f003 0310 	and.w	r3, r3, #16
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00a      	beq.n	80049e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00a      	beq.n	8004a08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d01a      	beq.n	8004a4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a32:	d10a      	bne.n	8004a4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	605a      	str	r2, [r3, #4]
  }
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b098      	sub	sp, #96	@ 0x60
 8004a7c:	af02      	add	r7, sp, #8
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a88:	f7fd f880 	bl	8001b8c <HAL_GetTick>
 8004a8c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d12e      	bne.n	8004afa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a9c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f88c 	bl	8004bc8 <UART_WaitOnFlagUntilTimeout>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d021      	beq.n	8004afa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abe:	e853 3f00 	ldrex	r3, [r3]
 8004ac2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004aca:	653b      	str	r3, [r7, #80]	@ 0x50
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ad4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ad6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ada:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004adc:	e841 2300 	strex	r3, r2, [r1]
 8004ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1e6      	bne.n	8004ab6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2220      	movs	r2, #32
 8004aec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e062      	b.n	8004bc0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d149      	bne.n	8004b9c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b10:	2200      	movs	r2, #0
 8004b12:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f856 	bl	8004bc8 <UART_WaitOnFlagUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d03c      	beq.n	8004b9c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2a:	e853 3f00 	ldrex	r3, [r3]
 8004b2e:	623b      	str	r3, [r7, #32]
   return(result);
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b40:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b42:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b48:	e841 2300 	strex	r3, r2, [r1]
 8004b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1e6      	bne.n	8004b22 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	3308      	adds	r3, #8
 8004b5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	e853 3f00 	ldrex	r3, [r3]
 8004b62:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	3308      	adds	r3, #8
 8004b72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b74:	61fa      	str	r2, [r7, #28]
 8004b76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b78:	69b9      	ldr	r1, [r7, #24]
 8004b7a:	69fa      	ldr	r2, [r7, #28]
 8004b7c:	e841 2300 	strex	r3, r2, [r1]
 8004b80:	617b      	str	r3, [r7, #20]
   return(result);
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1e5      	bne.n	8004b54 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e011      	b.n	8004bc0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3758      	adds	r7, #88	@ 0x58
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	603b      	str	r3, [r7, #0]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bd8:	e04f      	b.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d04b      	beq.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fc ffd3 	bl	8001b8c <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e04e      	b.n	8004c9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d037      	beq.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b80      	cmp	r3, #128	@ 0x80
 8004c0e:	d034      	beq.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b40      	cmp	r3, #64	@ 0x40
 8004c14:	d031      	beq.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69db      	ldr	r3, [r3, #28]
 8004c1c:	f003 0308 	and.w	r3, r3, #8
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d110      	bne.n	8004c46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2208      	movs	r2, #8
 8004c2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f000 f838 	bl	8004ca2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2208      	movs	r2, #8
 8004c36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e029      	b.n	8004c9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69db      	ldr	r3, [r3, #28]
 8004c4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c54:	d111      	bne.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 f81e 	bl	8004ca2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e00f      	b.n	8004c9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	69da      	ldr	r2, [r3, #28]
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4013      	ands	r3, r2
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	bf0c      	ite	eq
 8004c8a:	2301      	moveq	r3, #1
 8004c8c:	2300      	movne	r3, #0
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	461a      	mov	r2, r3
 8004c92:	79fb      	ldrb	r3, [r7, #7]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d0a0      	beq.n	8004bda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b095      	sub	sp, #84	@ 0x54
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cb2:	e853 3f00 	ldrex	r3, [r3]
 8004cb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ccc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004cce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cd0:	e841 2300 	strex	r3, r2, [r1]
 8004cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1e6      	bne.n	8004caa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce4:	6a3b      	ldr	r3, [r7, #32]
 8004ce6:	e853 3f00 	ldrex	r3, [r3]
 8004cea:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	f023 0301 	bic.w	r3, r3, #1
 8004cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	3308      	adds	r3, #8
 8004cfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d04:	e841 2300 	strex	r3, r2, [r1]
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1e5      	bne.n	8004cdc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d118      	bne.n	8004d4a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	e853 3f00 	ldrex	r3, [r3]
 8004d24:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f023 0310 	bic.w	r3, r3, #16
 8004d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	461a      	mov	r2, r3
 8004d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d36:	61bb      	str	r3, [r7, #24]
 8004d38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3a:	6979      	ldr	r1, [r7, #20]
 8004d3c:	69ba      	ldr	r2, [r7, #24]
 8004d3e:	e841 2300 	strex	r3, r2, [r1]
 8004d42:	613b      	str	r3, [r7, #16]
   return(result);
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1e6      	bne.n	8004d18 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d5e:	bf00      	nop
 8004d60:	3754      	adds	r7, #84	@ 0x54
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <__cvt>:
 8004d6a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d6e:	ec57 6b10 	vmov	r6, r7, d0
 8004d72:	2f00      	cmp	r7, #0
 8004d74:	460c      	mov	r4, r1
 8004d76:	4619      	mov	r1, r3
 8004d78:	463b      	mov	r3, r7
 8004d7a:	bfbb      	ittet	lt
 8004d7c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004d80:	461f      	movlt	r7, r3
 8004d82:	2300      	movge	r3, #0
 8004d84:	232d      	movlt	r3, #45	@ 0x2d
 8004d86:	700b      	strb	r3, [r1, #0]
 8004d88:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d8a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004d8e:	4691      	mov	r9, r2
 8004d90:	f023 0820 	bic.w	r8, r3, #32
 8004d94:	bfbc      	itt	lt
 8004d96:	4632      	movlt	r2, r6
 8004d98:	4616      	movlt	r6, r2
 8004d9a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d9e:	d005      	beq.n	8004dac <__cvt+0x42>
 8004da0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004da4:	d100      	bne.n	8004da8 <__cvt+0x3e>
 8004da6:	3401      	adds	r4, #1
 8004da8:	2102      	movs	r1, #2
 8004daa:	e000      	b.n	8004dae <__cvt+0x44>
 8004dac:	2103      	movs	r1, #3
 8004dae:	ab03      	add	r3, sp, #12
 8004db0:	9301      	str	r3, [sp, #4]
 8004db2:	ab02      	add	r3, sp, #8
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	ec47 6b10 	vmov	d0, r6, r7
 8004dba:	4653      	mov	r3, sl
 8004dbc:	4622      	mov	r2, r4
 8004dbe:	f001 f873 	bl	8005ea8 <_dtoa_r>
 8004dc2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004dc6:	4605      	mov	r5, r0
 8004dc8:	d119      	bne.n	8004dfe <__cvt+0x94>
 8004dca:	f019 0f01 	tst.w	r9, #1
 8004dce:	d00e      	beq.n	8004dee <__cvt+0x84>
 8004dd0:	eb00 0904 	add.w	r9, r0, r4
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	4630      	mov	r0, r6
 8004dda:	4639      	mov	r1, r7
 8004ddc:	f7fb fe74 	bl	8000ac8 <__aeabi_dcmpeq>
 8004de0:	b108      	cbz	r0, 8004de6 <__cvt+0x7c>
 8004de2:	f8cd 900c 	str.w	r9, [sp, #12]
 8004de6:	2230      	movs	r2, #48	@ 0x30
 8004de8:	9b03      	ldr	r3, [sp, #12]
 8004dea:	454b      	cmp	r3, r9
 8004dec:	d31e      	bcc.n	8004e2c <__cvt+0xc2>
 8004dee:	9b03      	ldr	r3, [sp, #12]
 8004df0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004df2:	1b5b      	subs	r3, r3, r5
 8004df4:	4628      	mov	r0, r5
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	b004      	add	sp, #16
 8004dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dfe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e02:	eb00 0904 	add.w	r9, r0, r4
 8004e06:	d1e5      	bne.n	8004dd4 <__cvt+0x6a>
 8004e08:	7803      	ldrb	r3, [r0, #0]
 8004e0a:	2b30      	cmp	r3, #48	@ 0x30
 8004e0c:	d10a      	bne.n	8004e24 <__cvt+0xba>
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2300      	movs	r3, #0
 8004e12:	4630      	mov	r0, r6
 8004e14:	4639      	mov	r1, r7
 8004e16:	f7fb fe57 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e1a:	b918      	cbnz	r0, 8004e24 <__cvt+0xba>
 8004e1c:	f1c4 0401 	rsb	r4, r4, #1
 8004e20:	f8ca 4000 	str.w	r4, [sl]
 8004e24:	f8da 3000 	ldr.w	r3, [sl]
 8004e28:	4499      	add	r9, r3
 8004e2a:	e7d3      	b.n	8004dd4 <__cvt+0x6a>
 8004e2c:	1c59      	adds	r1, r3, #1
 8004e2e:	9103      	str	r1, [sp, #12]
 8004e30:	701a      	strb	r2, [r3, #0]
 8004e32:	e7d9      	b.n	8004de8 <__cvt+0x7e>

08004e34 <__exponent>:
 8004e34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e36:	2900      	cmp	r1, #0
 8004e38:	bfba      	itte	lt
 8004e3a:	4249      	neglt	r1, r1
 8004e3c:	232d      	movlt	r3, #45	@ 0x2d
 8004e3e:	232b      	movge	r3, #43	@ 0x2b
 8004e40:	2909      	cmp	r1, #9
 8004e42:	7002      	strb	r2, [r0, #0]
 8004e44:	7043      	strb	r3, [r0, #1]
 8004e46:	dd29      	ble.n	8004e9c <__exponent+0x68>
 8004e48:	f10d 0307 	add.w	r3, sp, #7
 8004e4c:	461d      	mov	r5, r3
 8004e4e:	270a      	movs	r7, #10
 8004e50:	461a      	mov	r2, r3
 8004e52:	fbb1 f6f7 	udiv	r6, r1, r7
 8004e56:	fb07 1416 	mls	r4, r7, r6, r1
 8004e5a:	3430      	adds	r4, #48	@ 0x30
 8004e5c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004e60:	460c      	mov	r4, r1
 8004e62:	2c63      	cmp	r4, #99	@ 0x63
 8004e64:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e68:	4631      	mov	r1, r6
 8004e6a:	dcf1      	bgt.n	8004e50 <__exponent+0x1c>
 8004e6c:	3130      	adds	r1, #48	@ 0x30
 8004e6e:	1e94      	subs	r4, r2, #2
 8004e70:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004e74:	1c41      	adds	r1, r0, #1
 8004e76:	4623      	mov	r3, r4
 8004e78:	42ab      	cmp	r3, r5
 8004e7a:	d30a      	bcc.n	8004e92 <__exponent+0x5e>
 8004e7c:	f10d 0309 	add.w	r3, sp, #9
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	42ac      	cmp	r4, r5
 8004e84:	bf88      	it	hi
 8004e86:	2300      	movhi	r3, #0
 8004e88:	3302      	adds	r3, #2
 8004e8a:	4403      	add	r3, r0
 8004e8c:	1a18      	subs	r0, r3, r0
 8004e8e:	b003      	add	sp, #12
 8004e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e92:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004e96:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004e9a:	e7ed      	b.n	8004e78 <__exponent+0x44>
 8004e9c:	2330      	movs	r3, #48	@ 0x30
 8004e9e:	3130      	adds	r1, #48	@ 0x30
 8004ea0:	7083      	strb	r3, [r0, #2]
 8004ea2:	70c1      	strb	r1, [r0, #3]
 8004ea4:	1d03      	adds	r3, r0, #4
 8004ea6:	e7f1      	b.n	8004e8c <__exponent+0x58>

08004ea8 <_printf_float>:
 8004ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eac:	b08d      	sub	sp, #52	@ 0x34
 8004eae:	460c      	mov	r4, r1
 8004eb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004eb4:	4616      	mov	r6, r2
 8004eb6:	461f      	mov	r7, r3
 8004eb8:	4605      	mov	r5, r0
 8004eba:	f000 feef 	bl	8005c9c <_localeconv_r>
 8004ebe:	6803      	ldr	r3, [r0, #0]
 8004ec0:	9304      	str	r3, [sp, #16]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f7fb f9d4 	bl	8000270 <strlen>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ecc:	f8d8 3000 	ldr.w	r3, [r8]
 8004ed0:	9005      	str	r0, [sp, #20]
 8004ed2:	3307      	adds	r3, #7
 8004ed4:	f023 0307 	bic.w	r3, r3, #7
 8004ed8:	f103 0208 	add.w	r2, r3, #8
 8004edc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ee0:	f8d4 b000 	ldr.w	fp, [r4]
 8004ee4:	f8c8 2000 	str.w	r2, [r8]
 8004ee8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004eec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ef0:	9307      	str	r3, [sp, #28]
 8004ef2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ef6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004efa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004efe:	4b9c      	ldr	r3, [pc, #624]	@ (8005170 <_printf_float+0x2c8>)
 8004f00:	f04f 32ff 	mov.w	r2, #4294967295
 8004f04:	f7fb fe12 	bl	8000b2c <__aeabi_dcmpun>
 8004f08:	bb70      	cbnz	r0, 8004f68 <_printf_float+0xc0>
 8004f0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f0e:	4b98      	ldr	r3, [pc, #608]	@ (8005170 <_printf_float+0x2c8>)
 8004f10:	f04f 32ff 	mov.w	r2, #4294967295
 8004f14:	f7fb fdec 	bl	8000af0 <__aeabi_dcmple>
 8004f18:	bb30      	cbnz	r0, 8004f68 <_printf_float+0xc0>
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	4640      	mov	r0, r8
 8004f20:	4649      	mov	r1, r9
 8004f22:	f7fb fddb 	bl	8000adc <__aeabi_dcmplt>
 8004f26:	b110      	cbz	r0, 8004f2e <_printf_float+0x86>
 8004f28:	232d      	movs	r3, #45	@ 0x2d
 8004f2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f2e:	4a91      	ldr	r2, [pc, #580]	@ (8005174 <_printf_float+0x2cc>)
 8004f30:	4b91      	ldr	r3, [pc, #580]	@ (8005178 <_printf_float+0x2d0>)
 8004f32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004f36:	bf94      	ite	ls
 8004f38:	4690      	movls	r8, r2
 8004f3a:	4698      	movhi	r8, r3
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	6123      	str	r3, [r4, #16]
 8004f40:	f02b 0304 	bic.w	r3, fp, #4
 8004f44:	6023      	str	r3, [r4, #0]
 8004f46:	f04f 0900 	mov.w	r9, #0
 8004f4a:	9700      	str	r7, [sp, #0]
 8004f4c:	4633      	mov	r3, r6
 8004f4e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f50:	4621      	mov	r1, r4
 8004f52:	4628      	mov	r0, r5
 8004f54:	f000 f9d2 	bl	80052fc <_printf_common>
 8004f58:	3001      	adds	r0, #1
 8004f5a:	f040 808d 	bne.w	8005078 <_printf_float+0x1d0>
 8004f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f62:	b00d      	add	sp, #52	@ 0x34
 8004f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f68:	4642      	mov	r2, r8
 8004f6a:	464b      	mov	r3, r9
 8004f6c:	4640      	mov	r0, r8
 8004f6e:	4649      	mov	r1, r9
 8004f70:	f7fb fddc 	bl	8000b2c <__aeabi_dcmpun>
 8004f74:	b140      	cbz	r0, 8004f88 <_printf_float+0xe0>
 8004f76:	464b      	mov	r3, r9
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	bfbc      	itt	lt
 8004f7c:	232d      	movlt	r3, #45	@ 0x2d
 8004f7e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004f82:	4a7e      	ldr	r2, [pc, #504]	@ (800517c <_printf_float+0x2d4>)
 8004f84:	4b7e      	ldr	r3, [pc, #504]	@ (8005180 <_printf_float+0x2d8>)
 8004f86:	e7d4      	b.n	8004f32 <_printf_float+0x8a>
 8004f88:	6863      	ldr	r3, [r4, #4]
 8004f8a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004f8e:	9206      	str	r2, [sp, #24]
 8004f90:	1c5a      	adds	r2, r3, #1
 8004f92:	d13b      	bne.n	800500c <_printf_float+0x164>
 8004f94:	2306      	movs	r3, #6
 8004f96:	6063      	str	r3, [r4, #4]
 8004f98:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	6022      	str	r2, [r4, #0]
 8004fa0:	9303      	str	r3, [sp, #12]
 8004fa2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004fa4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004fa8:	ab09      	add	r3, sp, #36	@ 0x24
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	6861      	ldr	r1, [r4, #4]
 8004fae:	ec49 8b10 	vmov	d0, r8, r9
 8004fb2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	f7ff fed7 	bl	8004d6a <__cvt>
 8004fbc:	9b06      	ldr	r3, [sp, #24]
 8004fbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004fc0:	2b47      	cmp	r3, #71	@ 0x47
 8004fc2:	4680      	mov	r8, r0
 8004fc4:	d129      	bne.n	800501a <_printf_float+0x172>
 8004fc6:	1cc8      	adds	r0, r1, #3
 8004fc8:	db02      	blt.n	8004fd0 <_printf_float+0x128>
 8004fca:	6863      	ldr	r3, [r4, #4]
 8004fcc:	4299      	cmp	r1, r3
 8004fce:	dd41      	ble.n	8005054 <_printf_float+0x1ac>
 8004fd0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004fd4:	fa5f fa8a 	uxtb.w	sl, sl
 8004fd8:	3901      	subs	r1, #1
 8004fda:	4652      	mov	r2, sl
 8004fdc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004fe0:	9109      	str	r1, [sp, #36]	@ 0x24
 8004fe2:	f7ff ff27 	bl	8004e34 <__exponent>
 8004fe6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fe8:	1813      	adds	r3, r2, r0
 8004fea:	2a01      	cmp	r2, #1
 8004fec:	4681      	mov	r9, r0
 8004fee:	6123      	str	r3, [r4, #16]
 8004ff0:	dc02      	bgt.n	8004ff8 <_printf_float+0x150>
 8004ff2:	6822      	ldr	r2, [r4, #0]
 8004ff4:	07d2      	lsls	r2, r2, #31
 8004ff6:	d501      	bpl.n	8004ffc <_printf_float+0x154>
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	6123      	str	r3, [r4, #16]
 8004ffc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005000:	2b00      	cmp	r3, #0
 8005002:	d0a2      	beq.n	8004f4a <_printf_float+0xa2>
 8005004:	232d      	movs	r3, #45	@ 0x2d
 8005006:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800500a:	e79e      	b.n	8004f4a <_printf_float+0xa2>
 800500c:	9a06      	ldr	r2, [sp, #24]
 800500e:	2a47      	cmp	r2, #71	@ 0x47
 8005010:	d1c2      	bne.n	8004f98 <_printf_float+0xf0>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1c0      	bne.n	8004f98 <_printf_float+0xf0>
 8005016:	2301      	movs	r3, #1
 8005018:	e7bd      	b.n	8004f96 <_printf_float+0xee>
 800501a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800501e:	d9db      	bls.n	8004fd8 <_printf_float+0x130>
 8005020:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005024:	d118      	bne.n	8005058 <_printf_float+0x1b0>
 8005026:	2900      	cmp	r1, #0
 8005028:	6863      	ldr	r3, [r4, #4]
 800502a:	dd0b      	ble.n	8005044 <_printf_float+0x19c>
 800502c:	6121      	str	r1, [r4, #16]
 800502e:	b913      	cbnz	r3, 8005036 <_printf_float+0x18e>
 8005030:	6822      	ldr	r2, [r4, #0]
 8005032:	07d0      	lsls	r0, r2, #31
 8005034:	d502      	bpl.n	800503c <_printf_float+0x194>
 8005036:	3301      	adds	r3, #1
 8005038:	440b      	add	r3, r1
 800503a:	6123      	str	r3, [r4, #16]
 800503c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800503e:	f04f 0900 	mov.w	r9, #0
 8005042:	e7db      	b.n	8004ffc <_printf_float+0x154>
 8005044:	b913      	cbnz	r3, 800504c <_printf_float+0x1a4>
 8005046:	6822      	ldr	r2, [r4, #0]
 8005048:	07d2      	lsls	r2, r2, #31
 800504a:	d501      	bpl.n	8005050 <_printf_float+0x1a8>
 800504c:	3302      	adds	r3, #2
 800504e:	e7f4      	b.n	800503a <_printf_float+0x192>
 8005050:	2301      	movs	r3, #1
 8005052:	e7f2      	b.n	800503a <_printf_float+0x192>
 8005054:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005058:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800505a:	4299      	cmp	r1, r3
 800505c:	db05      	blt.n	800506a <_printf_float+0x1c2>
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	6121      	str	r1, [r4, #16]
 8005062:	07d8      	lsls	r0, r3, #31
 8005064:	d5ea      	bpl.n	800503c <_printf_float+0x194>
 8005066:	1c4b      	adds	r3, r1, #1
 8005068:	e7e7      	b.n	800503a <_printf_float+0x192>
 800506a:	2900      	cmp	r1, #0
 800506c:	bfd4      	ite	le
 800506e:	f1c1 0202 	rsble	r2, r1, #2
 8005072:	2201      	movgt	r2, #1
 8005074:	4413      	add	r3, r2
 8005076:	e7e0      	b.n	800503a <_printf_float+0x192>
 8005078:	6823      	ldr	r3, [r4, #0]
 800507a:	055a      	lsls	r2, r3, #21
 800507c:	d407      	bmi.n	800508e <_printf_float+0x1e6>
 800507e:	6923      	ldr	r3, [r4, #16]
 8005080:	4642      	mov	r2, r8
 8005082:	4631      	mov	r1, r6
 8005084:	4628      	mov	r0, r5
 8005086:	47b8      	blx	r7
 8005088:	3001      	adds	r0, #1
 800508a:	d12b      	bne.n	80050e4 <_printf_float+0x23c>
 800508c:	e767      	b.n	8004f5e <_printf_float+0xb6>
 800508e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005092:	f240 80dd 	bls.w	8005250 <_printf_float+0x3a8>
 8005096:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800509a:	2200      	movs	r2, #0
 800509c:	2300      	movs	r3, #0
 800509e:	f7fb fd13 	bl	8000ac8 <__aeabi_dcmpeq>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	d033      	beq.n	800510e <_printf_float+0x266>
 80050a6:	4a37      	ldr	r2, [pc, #220]	@ (8005184 <_printf_float+0x2dc>)
 80050a8:	2301      	movs	r3, #1
 80050aa:	4631      	mov	r1, r6
 80050ac:	4628      	mov	r0, r5
 80050ae:	47b8      	blx	r7
 80050b0:	3001      	adds	r0, #1
 80050b2:	f43f af54 	beq.w	8004f5e <_printf_float+0xb6>
 80050b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80050ba:	4543      	cmp	r3, r8
 80050bc:	db02      	blt.n	80050c4 <_printf_float+0x21c>
 80050be:	6823      	ldr	r3, [r4, #0]
 80050c0:	07d8      	lsls	r0, r3, #31
 80050c2:	d50f      	bpl.n	80050e4 <_printf_float+0x23c>
 80050c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050c8:	4631      	mov	r1, r6
 80050ca:	4628      	mov	r0, r5
 80050cc:	47b8      	blx	r7
 80050ce:	3001      	adds	r0, #1
 80050d0:	f43f af45 	beq.w	8004f5e <_printf_float+0xb6>
 80050d4:	f04f 0900 	mov.w	r9, #0
 80050d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80050dc:	f104 0a1a 	add.w	sl, r4, #26
 80050e0:	45c8      	cmp	r8, r9
 80050e2:	dc09      	bgt.n	80050f8 <_printf_float+0x250>
 80050e4:	6823      	ldr	r3, [r4, #0]
 80050e6:	079b      	lsls	r3, r3, #30
 80050e8:	f100 8103 	bmi.w	80052f2 <_printf_float+0x44a>
 80050ec:	68e0      	ldr	r0, [r4, #12]
 80050ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050f0:	4298      	cmp	r0, r3
 80050f2:	bfb8      	it	lt
 80050f4:	4618      	movlt	r0, r3
 80050f6:	e734      	b.n	8004f62 <_printf_float+0xba>
 80050f8:	2301      	movs	r3, #1
 80050fa:	4652      	mov	r2, sl
 80050fc:	4631      	mov	r1, r6
 80050fe:	4628      	mov	r0, r5
 8005100:	47b8      	blx	r7
 8005102:	3001      	adds	r0, #1
 8005104:	f43f af2b 	beq.w	8004f5e <_printf_float+0xb6>
 8005108:	f109 0901 	add.w	r9, r9, #1
 800510c:	e7e8      	b.n	80050e0 <_printf_float+0x238>
 800510e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005110:	2b00      	cmp	r3, #0
 8005112:	dc39      	bgt.n	8005188 <_printf_float+0x2e0>
 8005114:	4a1b      	ldr	r2, [pc, #108]	@ (8005184 <_printf_float+0x2dc>)
 8005116:	2301      	movs	r3, #1
 8005118:	4631      	mov	r1, r6
 800511a:	4628      	mov	r0, r5
 800511c:	47b8      	blx	r7
 800511e:	3001      	adds	r0, #1
 8005120:	f43f af1d 	beq.w	8004f5e <_printf_float+0xb6>
 8005124:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005128:	ea59 0303 	orrs.w	r3, r9, r3
 800512c:	d102      	bne.n	8005134 <_printf_float+0x28c>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	07d9      	lsls	r1, r3, #31
 8005132:	d5d7      	bpl.n	80050e4 <_printf_float+0x23c>
 8005134:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005138:	4631      	mov	r1, r6
 800513a:	4628      	mov	r0, r5
 800513c:	47b8      	blx	r7
 800513e:	3001      	adds	r0, #1
 8005140:	f43f af0d 	beq.w	8004f5e <_printf_float+0xb6>
 8005144:	f04f 0a00 	mov.w	sl, #0
 8005148:	f104 0b1a 	add.w	fp, r4, #26
 800514c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800514e:	425b      	negs	r3, r3
 8005150:	4553      	cmp	r3, sl
 8005152:	dc01      	bgt.n	8005158 <_printf_float+0x2b0>
 8005154:	464b      	mov	r3, r9
 8005156:	e793      	b.n	8005080 <_printf_float+0x1d8>
 8005158:	2301      	movs	r3, #1
 800515a:	465a      	mov	r2, fp
 800515c:	4631      	mov	r1, r6
 800515e:	4628      	mov	r0, r5
 8005160:	47b8      	blx	r7
 8005162:	3001      	adds	r0, #1
 8005164:	f43f aefb 	beq.w	8004f5e <_printf_float+0xb6>
 8005168:	f10a 0a01 	add.w	sl, sl, #1
 800516c:	e7ee      	b.n	800514c <_printf_float+0x2a4>
 800516e:	bf00      	nop
 8005170:	7fefffff 	.word	0x7fefffff
 8005174:	080094a4 	.word	0x080094a4
 8005178:	080094a8 	.word	0x080094a8
 800517c:	080094ac 	.word	0x080094ac
 8005180:	080094b0 	.word	0x080094b0
 8005184:	080094b4 	.word	0x080094b4
 8005188:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800518a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800518e:	4553      	cmp	r3, sl
 8005190:	bfa8      	it	ge
 8005192:	4653      	movge	r3, sl
 8005194:	2b00      	cmp	r3, #0
 8005196:	4699      	mov	r9, r3
 8005198:	dc36      	bgt.n	8005208 <_printf_float+0x360>
 800519a:	f04f 0b00 	mov.w	fp, #0
 800519e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051a2:	f104 021a 	add.w	r2, r4, #26
 80051a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80051a8:	9306      	str	r3, [sp, #24]
 80051aa:	eba3 0309 	sub.w	r3, r3, r9
 80051ae:	455b      	cmp	r3, fp
 80051b0:	dc31      	bgt.n	8005216 <_printf_float+0x36e>
 80051b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051b4:	459a      	cmp	sl, r3
 80051b6:	dc3a      	bgt.n	800522e <_printf_float+0x386>
 80051b8:	6823      	ldr	r3, [r4, #0]
 80051ba:	07da      	lsls	r2, r3, #31
 80051bc:	d437      	bmi.n	800522e <_printf_float+0x386>
 80051be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051c0:	ebaa 0903 	sub.w	r9, sl, r3
 80051c4:	9b06      	ldr	r3, [sp, #24]
 80051c6:	ebaa 0303 	sub.w	r3, sl, r3
 80051ca:	4599      	cmp	r9, r3
 80051cc:	bfa8      	it	ge
 80051ce:	4699      	movge	r9, r3
 80051d0:	f1b9 0f00 	cmp.w	r9, #0
 80051d4:	dc33      	bgt.n	800523e <_printf_float+0x396>
 80051d6:	f04f 0800 	mov.w	r8, #0
 80051da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051de:	f104 0b1a 	add.w	fp, r4, #26
 80051e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e4:	ebaa 0303 	sub.w	r3, sl, r3
 80051e8:	eba3 0309 	sub.w	r3, r3, r9
 80051ec:	4543      	cmp	r3, r8
 80051ee:	f77f af79 	ble.w	80050e4 <_printf_float+0x23c>
 80051f2:	2301      	movs	r3, #1
 80051f4:	465a      	mov	r2, fp
 80051f6:	4631      	mov	r1, r6
 80051f8:	4628      	mov	r0, r5
 80051fa:	47b8      	blx	r7
 80051fc:	3001      	adds	r0, #1
 80051fe:	f43f aeae 	beq.w	8004f5e <_printf_float+0xb6>
 8005202:	f108 0801 	add.w	r8, r8, #1
 8005206:	e7ec      	b.n	80051e2 <_printf_float+0x33a>
 8005208:	4642      	mov	r2, r8
 800520a:	4631      	mov	r1, r6
 800520c:	4628      	mov	r0, r5
 800520e:	47b8      	blx	r7
 8005210:	3001      	adds	r0, #1
 8005212:	d1c2      	bne.n	800519a <_printf_float+0x2f2>
 8005214:	e6a3      	b.n	8004f5e <_printf_float+0xb6>
 8005216:	2301      	movs	r3, #1
 8005218:	4631      	mov	r1, r6
 800521a:	4628      	mov	r0, r5
 800521c:	9206      	str	r2, [sp, #24]
 800521e:	47b8      	blx	r7
 8005220:	3001      	adds	r0, #1
 8005222:	f43f ae9c 	beq.w	8004f5e <_printf_float+0xb6>
 8005226:	9a06      	ldr	r2, [sp, #24]
 8005228:	f10b 0b01 	add.w	fp, fp, #1
 800522c:	e7bb      	b.n	80051a6 <_printf_float+0x2fe>
 800522e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005232:	4631      	mov	r1, r6
 8005234:	4628      	mov	r0, r5
 8005236:	47b8      	blx	r7
 8005238:	3001      	adds	r0, #1
 800523a:	d1c0      	bne.n	80051be <_printf_float+0x316>
 800523c:	e68f      	b.n	8004f5e <_printf_float+0xb6>
 800523e:	9a06      	ldr	r2, [sp, #24]
 8005240:	464b      	mov	r3, r9
 8005242:	4442      	add	r2, r8
 8005244:	4631      	mov	r1, r6
 8005246:	4628      	mov	r0, r5
 8005248:	47b8      	blx	r7
 800524a:	3001      	adds	r0, #1
 800524c:	d1c3      	bne.n	80051d6 <_printf_float+0x32e>
 800524e:	e686      	b.n	8004f5e <_printf_float+0xb6>
 8005250:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005254:	f1ba 0f01 	cmp.w	sl, #1
 8005258:	dc01      	bgt.n	800525e <_printf_float+0x3b6>
 800525a:	07db      	lsls	r3, r3, #31
 800525c:	d536      	bpl.n	80052cc <_printf_float+0x424>
 800525e:	2301      	movs	r3, #1
 8005260:	4642      	mov	r2, r8
 8005262:	4631      	mov	r1, r6
 8005264:	4628      	mov	r0, r5
 8005266:	47b8      	blx	r7
 8005268:	3001      	adds	r0, #1
 800526a:	f43f ae78 	beq.w	8004f5e <_printf_float+0xb6>
 800526e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005272:	4631      	mov	r1, r6
 8005274:	4628      	mov	r0, r5
 8005276:	47b8      	blx	r7
 8005278:	3001      	adds	r0, #1
 800527a:	f43f ae70 	beq.w	8004f5e <_printf_float+0xb6>
 800527e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005282:	2200      	movs	r2, #0
 8005284:	2300      	movs	r3, #0
 8005286:	f10a 3aff 	add.w	sl, sl, #4294967295
 800528a:	f7fb fc1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800528e:	b9c0      	cbnz	r0, 80052c2 <_printf_float+0x41a>
 8005290:	4653      	mov	r3, sl
 8005292:	f108 0201 	add.w	r2, r8, #1
 8005296:	4631      	mov	r1, r6
 8005298:	4628      	mov	r0, r5
 800529a:	47b8      	blx	r7
 800529c:	3001      	adds	r0, #1
 800529e:	d10c      	bne.n	80052ba <_printf_float+0x412>
 80052a0:	e65d      	b.n	8004f5e <_printf_float+0xb6>
 80052a2:	2301      	movs	r3, #1
 80052a4:	465a      	mov	r2, fp
 80052a6:	4631      	mov	r1, r6
 80052a8:	4628      	mov	r0, r5
 80052aa:	47b8      	blx	r7
 80052ac:	3001      	adds	r0, #1
 80052ae:	f43f ae56 	beq.w	8004f5e <_printf_float+0xb6>
 80052b2:	f108 0801 	add.w	r8, r8, #1
 80052b6:	45d0      	cmp	r8, sl
 80052b8:	dbf3      	blt.n	80052a2 <_printf_float+0x3fa>
 80052ba:	464b      	mov	r3, r9
 80052bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80052c0:	e6df      	b.n	8005082 <_printf_float+0x1da>
 80052c2:	f04f 0800 	mov.w	r8, #0
 80052c6:	f104 0b1a 	add.w	fp, r4, #26
 80052ca:	e7f4      	b.n	80052b6 <_printf_float+0x40e>
 80052cc:	2301      	movs	r3, #1
 80052ce:	4642      	mov	r2, r8
 80052d0:	e7e1      	b.n	8005296 <_printf_float+0x3ee>
 80052d2:	2301      	movs	r3, #1
 80052d4:	464a      	mov	r2, r9
 80052d6:	4631      	mov	r1, r6
 80052d8:	4628      	mov	r0, r5
 80052da:	47b8      	blx	r7
 80052dc:	3001      	adds	r0, #1
 80052de:	f43f ae3e 	beq.w	8004f5e <_printf_float+0xb6>
 80052e2:	f108 0801 	add.w	r8, r8, #1
 80052e6:	68e3      	ldr	r3, [r4, #12]
 80052e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80052ea:	1a5b      	subs	r3, r3, r1
 80052ec:	4543      	cmp	r3, r8
 80052ee:	dcf0      	bgt.n	80052d2 <_printf_float+0x42a>
 80052f0:	e6fc      	b.n	80050ec <_printf_float+0x244>
 80052f2:	f04f 0800 	mov.w	r8, #0
 80052f6:	f104 0919 	add.w	r9, r4, #25
 80052fa:	e7f4      	b.n	80052e6 <_printf_float+0x43e>

080052fc <_printf_common>:
 80052fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005300:	4616      	mov	r6, r2
 8005302:	4698      	mov	r8, r3
 8005304:	688a      	ldr	r2, [r1, #8]
 8005306:	690b      	ldr	r3, [r1, #16]
 8005308:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800530c:	4293      	cmp	r3, r2
 800530e:	bfb8      	it	lt
 8005310:	4613      	movlt	r3, r2
 8005312:	6033      	str	r3, [r6, #0]
 8005314:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005318:	4607      	mov	r7, r0
 800531a:	460c      	mov	r4, r1
 800531c:	b10a      	cbz	r2, 8005322 <_printf_common+0x26>
 800531e:	3301      	adds	r3, #1
 8005320:	6033      	str	r3, [r6, #0]
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	0699      	lsls	r1, r3, #26
 8005326:	bf42      	ittt	mi
 8005328:	6833      	ldrmi	r3, [r6, #0]
 800532a:	3302      	addmi	r3, #2
 800532c:	6033      	strmi	r3, [r6, #0]
 800532e:	6825      	ldr	r5, [r4, #0]
 8005330:	f015 0506 	ands.w	r5, r5, #6
 8005334:	d106      	bne.n	8005344 <_printf_common+0x48>
 8005336:	f104 0a19 	add.w	sl, r4, #25
 800533a:	68e3      	ldr	r3, [r4, #12]
 800533c:	6832      	ldr	r2, [r6, #0]
 800533e:	1a9b      	subs	r3, r3, r2
 8005340:	42ab      	cmp	r3, r5
 8005342:	dc26      	bgt.n	8005392 <_printf_common+0x96>
 8005344:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005348:	6822      	ldr	r2, [r4, #0]
 800534a:	3b00      	subs	r3, #0
 800534c:	bf18      	it	ne
 800534e:	2301      	movne	r3, #1
 8005350:	0692      	lsls	r2, r2, #26
 8005352:	d42b      	bmi.n	80053ac <_printf_common+0xb0>
 8005354:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005358:	4641      	mov	r1, r8
 800535a:	4638      	mov	r0, r7
 800535c:	47c8      	blx	r9
 800535e:	3001      	adds	r0, #1
 8005360:	d01e      	beq.n	80053a0 <_printf_common+0xa4>
 8005362:	6823      	ldr	r3, [r4, #0]
 8005364:	6922      	ldr	r2, [r4, #16]
 8005366:	f003 0306 	and.w	r3, r3, #6
 800536a:	2b04      	cmp	r3, #4
 800536c:	bf02      	ittt	eq
 800536e:	68e5      	ldreq	r5, [r4, #12]
 8005370:	6833      	ldreq	r3, [r6, #0]
 8005372:	1aed      	subeq	r5, r5, r3
 8005374:	68a3      	ldr	r3, [r4, #8]
 8005376:	bf0c      	ite	eq
 8005378:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800537c:	2500      	movne	r5, #0
 800537e:	4293      	cmp	r3, r2
 8005380:	bfc4      	itt	gt
 8005382:	1a9b      	subgt	r3, r3, r2
 8005384:	18ed      	addgt	r5, r5, r3
 8005386:	2600      	movs	r6, #0
 8005388:	341a      	adds	r4, #26
 800538a:	42b5      	cmp	r5, r6
 800538c:	d11a      	bne.n	80053c4 <_printf_common+0xc8>
 800538e:	2000      	movs	r0, #0
 8005390:	e008      	b.n	80053a4 <_printf_common+0xa8>
 8005392:	2301      	movs	r3, #1
 8005394:	4652      	mov	r2, sl
 8005396:	4641      	mov	r1, r8
 8005398:	4638      	mov	r0, r7
 800539a:	47c8      	blx	r9
 800539c:	3001      	adds	r0, #1
 800539e:	d103      	bne.n	80053a8 <_printf_common+0xac>
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295
 80053a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053a8:	3501      	adds	r5, #1
 80053aa:	e7c6      	b.n	800533a <_printf_common+0x3e>
 80053ac:	18e1      	adds	r1, r4, r3
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	2030      	movs	r0, #48	@ 0x30
 80053b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80053b6:	4422      	add	r2, r4
 80053b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80053bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80053c0:	3302      	adds	r3, #2
 80053c2:	e7c7      	b.n	8005354 <_printf_common+0x58>
 80053c4:	2301      	movs	r3, #1
 80053c6:	4622      	mov	r2, r4
 80053c8:	4641      	mov	r1, r8
 80053ca:	4638      	mov	r0, r7
 80053cc:	47c8      	blx	r9
 80053ce:	3001      	adds	r0, #1
 80053d0:	d0e6      	beq.n	80053a0 <_printf_common+0xa4>
 80053d2:	3601      	adds	r6, #1
 80053d4:	e7d9      	b.n	800538a <_printf_common+0x8e>
	...

080053d8 <_printf_i>:
 80053d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053dc:	7e0f      	ldrb	r7, [r1, #24]
 80053de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80053e0:	2f78      	cmp	r7, #120	@ 0x78
 80053e2:	4691      	mov	r9, r2
 80053e4:	4680      	mov	r8, r0
 80053e6:	460c      	mov	r4, r1
 80053e8:	469a      	mov	sl, r3
 80053ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80053ee:	d807      	bhi.n	8005400 <_printf_i+0x28>
 80053f0:	2f62      	cmp	r7, #98	@ 0x62
 80053f2:	d80a      	bhi.n	800540a <_printf_i+0x32>
 80053f4:	2f00      	cmp	r7, #0
 80053f6:	f000 80d2 	beq.w	800559e <_printf_i+0x1c6>
 80053fa:	2f58      	cmp	r7, #88	@ 0x58
 80053fc:	f000 80b9 	beq.w	8005572 <_printf_i+0x19a>
 8005400:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005404:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005408:	e03a      	b.n	8005480 <_printf_i+0xa8>
 800540a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800540e:	2b15      	cmp	r3, #21
 8005410:	d8f6      	bhi.n	8005400 <_printf_i+0x28>
 8005412:	a101      	add	r1, pc, #4	@ (adr r1, 8005418 <_printf_i+0x40>)
 8005414:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005418:	08005471 	.word	0x08005471
 800541c:	08005485 	.word	0x08005485
 8005420:	08005401 	.word	0x08005401
 8005424:	08005401 	.word	0x08005401
 8005428:	08005401 	.word	0x08005401
 800542c:	08005401 	.word	0x08005401
 8005430:	08005485 	.word	0x08005485
 8005434:	08005401 	.word	0x08005401
 8005438:	08005401 	.word	0x08005401
 800543c:	08005401 	.word	0x08005401
 8005440:	08005401 	.word	0x08005401
 8005444:	08005585 	.word	0x08005585
 8005448:	080054af 	.word	0x080054af
 800544c:	0800553f 	.word	0x0800553f
 8005450:	08005401 	.word	0x08005401
 8005454:	08005401 	.word	0x08005401
 8005458:	080055a7 	.word	0x080055a7
 800545c:	08005401 	.word	0x08005401
 8005460:	080054af 	.word	0x080054af
 8005464:	08005401 	.word	0x08005401
 8005468:	08005401 	.word	0x08005401
 800546c:	08005547 	.word	0x08005547
 8005470:	6833      	ldr	r3, [r6, #0]
 8005472:	1d1a      	adds	r2, r3, #4
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6032      	str	r2, [r6, #0]
 8005478:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800547c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005480:	2301      	movs	r3, #1
 8005482:	e09d      	b.n	80055c0 <_printf_i+0x1e8>
 8005484:	6833      	ldr	r3, [r6, #0]
 8005486:	6820      	ldr	r0, [r4, #0]
 8005488:	1d19      	adds	r1, r3, #4
 800548a:	6031      	str	r1, [r6, #0]
 800548c:	0606      	lsls	r6, r0, #24
 800548e:	d501      	bpl.n	8005494 <_printf_i+0xbc>
 8005490:	681d      	ldr	r5, [r3, #0]
 8005492:	e003      	b.n	800549c <_printf_i+0xc4>
 8005494:	0645      	lsls	r5, r0, #25
 8005496:	d5fb      	bpl.n	8005490 <_printf_i+0xb8>
 8005498:	f9b3 5000 	ldrsh.w	r5, [r3]
 800549c:	2d00      	cmp	r5, #0
 800549e:	da03      	bge.n	80054a8 <_printf_i+0xd0>
 80054a0:	232d      	movs	r3, #45	@ 0x2d
 80054a2:	426d      	negs	r5, r5
 80054a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054a8:	4859      	ldr	r0, [pc, #356]	@ (8005610 <_printf_i+0x238>)
 80054aa:	230a      	movs	r3, #10
 80054ac:	e011      	b.n	80054d2 <_printf_i+0xfa>
 80054ae:	6821      	ldr	r1, [r4, #0]
 80054b0:	6833      	ldr	r3, [r6, #0]
 80054b2:	0608      	lsls	r0, r1, #24
 80054b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80054b8:	d402      	bmi.n	80054c0 <_printf_i+0xe8>
 80054ba:	0649      	lsls	r1, r1, #25
 80054bc:	bf48      	it	mi
 80054be:	b2ad      	uxthmi	r5, r5
 80054c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80054c2:	4853      	ldr	r0, [pc, #332]	@ (8005610 <_printf_i+0x238>)
 80054c4:	6033      	str	r3, [r6, #0]
 80054c6:	bf14      	ite	ne
 80054c8:	230a      	movne	r3, #10
 80054ca:	2308      	moveq	r3, #8
 80054cc:	2100      	movs	r1, #0
 80054ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80054d2:	6866      	ldr	r6, [r4, #4]
 80054d4:	60a6      	str	r6, [r4, #8]
 80054d6:	2e00      	cmp	r6, #0
 80054d8:	bfa2      	ittt	ge
 80054da:	6821      	ldrge	r1, [r4, #0]
 80054dc:	f021 0104 	bicge.w	r1, r1, #4
 80054e0:	6021      	strge	r1, [r4, #0]
 80054e2:	b90d      	cbnz	r5, 80054e8 <_printf_i+0x110>
 80054e4:	2e00      	cmp	r6, #0
 80054e6:	d04b      	beq.n	8005580 <_printf_i+0x1a8>
 80054e8:	4616      	mov	r6, r2
 80054ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80054ee:	fb03 5711 	mls	r7, r3, r1, r5
 80054f2:	5dc7      	ldrb	r7, [r0, r7]
 80054f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054f8:	462f      	mov	r7, r5
 80054fa:	42bb      	cmp	r3, r7
 80054fc:	460d      	mov	r5, r1
 80054fe:	d9f4      	bls.n	80054ea <_printf_i+0x112>
 8005500:	2b08      	cmp	r3, #8
 8005502:	d10b      	bne.n	800551c <_printf_i+0x144>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	07df      	lsls	r7, r3, #31
 8005508:	d508      	bpl.n	800551c <_printf_i+0x144>
 800550a:	6923      	ldr	r3, [r4, #16]
 800550c:	6861      	ldr	r1, [r4, #4]
 800550e:	4299      	cmp	r1, r3
 8005510:	bfde      	ittt	le
 8005512:	2330      	movle	r3, #48	@ 0x30
 8005514:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005518:	f106 36ff 	addle.w	r6, r6, #4294967295
 800551c:	1b92      	subs	r2, r2, r6
 800551e:	6122      	str	r2, [r4, #16]
 8005520:	f8cd a000 	str.w	sl, [sp]
 8005524:	464b      	mov	r3, r9
 8005526:	aa03      	add	r2, sp, #12
 8005528:	4621      	mov	r1, r4
 800552a:	4640      	mov	r0, r8
 800552c:	f7ff fee6 	bl	80052fc <_printf_common>
 8005530:	3001      	adds	r0, #1
 8005532:	d14a      	bne.n	80055ca <_printf_i+0x1f2>
 8005534:	f04f 30ff 	mov.w	r0, #4294967295
 8005538:	b004      	add	sp, #16
 800553a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	f043 0320 	orr.w	r3, r3, #32
 8005544:	6023      	str	r3, [r4, #0]
 8005546:	4833      	ldr	r0, [pc, #204]	@ (8005614 <_printf_i+0x23c>)
 8005548:	2778      	movs	r7, #120	@ 0x78
 800554a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800554e:	6823      	ldr	r3, [r4, #0]
 8005550:	6831      	ldr	r1, [r6, #0]
 8005552:	061f      	lsls	r7, r3, #24
 8005554:	f851 5b04 	ldr.w	r5, [r1], #4
 8005558:	d402      	bmi.n	8005560 <_printf_i+0x188>
 800555a:	065f      	lsls	r7, r3, #25
 800555c:	bf48      	it	mi
 800555e:	b2ad      	uxthmi	r5, r5
 8005560:	6031      	str	r1, [r6, #0]
 8005562:	07d9      	lsls	r1, r3, #31
 8005564:	bf44      	itt	mi
 8005566:	f043 0320 	orrmi.w	r3, r3, #32
 800556a:	6023      	strmi	r3, [r4, #0]
 800556c:	b11d      	cbz	r5, 8005576 <_printf_i+0x19e>
 800556e:	2310      	movs	r3, #16
 8005570:	e7ac      	b.n	80054cc <_printf_i+0xf4>
 8005572:	4827      	ldr	r0, [pc, #156]	@ (8005610 <_printf_i+0x238>)
 8005574:	e7e9      	b.n	800554a <_printf_i+0x172>
 8005576:	6823      	ldr	r3, [r4, #0]
 8005578:	f023 0320 	bic.w	r3, r3, #32
 800557c:	6023      	str	r3, [r4, #0]
 800557e:	e7f6      	b.n	800556e <_printf_i+0x196>
 8005580:	4616      	mov	r6, r2
 8005582:	e7bd      	b.n	8005500 <_printf_i+0x128>
 8005584:	6833      	ldr	r3, [r6, #0]
 8005586:	6825      	ldr	r5, [r4, #0]
 8005588:	6961      	ldr	r1, [r4, #20]
 800558a:	1d18      	adds	r0, r3, #4
 800558c:	6030      	str	r0, [r6, #0]
 800558e:	062e      	lsls	r6, r5, #24
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	d501      	bpl.n	8005598 <_printf_i+0x1c0>
 8005594:	6019      	str	r1, [r3, #0]
 8005596:	e002      	b.n	800559e <_printf_i+0x1c6>
 8005598:	0668      	lsls	r0, r5, #25
 800559a:	d5fb      	bpl.n	8005594 <_printf_i+0x1bc>
 800559c:	8019      	strh	r1, [r3, #0]
 800559e:	2300      	movs	r3, #0
 80055a0:	6123      	str	r3, [r4, #16]
 80055a2:	4616      	mov	r6, r2
 80055a4:	e7bc      	b.n	8005520 <_printf_i+0x148>
 80055a6:	6833      	ldr	r3, [r6, #0]
 80055a8:	1d1a      	adds	r2, r3, #4
 80055aa:	6032      	str	r2, [r6, #0]
 80055ac:	681e      	ldr	r6, [r3, #0]
 80055ae:	6862      	ldr	r2, [r4, #4]
 80055b0:	2100      	movs	r1, #0
 80055b2:	4630      	mov	r0, r6
 80055b4:	f7fa fe0c 	bl	80001d0 <memchr>
 80055b8:	b108      	cbz	r0, 80055be <_printf_i+0x1e6>
 80055ba:	1b80      	subs	r0, r0, r6
 80055bc:	6060      	str	r0, [r4, #4]
 80055be:	6863      	ldr	r3, [r4, #4]
 80055c0:	6123      	str	r3, [r4, #16]
 80055c2:	2300      	movs	r3, #0
 80055c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055c8:	e7aa      	b.n	8005520 <_printf_i+0x148>
 80055ca:	6923      	ldr	r3, [r4, #16]
 80055cc:	4632      	mov	r2, r6
 80055ce:	4649      	mov	r1, r9
 80055d0:	4640      	mov	r0, r8
 80055d2:	47d0      	blx	sl
 80055d4:	3001      	adds	r0, #1
 80055d6:	d0ad      	beq.n	8005534 <_printf_i+0x15c>
 80055d8:	6823      	ldr	r3, [r4, #0]
 80055da:	079b      	lsls	r3, r3, #30
 80055dc:	d413      	bmi.n	8005606 <_printf_i+0x22e>
 80055de:	68e0      	ldr	r0, [r4, #12]
 80055e0:	9b03      	ldr	r3, [sp, #12]
 80055e2:	4298      	cmp	r0, r3
 80055e4:	bfb8      	it	lt
 80055e6:	4618      	movlt	r0, r3
 80055e8:	e7a6      	b.n	8005538 <_printf_i+0x160>
 80055ea:	2301      	movs	r3, #1
 80055ec:	4632      	mov	r2, r6
 80055ee:	4649      	mov	r1, r9
 80055f0:	4640      	mov	r0, r8
 80055f2:	47d0      	blx	sl
 80055f4:	3001      	adds	r0, #1
 80055f6:	d09d      	beq.n	8005534 <_printf_i+0x15c>
 80055f8:	3501      	adds	r5, #1
 80055fa:	68e3      	ldr	r3, [r4, #12]
 80055fc:	9903      	ldr	r1, [sp, #12]
 80055fe:	1a5b      	subs	r3, r3, r1
 8005600:	42ab      	cmp	r3, r5
 8005602:	dcf2      	bgt.n	80055ea <_printf_i+0x212>
 8005604:	e7eb      	b.n	80055de <_printf_i+0x206>
 8005606:	2500      	movs	r5, #0
 8005608:	f104 0619 	add.w	r6, r4, #25
 800560c:	e7f5      	b.n	80055fa <_printf_i+0x222>
 800560e:	bf00      	nop
 8005610:	080094b6 	.word	0x080094b6
 8005614:	080094c7 	.word	0x080094c7

08005618 <_scanf_float>:
 8005618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561c:	b087      	sub	sp, #28
 800561e:	4617      	mov	r7, r2
 8005620:	9303      	str	r3, [sp, #12]
 8005622:	688b      	ldr	r3, [r1, #8]
 8005624:	1e5a      	subs	r2, r3, #1
 8005626:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800562a:	bf81      	itttt	hi
 800562c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005630:	eb03 0b05 	addhi.w	fp, r3, r5
 8005634:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005638:	608b      	strhi	r3, [r1, #8]
 800563a:	680b      	ldr	r3, [r1, #0]
 800563c:	460a      	mov	r2, r1
 800563e:	f04f 0500 	mov.w	r5, #0
 8005642:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005646:	f842 3b1c 	str.w	r3, [r2], #28
 800564a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800564e:	4680      	mov	r8, r0
 8005650:	460c      	mov	r4, r1
 8005652:	bf98      	it	ls
 8005654:	f04f 0b00 	movls.w	fp, #0
 8005658:	9201      	str	r2, [sp, #4]
 800565a:	4616      	mov	r6, r2
 800565c:	46aa      	mov	sl, r5
 800565e:	46a9      	mov	r9, r5
 8005660:	9502      	str	r5, [sp, #8]
 8005662:	68a2      	ldr	r2, [r4, #8]
 8005664:	b152      	cbz	r2, 800567c <_scanf_float+0x64>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	2b4e      	cmp	r3, #78	@ 0x4e
 800566c:	d864      	bhi.n	8005738 <_scanf_float+0x120>
 800566e:	2b40      	cmp	r3, #64	@ 0x40
 8005670:	d83c      	bhi.n	80056ec <_scanf_float+0xd4>
 8005672:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005676:	b2c8      	uxtb	r0, r1
 8005678:	280e      	cmp	r0, #14
 800567a:	d93a      	bls.n	80056f2 <_scanf_float+0xda>
 800567c:	f1b9 0f00 	cmp.w	r9, #0
 8005680:	d003      	beq.n	800568a <_scanf_float+0x72>
 8005682:	6823      	ldr	r3, [r4, #0]
 8005684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800568e:	f1ba 0f01 	cmp.w	sl, #1
 8005692:	f200 8117 	bhi.w	80058c4 <_scanf_float+0x2ac>
 8005696:	9b01      	ldr	r3, [sp, #4]
 8005698:	429e      	cmp	r6, r3
 800569a:	f200 8108 	bhi.w	80058ae <_scanf_float+0x296>
 800569e:	2001      	movs	r0, #1
 80056a0:	b007      	add	sp, #28
 80056a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80056aa:	2a0d      	cmp	r2, #13
 80056ac:	d8e6      	bhi.n	800567c <_scanf_float+0x64>
 80056ae:	a101      	add	r1, pc, #4	@ (adr r1, 80056b4 <_scanf_float+0x9c>)
 80056b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80056b4:	080057fb 	.word	0x080057fb
 80056b8:	0800567d 	.word	0x0800567d
 80056bc:	0800567d 	.word	0x0800567d
 80056c0:	0800567d 	.word	0x0800567d
 80056c4:	0800585b 	.word	0x0800585b
 80056c8:	08005833 	.word	0x08005833
 80056cc:	0800567d 	.word	0x0800567d
 80056d0:	0800567d 	.word	0x0800567d
 80056d4:	08005809 	.word	0x08005809
 80056d8:	0800567d 	.word	0x0800567d
 80056dc:	0800567d 	.word	0x0800567d
 80056e0:	0800567d 	.word	0x0800567d
 80056e4:	0800567d 	.word	0x0800567d
 80056e8:	080057c1 	.word	0x080057c1
 80056ec:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80056f0:	e7db      	b.n	80056aa <_scanf_float+0x92>
 80056f2:	290e      	cmp	r1, #14
 80056f4:	d8c2      	bhi.n	800567c <_scanf_float+0x64>
 80056f6:	a001      	add	r0, pc, #4	@ (adr r0, 80056fc <_scanf_float+0xe4>)
 80056f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80056fc:	080057b1 	.word	0x080057b1
 8005700:	0800567d 	.word	0x0800567d
 8005704:	080057b1 	.word	0x080057b1
 8005708:	08005847 	.word	0x08005847
 800570c:	0800567d 	.word	0x0800567d
 8005710:	08005759 	.word	0x08005759
 8005714:	08005797 	.word	0x08005797
 8005718:	08005797 	.word	0x08005797
 800571c:	08005797 	.word	0x08005797
 8005720:	08005797 	.word	0x08005797
 8005724:	08005797 	.word	0x08005797
 8005728:	08005797 	.word	0x08005797
 800572c:	08005797 	.word	0x08005797
 8005730:	08005797 	.word	0x08005797
 8005734:	08005797 	.word	0x08005797
 8005738:	2b6e      	cmp	r3, #110	@ 0x6e
 800573a:	d809      	bhi.n	8005750 <_scanf_float+0x138>
 800573c:	2b60      	cmp	r3, #96	@ 0x60
 800573e:	d8b2      	bhi.n	80056a6 <_scanf_float+0x8e>
 8005740:	2b54      	cmp	r3, #84	@ 0x54
 8005742:	d07b      	beq.n	800583c <_scanf_float+0x224>
 8005744:	2b59      	cmp	r3, #89	@ 0x59
 8005746:	d199      	bne.n	800567c <_scanf_float+0x64>
 8005748:	2d07      	cmp	r5, #7
 800574a:	d197      	bne.n	800567c <_scanf_float+0x64>
 800574c:	2508      	movs	r5, #8
 800574e:	e02c      	b.n	80057aa <_scanf_float+0x192>
 8005750:	2b74      	cmp	r3, #116	@ 0x74
 8005752:	d073      	beq.n	800583c <_scanf_float+0x224>
 8005754:	2b79      	cmp	r3, #121	@ 0x79
 8005756:	e7f6      	b.n	8005746 <_scanf_float+0x12e>
 8005758:	6821      	ldr	r1, [r4, #0]
 800575a:	05c8      	lsls	r0, r1, #23
 800575c:	d51b      	bpl.n	8005796 <_scanf_float+0x17e>
 800575e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005762:	6021      	str	r1, [r4, #0]
 8005764:	f109 0901 	add.w	r9, r9, #1
 8005768:	f1bb 0f00 	cmp.w	fp, #0
 800576c:	d003      	beq.n	8005776 <_scanf_float+0x15e>
 800576e:	3201      	adds	r2, #1
 8005770:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005774:	60a2      	str	r2, [r4, #8]
 8005776:	68a3      	ldr	r3, [r4, #8]
 8005778:	3b01      	subs	r3, #1
 800577a:	60a3      	str	r3, [r4, #8]
 800577c:	6923      	ldr	r3, [r4, #16]
 800577e:	3301      	adds	r3, #1
 8005780:	6123      	str	r3, [r4, #16]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3b01      	subs	r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	607b      	str	r3, [r7, #4]
 800578a:	f340 8087 	ble.w	800589c <_scanf_float+0x284>
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	3301      	adds	r3, #1
 8005792:	603b      	str	r3, [r7, #0]
 8005794:	e765      	b.n	8005662 <_scanf_float+0x4a>
 8005796:	eb1a 0105 	adds.w	r1, sl, r5
 800579a:	f47f af6f 	bne.w	800567c <_scanf_float+0x64>
 800579e:	6822      	ldr	r2, [r4, #0]
 80057a0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80057a4:	6022      	str	r2, [r4, #0]
 80057a6:	460d      	mov	r5, r1
 80057a8:	468a      	mov	sl, r1
 80057aa:	f806 3b01 	strb.w	r3, [r6], #1
 80057ae:	e7e2      	b.n	8005776 <_scanf_float+0x15e>
 80057b0:	6822      	ldr	r2, [r4, #0]
 80057b2:	0610      	lsls	r0, r2, #24
 80057b4:	f57f af62 	bpl.w	800567c <_scanf_float+0x64>
 80057b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80057bc:	6022      	str	r2, [r4, #0]
 80057be:	e7f4      	b.n	80057aa <_scanf_float+0x192>
 80057c0:	f1ba 0f00 	cmp.w	sl, #0
 80057c4:	d10e      	bne.n	80057e4 <_scanf_float+0x1cc>
 80057c6:	f1b9 0f00 	cmp.w	r9, #0
 80057ca:	d10e      	bne.n	80057ea <_scanf_float+0x1d2>
 80057cc:	6822      	ldr	r2, [r4, #0]
 80057ce:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80057d2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80057d6:	d108      	bne.n	80057ea <_scanf_float+0x1d2>
 80057d8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80057dc:	6022      	str	r2, [r4, #0]
 80057de:	f04f 0a01 	mov.w	sl, #1
 80057e2:	e7e2      	b.n	80057aa <_scanf_float+0x192>
 80057e4:	f1ba 0f02 	cmp.w	sl, #2
 80057e8:	d055      	beq.n	8005896 <_scanf_float+0x27e>
 80057ea:	2d01      	cmp	r5, #1
 80057ec:	d002      	beq.n	80057f4 <_scanf_float+0x1dc>
 80057ee:	2d04      	cmp	r5, #4
 80057f0:	f47f af44 	bne.w	800567c <_scanf_float+0x64>
 80057f4:	3501      	adds	r5, #1
 80057f6:	b2ed      	uxtb	r5, r5
 80057f8:	e7d7      	b.n	80057aa <_scanf_float+0x192>
 80057fa:	f1ba 0f01 	cmp.w	sl, #1
 80057fe:	f47f af3d 	bne.w	800567c <_scanf_float+0x64>
 8005802:	f04f 0a02 	mov.w	sl, #2
 8005806:	e7d0      	b.n	80057aa <_scanf_float+0x192>
 8005808:	b97d      	cbnz	r5, 800582a <_scanf_float+0x212>
 800580a:	f1b9 0f00 	cmp.w	r9, #0
 800580e:	f47f af38 	bne.w	8005682 <_scanf_float+0x6a>
 8005812:	6822      	ldr	r2, [r4, #0]
 8005814:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005818:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800581c:	f040 8108 	bne.w	8005a30 <_scanf_float+0x418>
 8005820:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005824:	6022      	str	r2, [r4, #0]
 8005826:	2501      	movs	r5, #1
 8005828:	e7bf      	b.n	80057aa <_scanf_float+0x192>
 800582a:	2d03      	cmp	r5, #3
 800582c:	d0e2      	beq.n	80057f4 <_scanf_float+0x1dc>
 800582e:	2d05      	cmp	r5, #5
 8005830:	e7de      	b.n	80057f0 <_scanf_float+0x1d8>
 8005832:	2d02      	cmp	r5, #2
 8005834:	f47f af22 	bne.w	800567c <_scanf_float+0x64>
 8005838:	2503      	movs	r5, #3
 800583a:	e7b6      	b.n	80057aa <_scanf_float+0x192>
 800583c:	2d06      	cmp	r5, #6
 800583e:	f47f af1d 	bne.w	800567c <_scanf_float+0x64>
 8005842:	2507      	movs	r5, #7
 8005844:	e7b1      	b.n	80057aa <_scanf_float+0x192>
 8005846:	6822      	ldr	r2, [r4, #0]
 8005848:	0591      	lsls	r1, r2, #22
 800584a:	f57f af17 	bpl.w	800567c <_scanf_float+0x64>
 800584e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005852:	6022      	str	r2, [r4, #0]
 8005854:	f8cd 9008 	str.w	r9, [sp, #8]
 8005858:	e7a7      	b.n	80057aa <_scanf_float+0x192>
 800585a:	6822      	ldr	r2, [r4, #0]
 800585c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005860:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005864:	d006      	beq.n	8005874 <_scanf_float+0x25c>
 8005866:	0550      	lsls	r0, r2, #21
 8005868:	f57f af08 	bpl.w	800567c <_scanf_float+0x64>
 800586c:	f1b9 0f00 	cmp.w	r9, #0
 8005870:	f000 80de 	beq.w	8005a30 <_scanf_float+0x418>
 8005874:	0591      	lsls	r1, r2, #22
 8005876:	bf58      	it	pl
 8005878:	9902      	ldrpl	r1, [sp, #8]
 800587a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800587e:	bf58      	it	pl
 8005880:	eba9 0101 	subpl.w	r1, r9, r1
 8005884:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005888:	bf58      	it	pl
 800588a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800588e:	6022      	str	r2, [r4, #0]
 8005890:	f04f 0900 	mov.w	r9, #0
 8005894:	e789      	b.n	80057aa <_scanf_float+0x192>
 8005896:	f04f 0a03 	mov.w	sl, #3
 800589a:	e786      	b.n	80057aa <_scanf_float+0x192>
 800589c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80058a0:	4639      	mov	r1, r7
 80058a2:	4640      	mov	r0, r8
 80058a4:	4798      	blx	r3
 80058a6:	2800      	cmp	r0, #0
 80058a8:	f43f aedb 	beq.w	8005662 <_scanf_float+0x4a>
 80058ac:	e6e6      	b.n	800567c <_scanf_float+0x64>
 80058ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058b6:	463a      	mov	r2, r7
 80058b8:	4640      	mov	r0, r8
 80058ba:	4798      	blx	r3
 80058bc:	6923      	ldr	r3, [r4, #16]
 80058be:	3b01      	subs	r3, #1
 80058c0:	6123      	str	r3, [r4, #16]
 80058c2:	e6e8      	b.n	8005696 <_scanf_float+0x7e>
 80058c4:	1e6b      	subs	r3, r5, #1
 80058c6:	2b06      	cmp	r3, #6
 80058c8:	d824      	bhi.n	8005914 <_scanf_float+0x2fc>
 80058ca:	2d02      	cmp	r5, #2
 80058cc:	d836      	bhi.n	800593c <_scanf_float+0x324>
 80058ce:	9b01      	ldr	r3, [sp, #4]
 80058d0:	429e      	cmp	r6, r3
 80058d2:	f67f aee4 	bls.w	800569e <_scanf_float+0x86>
 80058d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80058de:	463a      	mov	r2, r7
 80058e0:	4640      	mov	r0, r8
 80058e2:	4798      	blx	r3
 80058e4:	6923      	ldr	r3, [r4, #16]
 80058e6:	3b01      	subs	r3, #1
 80058e8:	6123      	str	r3, [r4, #16]
 80058ea:	e7f0      	b.n	80058ce <_scanf_float+0x2b6>
 80058ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80058f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80058f4:	463a      	mov	r2, r7
 80058f6:	4640      	mov	r0, r8
 80058f8:	4798      	blx	r3
 80058fa:	6923      	ldr	r3, [r4, #16]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	6123      	str	r3, [r4, #16]
 8005900:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005904:	fa5f fa8a 	uxtb.w	sl, sl
 8005908:	f1ba 0f02 	cmp.w	sl, #2
 800590c:	d1ee      	bne.n	80058ec <_scanf_float+0x2d4>
 800590e:	3d03      	subs	r5, #3
 8005910:	b2ed      	uxtb	r5, r5
 8005912:	1b76      	subs	r6, r6, r5
 8005914:	6823      	ldr	r3, [r4, #0]
 8005916:	05da      	lsls	r2, r3, #23
 8005918:	d530      	bpl.n	800597c <_scanf_float+0x364>
 800591a:	055b      	lsls	r3, r3, #21
 800591c:	d511      	bpl.n	8005942 <_scanf_float+0x32a>
 800591e:	9b01      	ldr	r3, [sp, #4]
 8005920:	429e      	cmp	r6, r3
 8005922:	f67f aebc 	bls.w	800569e <_scanf_float+0x86>
 8005926:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800592a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800592e:	463a      	mov	r2, r7
 8005930:	4640      	mov	r0, r8
 8005932:	4798      	blx	r3
 8005934:	6923      	ldr	r3, [r4, #16]
 8005936:	3b01      	subs	r3, #1
 8005938:	6123      	str	r3, [r4, #16]
 800593a:	e7f0      	b.n	800591e <_scanf_float+0x306>
 800593c:	46aa      	mov	sl, r5
 800593e:	46b3      	mov	fp, r6
 8005940:	e7de      	b.n	8005900 <_scanf_float+0x2e8>
 8005942:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005946:	6923      	ldr	r3, [r4, #16]
 8005948:	2965      	cmp	r1, #101	@ 0x65
 800594a:	f103 33ff 	add.w	r3, r3, #4294967295
 800594e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005952:	6123      	str	r3, [r4, #16]
 8005954:	d00c      	beq.n	8005970 <_scanf_float+0x358>
 8005956:	2945      	cmp	r1, #69	@ 0x45
 8005958:	d00a      	beq.n	8005970 <_scanf_float+0x358>
 800595a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800595e:	463a      	mov	r2, r7
 8005960:	4640      	mov	r0, r8
 8005962:	4798      	blx	r3
 8005964:	6923      	ldr	r3, [r4, #16]
 8005966:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800596a:	3b01      	subs	r3, #1
 800596c:	1eb5      	subs	r5, r6, #2
 800596e:	6123      	str	r3, [r4, #16]
 8005970:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005974:	463a      	mov	r2, r7
 8005976:	4640      	mov	r0, r8
 8005978:	4798      	blx	r3
 800597a:	462e      	mov	r6, r5
 800597c:	6822      	ldr	r2, [r4, #0]
 800597e:	f012 0210 	ands.w	r2, r2, #16
 8005982:	d001      	beq.n	8005988 <_scanf_float+0x370>
 8005984:	2000      	movs	r0, #0
 8005986:	e68b      	b.n	80056a0 <_scanf_float+0x88>
 8005988:	7032      	strb	r2, [r6, #0]
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005990:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005994:	d11c      	bne.n	80059d0 <_scanf_float+0x3b8>
 8005996:	9b02      	ldr	r3, [sp, #8]
 8005998:	454b      	cmp	r3, r9
 800599a:	eba3 0209 	sub.w	r2, r3, r9
 800599e:	d123      	bne.n	80059e8 <_scanf_float+0x3d0>
 80059a0:	9901      	ldr	r1, [sp, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	4640      	mov	r0, r8
 80059a6:	f002 fbf7 	bl	8008198 <_strtod_r>
 80059aa:	9b03      	ldr	r3, [sp, #12]
 80059ac:	6821      	ldr	r1, [r4, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f011 0f02 	tst.w	r1, #2
 80059b4:	ec57 6b10 	vmov	r6, r7, d0
 80059b8:	f103 0204 	add.w	r2, r3, #4
 80059bc:	d01f      	beq.n	80059fe <_scanf_float+0x3e6>
 80059be:	9903      	ldr	r1, [sp, #12]
 80059c0:	600a      	str	r2, [r1, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	e9c3 6700 	strd	r6, r7, [r3]
 80059c8:	68e3      	ldr	r3, [r4, #12]
 80059ca:	3301      	adds	r3, #1
 80059cc:	60e3      	str	r3, [r4, #12]
 80059ce:	e7d9      	b.n	8005984 <_scanf_float+0x36c>
 80059d0:	9b04      	ldr	r3, [sp, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d0e4      	beq.n	80059a0 <_scanf_float+0x388>
 80059d6:	9905      	ldr	r1, [sp, #20]
 80059d8:	230a      	movs	r3, #10
 80059da:	3101      	adds	r1, #1
 80059dc:	4640      	mov	r0, r8
 80059de:	f002 fc5b 	bl	8008298 <_strtol_r>
 80059e2:	9b04      	ldr	r3, [sp, #16]
 80059e4:	9e05      	ldr	r6, [sp, #20]
 80059e6:	1ac2      	subs	r2, r0, r3
 80059e8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80059ec:	429e      	cmp	r6, r3
 80059ee:	bf28      	it	cs
 80059f0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80059f4:	4910      	ldr	r1, [pc, #64]	@ (8005a38 <_scanf_float+0x420>)
 80059f6:	4630      	mov	r0, r6
 80059f8:	f000 f8e4 	bl	8005bc4 <siprintf>
 80059fc:	e7d0      	b.n	80059a0 <_scanf_float+0x388>
 80059fe:	f011 0f04 	tst.w	r1, #4
 8005a02:	9903      	ldr	r1, [sp, #12]
 8005a04:	600a      	str	r2, [r1, #0]
 8005a06:	d1dc      	bne.n	80059c2 <_scanf_float+0x3aa>
 8005a08:	681d      	ldr	r5, [r3, #0]
 8005a0a:	4632      	mov	r2, r6
 8005a0c:	463b      	mov	r3, r7
 8005a0e:	4630      	mov	r0, r6
 8005a10:	4639      	mov	r1, r7
 8005a12:	f7fb f88b 	bl	8000b2c <__aeabi_dcmpun>
 8005a16:	b128      	cbz	r0, 8005a24 <_scanf_float+0x40c>
 8005a18:	4808      	ldr	r0, [pc, #32]	@ (8005a3c <_scanf_float+0x424>)
 8005a1a:	f000 f9b7 	bl	8005d8c <nanf>
 8005a1e:	ed85 0a00 	vstr	s0, [r5]
 8005a22:	e7d1      	b.n	80059c8 <_scanf_float+0x3b0>
 8005a24:	4630      	mov	r0, r6
 8005a26:	4639      	mov	r1, r7
 8005a28:	f7fb f8de 	bl	8000be8 <__aeabi_d2f>
 8005a2c:	6028      	str	r0, [r5, #0]
 8005a2e:	e7cb      	b.n	80059c8 <_scanf_float+0x3b0>
 8005a30:	f04f 0900 	mov.w	r9, #0
 8005a34:	e629      	b.n	800568a <_scanf_float+0x72>
 8005a36:	bf00      	nop
 8005a38:	080094d8 	.word	0x080094d8
 8005a3c:	0800986d 	.word	0x0800986d

08005a40 <std>:
 8005a40:	2300      	movs	r3, #0
 8005a42:	b510      	push	{r4, lr}
 8005a44:	4604      	mov	r4, r0
 8005a46:	e9c0 3300 	strd	r3, r3, [r0]
 8005a4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a4e:	6083      	str	r3, [r0, #8]
 8005a50:	8181      	strh	r1, [r0, #12]
 8005a52:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a54:	81c2      	strh	r2, [r0, #14]
 8005a56:	6183      	str	r3, [r0, #24]
 8005a58:	4619      	mov	r1, r3
 8005a5a:	2208      	movs	r2, #8
 8005a5c:	305c      	adds	r0, #92	@ 0x5c
 8005a5e:	f000 f914 	bl	8005c8a <memset>
 8005a62:	4b0d      	ldr	r3, [pc, #52]	@ (8005a98 <std+0x58>)
 8005a64:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a66:	4b0d      	ldr	r3, [pc, #52]	@ (8005a9c <std+0x5c>)
 8005a68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa0 <std+0x60>)
 8005a6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa4 <std+0x64>)
 8005a70:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a72:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa8 <std+0x68>)
 8005a74:	6224      	str	r4, [r4, #32]
 8005a76:	429c      	cmp	r4, r3
 8005a78:	d006      	beq.n	8005a88 <std+0x48>
 8005a7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a7e:	4294      	cmp	r4, r2
 8005a80:	d002      	beq.n	8005a88 <std+0x48>
 8005a82:	33d0      	adds	r3, #208	@ 0xd0
 8005a84:	429c      	cmp	r4, r3
 8005a86:	d105      	bne.n	8005a94 <std+0x54>
 8005a88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a90:	f000 b978 	b.w	8005d84 <__retarget_lock_init_recursive>
 8005a94:	bd10      	pop	{r4, pc}
 8005a96:	bf00      	nop
 8005a98:	08005c05 	.word	0x08005c05
 8005a9c:	08005c27 	.word	0x08005c27
 8005aa0:	08005c5f 	.word	0x08005c5f
 8005aa4:	08005c83 	.word	0x08005c83
 8005aa8:	20000340 	.word	0x20000340

08005aac <stdio_exit_handler>:
 8005aac:	4a02      	ldr	r2, [pc, #8]	@ (8005ab8 <stdio_exit_handler+0xc>)
 8005aae:	4903      	ldr	r1, [pc, #12]	@ (8005abc <stdio_exit_handler+0x10>)
 8005ab0:	4803      	ldr	r0, [pc, #12]	@ (8005ac0 <stdio_exit_handler+0x14>)
 8005ab2:	f000 b869 	b.w	8005b88 <_fwalk_sglue>
 8005ab6:	bf00      	nop
 8005ab8:	2000000c 	.word	0x2000000c
 8005abc:	08008655 	.word	0x08008655
 8005ac0:	2000001c 	.word	0x2000001c

08005ac4 <cleanup_stdio>:
 8005ac4:	6841      	ldr	r1, [r0, #4]
 8005ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8005af8 <cleanup_stdio+0x34>)
 8005ac8:	4299      	cmp	r1, r3
 8005aca:	b510      	push	{r4, lr}
 8005acc:	4604      	mov	r4, r0
 8005ace:	d001      	beq.n	8005ad4 <cleanup_stdio+0x10>
 8005ad0:	f002 fdc0 	bl	8008654 <_fflush_r>
 8005ad4:	68a1      	ldr	r1, [r4, #8]
 8005ad6:	4b09      	ldr	r3, [pc, #36]	@ (8005afc <cleanup_stdio+0x38>)
 8005ad8:	4299      	cmp	r1, r3
 8005ada:	d002      	beq.n	8005ae2 <cleanup_stdio+0x1e>
 8005adc:	4620      	mov	r0, r4
 8005ade:	f002 fdb9 	bl	8008654 <_fflush_r>
 8005ae2:	68e1      	ldr	r1, [r4, #12]
 8005ae4:	4b06      	ldr	r3, [pc, #24]	@ (8005b00 <cleanup_stdio+0x3c>)
 8005ae6:	4299      	cmp	r1, r3
 8005ae8:	d004      	beq.n	8005af4 <cleanup_stdio+0x30>
 8005aea:	4620      	mov	r0, r4
 8005aec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005af0:	f002 bdb0 	b.w	8008654 <_fflush_r>
 8005af4:	bd10      	pop	{r4, pc}
 8005af6:	bf00      	nop
 8005af8:	20000340 	.word	0x20000340
 8005afc:	200003a8 	.word	0x200003a8
 8005b00:	20000410 	.word	0x20000410

08005b04 <global_stdio_init.part.0>:
 8005b04:	b510      	push	{r4, lr}
 8005b06:	4b0b      	ldr	r3, [pc, #44]	@ (8005b34 <global_stdio_init.part.0+0x30>)
 8005b08:	4c0b      	ldr	r4, [pc, #44]	@ (8005b38 <global_stdio_init.part.0+0x34>)
 8005b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b3c <global_stdio_init.part.0+0x38>)
 8005b0c:	601a      	str	r2, [r3, #0]
 8005b0e:	4620      	mov	r0, r4
 8005b10:	2200      	movs	r2, #0
 8005b12:	2104      	movs	r1, #4
 8005b14:	f7ff ff94 	bl	8005a40 <std>
 8005b18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	2109      	movs	r1, #9
 8005b20:	f7ff ff8e 	bl	8005a40 <std>
 8005b24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b28:	2202      	movs	r2, #2
 8005b2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b2e:	2112      	movs	r1, #18
 8005b30:	f7ff bf86 	b.w	8005a40 <std>
 8005b34:	20000478 	.word	0x20000478
 8005b38:	20000340 	.word	0x20000340
 8005b3c:	08005aad 	.word	0x08005aad

08005b40 <__sfp_lock_acquire>:
 8005b40:	4801      	ldr	r0, [pc, #4]	@ (8005b48 <__sfp_lock_acquire+0x8>)
 8005b42:	f000 b920 	b.w	8005d86 <__retarget_lock_acquire_recursive>
 8005b46:	bf00      	nop
 8005b48:	20000481 	.word	0x20000481

08005b4c <__sfp_lock_release>:
 8005b4c:	4801      	ldr	r0, [pc, #4]	@ (8005b54 <__sfp_lock_release+0x8>)
 8005b4e:	f000 b91b 	b.w	8005d88 <__retarget_lock_release_recursive>
 8005b52:	bf00      	nop
 8005b54:	20000481 	.word	0x20000481

08005b58 <__sinit>:
 8005b58:	b510      	push	{r4, lr}
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	f7ff fff0 	bl	8005b40 <__sfp_lock_acquire>
 8005b60:	6a23      	ldr	r3, [r4, #32]
 8005b62:	b11b      	cbz	r3, 8005b6c <__sinit+0x14>
 8005b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b68:	f7ff bff0 	b.w	8005b4c <__sfp_lock_release>
 8005b6c:	4b04      	ldr	r3, [pc, #16]	@ (8005b80 <__sinit+0x28>)
 8005b6e:	6223      	str	r3, [r4, #32]
 8005b70:	4b04      	ldr	r3, [pc, #16]	@ (8005b84 <__sinit+0x2c>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1f5      	bne.n	8005b64 <__sinit+0xc>
 8005b78:	f7ff ffc4 	bl	8005b04 <global_stdio_init.part.0>
 8005b7c:	e7f2      	b.n	8005b64 <__sinit+0xc>
 8005b7e:	bf00      	nop
 8005b80:	08005ac5 	.word	0x08005ac5
 8005b84:	20000478 	.word	0x20000478

08005b88 <_fwalk_sglue>:
 8005b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b8c:	4607      	mov	r7, r0
 8005b8e:	4688      	mov	r8, r1
 8005b90:	4614      	mov	r4, r2
 8005b92:	2600      	movs	r6, #0
 8005b94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b98:	f1b9 0901 	subs.w	r9, r9, #1
 8005b9c:	d505      	bpl.n	8005baa <_fwalk_sglue+0x22>
 8005b9e:	6824      	ldr	r4, [r4, #0]
 8005ba0:	2c00      	cmp	r4, #0
 8005ba2:	d1f7      	bne.n	8005b94 <_fwalk_sglue+0xc>
 8005ba4:	4630      	mov	r0, r6
 8005ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005baa:	89ab      	ldrh	r3, [r5, #12]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d907      	bls.n	8005bc0 <_fwalk_sglue+0x38>
 8005bb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	d003      	beq.n	8005bc0 <_fwalk_sglue+0x38>
 8005bb8:	4629      	mov	r1, r5
 8005bba:	4638      	mov	r0, r7
 8005bbc:	47c0      	blx	r8
 8005bbe:	4306      	orrs	r6, r0
 8005bc0:	3568      	adds	r5, #104	@ 0x68
 8005bc2:	e7e9      	b.n	8005b98 <_fwalk_sglue+0x10>

08005bc4 <siprintf>:
 8005bc4:	b40e      	push	{r1, r2, r3}
 8005bc6:	b500      	push	{lr}
 8005bc8:	b09c      	sub	sp, #112	@ 0x70
 8005bca:	ab1d      	add	r3, sp, #116	@ 0x74
 8005bcc:	9002      	str	r0, [sp, #8]
 8005bce:	9006      	str	r0, [sp, #24]
 8005bd0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005bd4:	4809      	ldr	r0, [pc, #36]	@ (8005bfc <siprintf+0x38>)
 8005bd6:	9107      	str	r1, [sp, #28]
 8005bd8:	9104      	str	r1, [sp, #16]
 8005bda:	4909      	ldr	r1, [pc, #36]	@ (8005c00 <siprintf+0x3c>)
 8005bdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005be0:	9105      	str	r1, [sp, #20]
 8005be2:	6800      	ldr	r0, [r0, #0]
 8005be4:	9301      	str	r3, [sp, #4]
 8005be6:	a902      	add	r1, sp, #8
 8005be8:	f002 fbb4 	bl	8008354 <_svfiprintf_r>
 8005bec:	9b02      	ldr	r3, [sp, #8]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	701a      	strb	r2, [r3, #0]
 8005bf2:	b01c      	add	sp, #112	@ 0x70
 8005bf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bf8:	b003      	add	sp, #12
 8005bfa:	4770      	bx	lr
 8005bfc:	20000018 	.word	0x20000018
 8005c00:	ffff0208 	.word	0xffff0208

08005c04 <__sread>:
 8005c04:	b510      	push	{r4, lr}
 8005c06:	460c      	mov	r4, r1
 8005c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c0c:	f000 f86c 	bl	8005ce8 <_read_r>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	bfab      	itete	ge
 8005c14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c16:	89a3      	ldrhlt	r3, [r4, #12]
 8005c18:	181b      	addge	r3, r3, r0
 8005c1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c1e:	bfac      	ite	ge
 8005c20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c22:	81a3      	strhlt	r3, [r4, #12]
 8005c24:	bd10      	pop	{r4, pc}

08005c26 <__swrite>:
 8005c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c2a:	461f      	mov	r7, r3
 8005c2c:	898b      	ldrh	r3, [r1, #12]
 8005c2e:	05db      	lsls	r3, r3, #23
 8005c30:	4605      	mov	r5, r0
 8005c32:	460c      	mov	r4, r1
 8005c34:	4616      	mov	r6, r2
 8005c36:	d505      	bpl.n	8005c44 <__swrite+0x1e>
 8005c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f000 f840 	bl	8005cc4 <_lseek_r>
 8005c44:	89a3      	ldrh	r3, [r4, #12]
 8005c46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c4e:	81a3      	strh	r3, [r4, #12]
 8005c50:	4632      	mov	r2, r6
 8005c52:	463b      	mov	r3, r7
 8005c54:	4628      	mov	r0, r5
 8005c56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5a:	f000 b857 	b.w	8005d0c <_write_r>

08005c5e <__sseek>:
 8005c5e:	b510      	push	{r4, lr}
 8005c60:	460c      	mov	r4, r1
 8005c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c66:	f000 f82d 	bl	8005cc4 <_lseek_r>
 8005c6a:	1c43      	adds	r3, r0, #1
 8005c6c:	89a3      	ldrh	r3, [r4, #12]
 8005c6e:	bf15      	itete	ne
 8005c70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c7a:	81a3      	strheq	r3, [r4, #12]
 8005c7c:	bf18      	it	ne
 8005c7e:	81a3      	strhne	r3, [r4, #12]
 8005c80:	bd10      	pop	{r4, pc}

08005c82 <__sclose>:
 8005c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c86:	f000 b80d 	b.w	8005ca4 <_close_r>

08005c8a <memset>:
 8005c8a:	4402      	add	r2, r0
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d100      	bne.n	8005c94 <memset+0xa>
 8005c92:	4770      	bx	lr
 8005c94:	f803 1b01 	strb.w	r1, [r3], #1
 8005c98:	e7f9      	b.n	8005c8e <memset+0x4>
	...

08005c9c <_localeconv_r>:
 8005c9c:	4800      	ldr	r0, [pc, #0]	@ (8005ca0 <_localeconv_r+0x4>)
 8005c9e:	4770      	bx	lr
 8005ca0:	20000158 	.word	0x20000158

08005ca4 <_close_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4d06      	ldr	r5, [pc, #24]	@ (8005cc0 <_close_r+0x1c>)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	4604      	mov	r4, r0
 8005cac:	4608      	mov	r0, r1
 8005cae:	602b      	str	r3, [r5, #0]
 8005cb0:	f7fb fe6c 	bl	800198c <_close>
 8005cb4:	1c43      	adds	r3, r0, #1
 8005cb6:	d102      	bne.n	8005cbe <_close_r+0x1a>
 8005cb8:	682b      	ldr	r3, [r5, #0]
 8005cba:	b103      	cbz	r3, 8005cbe <_close_r+0x1a>
 8005cbc:	6023      	str	r3, [r4, #0]
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	2000047c 	.word	0x2000047c

08005cc4 <_lseek_r>:
 8005cc4:	b538      	push	{r3, r4, r5, lr}
 8005cc6:	4d07      	ldr	r5, [pc, #28]	@ (8005ce4 <_lseek_r+0x20>)
 8005cc8:	4604      	mov	r4, r0
 8005cca:	4608      	mov	r0, r1
 8005ccc:	4611      	mov	r1, r2
 8005cce:	2200      	movs	r2, #0
 8005cd0:	602a      	str	r2, [r5, #0]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f7fb fe81 	bl	80019da <_lseek>
 8005cd8:	1c43      	adds	r3, r0, #1
 8005cda:	d102      	bne.n	8005ce2 <_lseek_r+0x1e>
 8005cdc:	682b      	ldr	r3, [r5, #0]
 8005cde:	b103      	cbz	r3, 8005ce2 <_lseek_r+0x1e>
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	bd38      	pop	{r3, r4, r5, pc}
 8005ce4:	2000047c 	.word	0x2000047c

08005ce8 <_read_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4d07      	ldr	r5, [pc, #28]	@ (8005d08 <_read_r+0x20>)
 8005cec:	4604      	mov	r4, r0
 8005cee:	4608      	mov	r0, r1
 8005cf0:	4611      	mov	r1, r2
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	602a      	str	r2, [r5, #0]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	f7fb fe0f 	bl	800191a <_read>
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	d102      	bne.n	8005d06 <_read_r+0x1e>
 8005d00:	682b      	ldr	r3, [r5, #0]
 8005d02:	b103      	cbz	r3, 8005d06 <_read_r+0x1e>
 8005d04:	6023      	str	r3, [r4, #0]
 8005d06:	bd38      	pop	{r3, r4, r5, pc}
 8005d08:	2000047c 	.word	0x2000047c

08005d0c <_write_r>:
 8005d0c:	b538      	push	{r3, r4, r5, lr}
 8005d0e:	4d07      	ldr	r5, [pc, #28]	@ (8005d2c <_write_r+0x20>)
 8005d10:	4604      	mov	r4, r0
 8005d12:	4608      	mov	r0, r1
 8005d14:	4611      	mov	r1, r2
 8005d16:	2200      	movs	r2, #0
 8005d18:	602a      	str	r2, [r5, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f7fb fe1a 	bl	8001954 <_write>
 8005d20:	1c43      	adds	r3, r0, #1
 8005d22:	d102      	bne.n	8005d2a <_write_r+0x1e>
 8005d24:	682b      	ldr	r3, [r5, #0]
 8005d26:	b103      	cbz	r3, 8005d2a <_write_r+0x1e>
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	bd38      	pop	{r3, r4, r5, pc}
 8005d2c:	2000047c 	.word	0x2000047c

08005d30 <__errno>:
 8005d30:	4b01      	ldr	r3, [pc, #4]	@ (8005d38 <__errno+0x8>)
 8005d32:	6818      	ldr	r0, [r3, #0]
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	20000018 	.word	0x20000018

08005d3c <__libc_init_array>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4d0d      	ldr	r5, [pc, #52]	@ (8005d74 <__libc_init_array+0x38>)
 8005d40:	4c0d      	ldr	r4, [pc, #52]	@ (8005d78 <__libc_init_array+0x3c>)
 8005d42:	1b64      	subs	r4, r4, r5
 8005d44:	10a4      	asrs	r4, r4, #2
 8005d46:	2600      	movs	r6, #0
 8005d48:	42a6      	cmp	r6, r4
 8005d4a:	d109      	bne.n	8005d60 <__libc_init_array+0x24>
 8005d4c:	4d0b      	ldr	r5, [pc, #44]	@ (8005d7c <__libc_init_array+0x40>)
 8005d4e:	4c0c      	ldr	r4, [pc, #48]	@ (8005d80 <__libc_init_array+0x44>)
 8005d50:	f003 fb70 	bl	8009434 <_init>
 8005d54:	1b64      	subs	r4, r4, r5
 8005d56:	10a4      	asrs	r4, r4, #2
 8005d58:	2600      	movs	r6, #0
 8005d5a:	42a6      	cmp	r6, r4
 8005d5c:	d105      	bne.n	8005d6a <__libc_init_array+0x2e>
 8005d5e:	bd70      	pop	{r4, r5, r6, pc}
 8005d60:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d64:	4798      	blx	r3
 8005d66:	3601      	adds	r6, #1
 8005d68:	e7ee      	b.n	8005d48 <__libc_init_array+0xc>
 8005d6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d6e:	4798      	blx	r3
 8005d70:	3601      	adds	r6, #1
 8005d72:	e7f2      	b.n	8005d5a <__libc_init_array+0x1e>
 8005d74:	080098d8 	.word	0x080098d8
 8005d78:	080098d8 	.word	0x080098d8
 8005d7c:	080098d8 	.word	0x080098d8
 8005d80:	080098dc 	.word	0x080098dc

08005d84 <__retarget_lock_init_recursive>:
 8005d84:	4770      	bx	lr

08005d86 <__retarget_lock_acquire_recursive>:
 8005d86:	4770      	bx	lr

08005d88 <__retarget_lock_release_recursive>:
 8005d88:	4770      	bx	lr
	...

08005d8c <nanf>:
 8005d8c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005d94 <nanf+0x8>
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	7fc00000 	.word	0x7fc00000

08005d98 <quorem>:
 8005d98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9c:	6903      	ldr	r3, [r0, #16]
 8005d9e:	690c      	ldr	r4, [r1, #16]
 8005da0:	42a3      	cmp	r3, r4
 8005da2:	4607      	mov	r7, r0
 8005da4:	db7e      	blt.n	8005ea4 <quorem+0x10c>
 8005da6:	3c01      	subs	r4, #1
 8005da8:	f101 0814 	add.w	r8, r1, #20
 8005dac:	00a3      	lsls	r3, r4, #2
 8005dae:	f100 0514 	add.w	r5, r0, #20
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005db8:	9301      	str	r3, [sp, #4]
 8005dba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005dbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dc2:	3301      	adds	r3, #1
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005dca:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dce:	d32e      	bcc.n	8005e2e <quorem+0x96>
 8005dd0:	f04f 0a00 	mov.w	sl, #0
 8005dd4:	46c4      	mov	ip, r8
 8005dd6:	46ae      	mov	lr, r5
 8005dd8:	46d3      	mov	fp, sl
 8005dda:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005dde:	b298      	uxth	r0, r3
 8005de0:	fb06 a000 	mla	r0, r6, r0, sl
 8005de4:	0c02      	lsrs	r2, r0, #16
 8005de6:	0c1b      	lsrs	r3, r3, #16
 8005de8:	fb06 2303 	mla	r3, r6, r3, r2
 8005dec:	f8de 2000 	ldr.w	r2, [lr]
 8005df0:	b280      	uxth	r0, r0
 8005df2:	b292      	uxth	r2, r2
 8005df4:	1a12      	subs	r2, r2, r0
 8005df6:	445a      	add	r2, fp
 8005df8:	f8de 0000 	ldr.w	r0, [lr]
 8005dfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e06:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e0a:	b292      	uxth	r2, r2
 8005e0c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e10:	45e1      	cmp	r9, ip
 8005e12:	f84e 2b04 	str.w	r2, [lr], #4
 8005e16:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e1a:	d2de      	bcs.n	8005dda <quorem+0x42>
 8005e1c:	9b00      	ldr	r3, [sp, #0]
 8005e1e:	58eb      	ldr	r3, [r5, r3]
 8005e20:	b92b      	cbnz	r3, 8005e2e <quorem+0x96>
 8005e22:	9b01      	ldr	r3, [sp, #4]
 8005e24:	3b04      	subs	r3, #4
 8005e26:	429d      	cmp	r5, r3
 8005e28:	461a      	mov	r2, r3
 8005e2a:	d32f      	bcc.n	8005e8c <quorem+0xf4>
 8005e2c:	613c      	str	r4, [r7, #16]
 8005e2e:	4638      	mov	r0, r7
 8005e30:	f001 f9c2 	bl	80071b8 <__mcmp>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	db25      	blt.n	8005e84 <quorem+0xec>
 8005e38:	4629      	mov	r1, r5
 8005e3a:	2000      	movs	r0, #0
 8005e3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e40:	f8d1 c000 	ldr.w	ip, [r1]
 8005e44:	fa1f fe82 	uxth.w	lr, r2
 8005e48:	fa1f f38c 	uxth.w	r3, ip
 8005e4c:	eba3 030e 	sub.w	r3, r3, lr
 8005e50:	4403      	add	r3, r0
 8005e52:	0c12      	lsrs	r2, r2, #16
 8005e54:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005e58:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e62:	45c1      	cmp	r9, r8
 8005e64:	f841 3b04 	str.w	r3, [r1], #4
 8005e68:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e6c:	d2e6      	bcs.n	8005e3c <quorem+0xa4>
 8005e6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e76:	b922      	cbnz	r2, 8005e82 <quorem+0xea>
 8005e78:	3b04      	subs	r3, #4
 8005e7a:	429d      	cmp	r5, r3
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	d30b      	bcc.n	8005e98 <quorem+0x100>
 8005e80:	613c      	str	r4, [r7, #16]
 8005e82:	3601      	adds	r6, #1
 8005e84:	4630      	mov	r0, r6
 8005e86:	b003      	add	sp, #12
 8005e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8c:	6812      	ldr	r2, [r2, #0]
 8005e8e:	3b04      	subs	r3, #4
 8005e90:	2a00      	cmp	r2, #0
 8005e92:	d1cb      	bne.n	8005e2c <quorem+0x94>
 8005e94:	3c01      	subs	r4, #1
 8005e96:	e7c6      	b.n	8005e26 <quorem+0x8e>
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	3b04      	subs	r3, #4
 8005e9c:	2a00      	cmp	r2, #0
 8005e9e:	d1ef      	bne.n	8005e80 <quorem+0xe8>
 8005ea0:	3c01      	subs	r4, #1
 8005ea2:	e7ea      	b.n	8005e7a <quorem+0xe2>
 8005ea4:	2000      	movs	r0, #0
 8005ea6:	e7ee      	b.n	8005e86 <quorem+0xee>

08005ea8 <_dtoa_r>:
 8005ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eac:	69c7      	ldr	r7, [r0, #28]
 8005eae:	b099      	sub	sp, #100	@ 0x64
 8005eb0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005eb4:	ec55 4b10 	vmov	r4, r5, d0
 8005eb8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005eba:	9109      	str	r1, [sp, #36]	@ 0x24
 8005ebc:	4683      	mov	fp, r0
 8005ebe:	920e      	str	r2, [sp, #56]	@ 0x38
 8005ec0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005ec2:	b97f      	cbnz	r7, 8005ee4 <_dtoa_r+0x3c>
 8005ec4:	2010      	movs	r0, #16
 8005ec6:	f000 fdfd 	bl	8006ac4 <malloc>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	f8cb 001c 	str.w	r0, [fp, #28]
 8005ed0:	b920      	cbnz	r0, 8005edc <_dtoa_r+0x34>
 8005ed2:	4ba7      	ldr	r3, [pc, #668]	@ (8006170 <_dtoa_r+0x2c8>)
 8005ed4:	21ef      	movs	r1, #239	@ 0xef
 8005ed6:	48a7      	ldr	r0, [pc, #668]	@ (8006174 <_dtoa_r+0x2cc>)
 8005ed8:	f002 fc36 	bl	8008748 <__assert_func>
 8005edc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005ee0:	6007      	str	r7, [r0, #0]
 8005ee2:	60c7      	str	r7, [r0, #12]
 8005ee4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005ee8:	6819      	ldr	r1, [r3, #0]
 8005eea:	b159      	cbz	r1, 8005f04 <_dtoa_r+0x5c>
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	604a      	str	r2, [r1, #4]
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	4093      	lsls	r3, r2
 8005ef4:	608b      	str	r3, [r1, #8]
 8005ef6:	4658      	mov	r0, fp
 8005ef8:	f000 feda 	bl	8006cb0 <_Bfree>
 8005efc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f00:	2200      	movs	r2, #0
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	1e2b      	subs	r3, r5, #0
 8005f06:	bfb9      	ittee	lt
 8005f08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f0c:	9303      	strlt	r3, [sp, #12]
 8005f0e:	2300      	movge	r3, #0
 8005f10:	6033      	strge	r3, [r6, #0]
 8005f12:	9f03      	ldr	r7, [sp, #12]
 8005f14:	4b98      	ldr	r3, [pc, #608]	@ (8006178 <_dtoa_r+0x2d0>)
 8005f16:	bfbc      	itt	lt
 8005f18:	2201      	movlt	r2, #1
 8005f1a:	6032      	strlt	r2, [r6, #0]
 8005f1c:	43bb      	bics	r3, r7
 8005f1e:	d112      	bne.n	8005f46 <_dtoa_r+0x9e>
 8005f20:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005f22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f26:	6013      	str	r3, [r2, #0]
 8005f28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005f2c:	4323      	orrs	r3, r4
 8005f2e:	f000 854d 	beq.w	80069cc <_dtoa_r+0xb24>
 8005f32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f34:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800618c <_dtoa_r+0x2e4>
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 854f 	beq.w	80069dc <_dtoa_r+0xb34>
 8005f3e:	f10a 0303 	add.w	r3, sl, #3
 8005f42:	f000 bd49 	b.w	80069d8 <_dtoa_r+0xb30>
 8005f46:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	ec51 0b17 	vmov	r0, r1, d7
 8005f50:	2300      	movs	r3, #0
 8005f52:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005f56:	f7fa fdb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f5a:	4680      	mov	r8, r0
 8005f5c:	b158      	cbz	r0, 8005f76 <_dtoa_r+0xce>
 8005f5e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005f60:	2301      	movs	r3, #1
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f66:	b113      	cbz	r3, 8005f6e <_dtoa_r+0xc6>
 8005f68:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005f6a:	4b84      	ldr	r3, [pc, #528]	@ (800617c <_dtoa_r+0x2d4>)
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006190 <_dtoa_r+0x2e8>
 8005f72:	f000 bd33 	b.w	80069dc <_dtoa_r+0xb34>
 8005f76:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005f7a:	aa16      	add	r2, sp, #88	@ 0x58
 8005f7c:	a917      	add	r1, sp, #92	@ 0x5c
 8005f7e:	4658      	mov	r0, fp
 8005f80:	f001 fa3a 	bl	80073f8 <__d2b>
 8005f84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005f88:	4681      	mov	r9, r0
 8005f8a:	2e00      	cmp	r6, #0
 8005f8c:	d077      	beq.n	800607e <_dtoa_r+0x1d6>
 8005f8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f90:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005f94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005fa0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005fa4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005fa8:	4619      	mov	r1, r3
 8005faa:	2200      	movs	r2, #0
 8005fac:	4b74      	ldr	r3, [pc, #464]	@ (8006180 <_dtoa_r+0x2d8>)
 8005fae:	f7fa f96b 	bl	8000288 <__aeabi_dsub>
 8005fb2:	a369      	add	r3, pc, #420	@ (adr r3, 8006158 <_dtoa_r+0x2b0>)
 8005fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb8:	f7fa fb1e 	bl	80005f8 <__aeabi_dmul>
 8005fbc:	a368      	add	r3, pc, #416	@ (adr r3, 8006160 <_dtoa_r+0x2b8>)
 8005fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc2:	f7fa f963 	bl	800028c <__adddf3>
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	4630      	mov	r0, r6
 8005fca:	460d      	mov	r5, r1
 8005fcc:	f7fa faaa 	bl	8000524 <__aeabi_i2d>
 8005fd0:	a365      	add	r3, pc, #404	@ (adr r3, 8006168 <_dtoa_r+0x2c0>)
 8005fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd6:	f7fa fb0f 	bl	80005f8 <__aeabi_dmul>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	4620      	mov	r0, r4
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	f7fa f953 	bl	800028c <__adddf3>
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	460d      	mov	r5, r1
 8005fea:	f7fa fdb5 	bl	8000b58 <__aeabi_d2iz>
 8005fee:	2200      	movs	r2, #0
 8005ff0:	4607      	mov	r7, r0
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	f7fa fd70 	bl	8000adc <__aeabi_dcmplt>
 8005ffc:	b140      	cbz	r0, 8006010 <_dtoa_r+0x168>
 8005ffe:	4638      	mov	r0, r7
 8006000:	f7fa fa90 	bl	8000524 <__aeabi_i2d>
 8006004:	4622      	mov	r2, r4
 8006006:	462b      	mov	r3, r5
 8006008:	f7fa fd5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800600c:	b900      	cbnz	r0, 8006010 <_dtoa_r+0x168>
 800600e:	3f01      	subs	r7, #1
 8006010:	2f16      	cmp	r7, #22
 8006012:	d851      	bhi.n	80060b8 <_dtoa_r+0x210>
 8006014:	4b5b      	ldr	r3, [pc, #364]	@ (8006184 <_dtoa_r+0x2dc>)
 8006016:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800601a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006022:	f7fa fd5b 	bl	8000adc <__aeabi_dcmplt>
 8006026:	2800      	cmp	r0, #0
 8006028:	d048      	beq.n	80060bc <_dtoa_r+0x214>
 800602a:	3f01      	subs	r7, #1
 800602c:	2300      	movs	r3, #0
 800602e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006030:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006032:	1b9b      	subs	r3, r3, r6
 8006034:	1e5a      	subs	r2, r3, #1
 8006036:	bf44      	itt	mi
 8006038:	f1c3 0801 	rsbmi	r8, r3, #1
 800603c:	2300      	movmi	r3, #0
 800603e:	9208      	str	r2, [sp, #32]
 8006040:	bf54      	ite	pl
 8006042:	f04f 0800 	movpl.w	r8, #0
 8006046:	9308      	strmi	r3, [sp, #32]
 8006048:	2f00      	cmp	r7, #0
 800604a:	db39      	blt.n	80060c0 <_dtoa_r+0x218>
 800604c:	9b08      	ldr	r3, [sp, #32]
 800604e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006050:	443b      	add	r3, r7
 8006052:	9308      	str	r3, [sp, #32]
 8006054:	2300      	movs	r3, #0
 8006056:	930a      	str	r3, [sp, #40]	@ 0x28
 8006058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800605a:	2b09      	cmp	r3, #9
 800605c:	d864      	bhi.n	8006128 <_dtoa_r+0x280>
 800605e:	2b05      	cmp	r3, #5
 8006060:	bfc4      	itt	gt
 8006062:	3b04      	subgt	r3, #4
 8006064:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006068:	f1a3 0302 	sub.w	r3, r3, #2
 800606c:	bfcc      	ite	gt
 800606e:	2400      	movgt	r4, #0
 8006070:	2401      	movle	r4, #1
 8006072:	2b03      	cmp	r3, #3
 8006074:	d863      	bhi.n	800613e <_dtoa_r+0x296>
 8006076:	e8df f003 	tbb	[pc, r3]
 800607a:	372a      	.short	0x372a
 800607c:	5535      	.short	0x5535
 800607e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006082:	441e      	add	r6, r3
 8006084:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006088:	2b20      	cmp	r3, #32
 800608a:	bfc1      	itttt	gt
 800608c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006090:	409f      	lslgt	r7, r3
 8006092:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006096:	fa24 f303 	lsrgt.w	r3, r4, r3
 800609a:	bfd6      	itet	le
 800609c:	f1c3 0320 	rsble	r3, r3, #32
 80060a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80060a4:	fa04 f003 	lslle.w	r0, r4, r3
 80060a8:	f7fa fa2c 	bl	8000504 <__aeabi_ui2d>
 80060ac:	2201      	movs	r2, #1
 80060ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80060b2:	3e01      	subs	r6, #1
 80060b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80060b6:	e777      	b.n	8005fa8 <_dtoa_r+0x100>
 80060b8:	2301      	movs	r3, #1
 80060ba:	e7b8      	b.n	800602e <_dtoa_r+0x186>
 80060bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80060be:	e7b7      	b.n	8006030 <_dtoa_r+0x188>
 80060c0:	427b      	negs	r3, r7
 80060c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80060c4:	2300      	movs	r3, #0
 80060c6:	eba8 0807 	sub.w	r8, r8, r7
 80060ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80060cc:	e7c4      	b.n	8006058 <_dtoa_r+0x1b0>
 80060ce:	2300      	movs	r3, #0
 80060d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	dc35      	bgt.n	8006144 <_dtoa_r+0x29c>
 80060d8:	2301      	movs	r3, #1
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	9307      	str	r3, [sp, #28]
 80060de:	461a      	mov	r2, r3
 80060e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80060e2:	e00b      	b.n	80060fc <_dtoa_r+0x254>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e7f3      	b.n	80060d0 <_dtoa_r+0x228>
 80060e8:	2300      	movs	r3, #0
 80060ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060ee:	18fb      	adds	r3, r7, r3
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	3301      	adds	r3, #1
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	9307      	str	r3, [sp, #28]
 80060f8:	bfb8      	it	lt
 80060fa:	2301      	movlt	r3, #1
 80060fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006100:	2100      	movs	r1, #0
 8006102:	2204      	movs	r2, #4
 8006104:	f102 0514 	add.w	r5, r2, #20
 8006108:	429d      	cmp	r5, r3
 800610a:	d91f      	bls.n	800614c <_dtoa_r+0x2a4>
 800610c:	6041      	str	r1, [r0, #4]
 800610e:	4658      	mov	r0, fp
 8006110:	f000 fd8e 	bl	8006c30 <_Balloc>
 8006114:	4682      	mov	sl, r0
 8006116:	2800      	cmp	r0, #0
 8006118:	d13c      	bne.n	8006194 <_dtoa_r+0x2ec>
 800611a:	4b1b      	ldr	r3, [pc, #108]	@ (8006188 <_dtoa_r+0x2e0>)
 800611c:	4602      	mov	r2, r0
 800611e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006122:	e6d8      	b.n	8005ed6 <_dtoa_r+0x2e>
 8006124:	2301      	movs	r3, #1
 8006126:	e7e0      	b.n	80060ea <_dtoa_r+0x242>
 8006128:	2401      	movs	r4, #1
 800612a:	2300      	movs	r3, #0
 800612c:	9309      	str	r3, [sp, #36]	@ 0x24
 800612e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006130:	f04f 33ff 	mov.w	r3, #4294967295
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	9307      	str	r3, [sp, #28]
 8006138:	2200      	movs	r2, #0
 800613a:	2312      	movs	r3, #18
 800613c:	e7d0      	b.n	80060e0 <_dtoa_r+0x238>
 800613e:	2301      	movs	r3, #1
 8006140:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006142:	e7f5      	b.n	8006130 <_dtoa_r+0x288>
 8006144:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	9307      	str	r3, [sp, #28]
 800614a:	e7d7      	b.n	80060fc <_dtoa_r+0x254>
 800614c:	3101      	adds	r1, #1
 800614e:	0052      	lsls	r2, r2, #1
 8006150:	e7d8      	b.n	8006104 <_dtoa_r+0x25c>
 8006152:	bf00      	nop
 8006154:	f3af 8000 	nop.w
 8006158:	636f4361 	.word	0x636f4361
 800615c:	3fd287a7 	.word	0x3fd287a7
 8006160:	8b60c8b3 	.word	0x8b60c8b3
 8006164:	3fc68a28 	.word	0x3fc68a28
 8006168:	509f79fb 	.word	0x509f79fb
 800616c:	3fd34413 	.word	0x3fd34413
 8006170:	080094ea 	.word	0x080094ea
 8006174:	08009501 	.word	0x08009501
 8006178:	7ff00000 	.word	0x7ff00000
 800617c:	080094b5 	.word	0x080094b5
 8006180:	3ff80000 	.word	0x3ff80000
 8006184:	080095f8 	.word	0x080095f8
 8006188:	08009559 	.word	0x08009559
 800618c:	080094e6 	.word	0x080094e6
 8006190:	080094b4 	.word	0x080094b4
 8006194:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006198:	6018      	str	r0, [r3, #0]
 800619a:	9b07      	ldr	r3, [sp, #28]
 800619c:	2b0e      	cmp	r3, #14
 800619e:	f200 80a4 	bhi.w	80062ea <_dtoa_r+0x442>
 80061a2:	2c00      	cmp	r4, #0
 80061a4:	f000 80a1 	beq.w	80062ea <_dtoa_r+0x442>
 80061a8:	2f00      	cmp	r7, #0
 80061aa:	dd33      	ble.n	8006214 <_dtoa_r+0x36c>
 80061ac:	4bad      	ldr	r3, [pc, #692]	@ (8006464 <_dtoa_r+0x5bc>)
 80061ae:	f007 020f 	and.w	r2, r7, #15
 80061b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061b6:	ed93 7b00 	vldr	d7, [r3]
 80061ba:	05f8      	lsls	r0, r7, #23
 80061bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80061c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80061c4:	d516      	bpl.n	80061f4 <_dtoa_r+0x34c>
 80061c6:	4ba8      	ldr	r3, [pc, #672]	@ (8006468 <_dtoa_r+0x5c0>)
 80061c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061d0:	f7fa fb3c 	bl	800084c <__aeabi_ddiv>
 80061d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061d8:	f004 040f 	and.w	r4, r4, #15
 80061dc:	2603      	movs	r6, #3
 80061de:	4da2      	ldr	r5, [pc, #648]	@ (8006468 <_dtoa_r+0x5c0>)
 80061e0:	b954      	cbnz	r4, 80061f8 <_dtoa_r+0x350>
 80061e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061ea:	f7fa fb2f 	bl	800084c <__aeabi_ddiv>
 80061ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061f2:	e028      	b.n	8006246 <_dtoa_r+0x39e>
 80061f4:	2602      	movs	r6, #2
 80061f6:	e7f2      	b.n	80061de <_dtoa_r+0x336>
 80061f8:	07e1      	lsls	r1, r4, #31
 80061fa:	d508      	bpl.n	800620e <_dtoa_r+0x366>
 80061fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006200:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006204:	f7fa f9f8 	bl	80005f8 <__aeabi_dmul>
 8006208:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800620c:	3601      	adds	r6, #1
 800620e:	1064      	asrs	r4, r4, #1
 8006210:	3508      	adds	r5, #8
 8006212:	e7e5      	b.n	80061e0 <_dtoa_r+0x338>
 8006214:	f000 80d2 	beq.w	80063bc <_dtoa_r+0x514>
 8006218:	427c      	negs	r4, r7
 800621a:	4b92      	ldr	r3, [pc, #584]	@ (8006464 <_dtoa_r+0x5bc>)
 800621c:	4d92      	ldr	r5, [pc, #584]	@ (8006468 <_dtoa_r+0x5c0>)
 800621e:	f004 020f 	and.w	r2, r4, #15
 8006222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800622e:	f7fa f9e3 	bl	80005f8 <__aeabi_dmul>
 8006232:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006236:	1124      	asrs	r4, r4, #4
 8006238:	2300      	movs	r3, #0
 800623a:	2602      	movs	r6, #2
 800623c:	2c00      	cmp	r4, #0
 800623e:	f040 80b2 	bne.w	80063a6 <_dtoa_r+0x4fe>
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1d3      	bne.n	80061ee <_dtoa_r+0x346>
 8006246:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006248:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	f000 80b7 	beq.w	80063c0 <_dtoa_r+0x518>
 8006252:	4b86      	ldr	r3, [pc, #536]	@ (800646c <_dtoa_r+0x5c4>)
 8006254:	2200      	movs	r2, #0
 8006256:	4620      	mov	r0, r4
 8006258:	4629      	mov	r1, r5
 800625a:	f7fa fc3f 	bl	8000adc <__aeabi_dcmplt>
 800625e:	2800      	cmp	r0, #0
 8006260:	f000 80ae 	beq.w	80063c0 <_dtoa_r+0x518>
 8006264:	9b07      	ldr	r3, [sp, #28]
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 80aa 	beq.w	80063c0 <_dtoa_r+0x518>
 800626c:	9b00      	ldr	r3, [sp, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	dd37      	ble.n	80062e2 <_dtoa_r+0x43a>
 8006272:	1e7b      	subs	r3, r7, #1
 8006274:	9304      	str	r3, [sp, #16]
 8006276:	4620      	mov	r0, r4
 8006278:	4b7d      	ldr	r3, [pc, #500]	@ (8006470 <_dtoa_r+0x5c8>)
 800627a:	2200      	movs	r2, #0
 800627c:	4629      	mov	r1, r5
 800627e:	f7fa f9bb 	bl	80005f8 <__aeabi_dmul>
 8006282:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006286:	9c00      	ldr	r4, [sp, #0]
 8006288:	3601      	adds	r6, #1
 800628a:	4630      	mov	r0, r6
 800628c:	f7fa f94a 	bl	8000524 <__aeabi_i2d>
 8006290:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006294:	f7fa f9b0 	bl	80005f8 <__aeabi_dmul>
 8006298:	4b76      	ldr	r3, [pc, #472]	@ (8006474 <_dtoa_r+0x5cc>)
 800629a:	2200      	movs	r2, #0
 800629c:	f7f9 fff6 	bl	800028c <__adddf3>
 80062a0:	4605      	mov	r5, r0
 80062a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80062a6:	2c00      	cmp	r4, #0
 80062a8:	f040 808d 	bne.w	80063c6 <_dtoa_r+0x51e>
 80062ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062b0:	4b71      	ldr	r3, [pc, #452]	@ (8006478 <_dtoa_r+0x5d0>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	f7f9 ffe8 	bl	8000288 <__aeabi_dsub>
 80062b8:	4602      	mov	r2, r0
 80062ba:	460b      	mov	r3, r1
 80062bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80062c0:	462a      	mov	r2, r5
 80062c2:	4633      	mov	r3, r6
 80062c4:	f7fa fc28 	bl	8000b18 <__aeabi_dcmpgt>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	f040 828b 	bne.w	80067e4 <_dtoa_r+0x93c>
 80062ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062d2:	462a      	mov	r2, r5
 80062d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80062d8:	f7fa fc00 	bl	8000adc <__aeabi_dcmplt>
 80062dc:	2800      	cmp	r0, #0
 80062de:	f040 8128 	bne.w	8006532 <_dtoa_r+0x68a>
 80062e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80062e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80062ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f2c0 815a 	blt.w	80065a6 <_dtoa_r+0x6fe>
 80062f2:	2f0e      	cmp	r7, #14
 80062f4:	f300 8157 	bgt.w	80065a6 <_dtoa_r+0x6fe>
 80062f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006464 <_dtoa_r+0x5bc>)
 80062fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80062fe:	ed93 7b00 	vldr	d7, [r3]
 8006302:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	ed8d 7b00 	vstr	d7, [sp]
 800630a:	da03      	bge.n	8006314 <_dtoa_r+0x46c>
 800630c:	9b07      	ldr	r3, [sp, #28]
 800630e:	2b00      	cmp	r3, #0
 8006310:	f340 8101 	ble.w	8006516 <_dtoa_r+0x66e>
 8006314:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006318:	4656      	mov	r6, sl
 800631a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800631e:	4620      	mov	r0, r4
 8006320:	4629      	mov	r1, r5
 8006322:	f7fa fa93 	bl	800084c <__aeabi_ddiv>
 8006326:	f7fa fc17 	bl	8000b58 <__aeabi_d2iz>
 800632a:	4680      	mov	r8, r0
 800632c:	f7fa f8fa 	bl	8000524 <__aeabi_i2d>
 8006330:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006334:	f7fa f960 	bl	80005f8 <__aeabi_dmul>
 8006338:	4602      	mov	r2, r0
 800633a:	460b      	mov	r3, r1
 800633c:	4620      	mov	r0, r4
 800633e:	4629      	mov	r1, r5
 8006340:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006344:	f7f9 ffa0 	bl	8000288 <__aeabi_dsub>
 8006348:	f806 4b01 	strb.w	r4, [r6], #1
 800634c:	9d07      	ldr	r5, [sp, #28]
 800634e:	eba6 040a 	sub.w	r4, r6, sl
 8006352:	42a5      	cmp	r5, r4
 8006354:	4602      	mov	r2, r0
 8006356:	460b      	mov	r3, r1
 8006358:	f040 8117 	bne.w	800658a <_dtoa_r+0x6e2>
 800635c:	f7f9 ff96 	bl	800028c <__adddf3>
 8006360:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006364:	4604      	mov	r4, r0
 8006366:	460d      	mov	r5, r1
 8006368:	f7fa fbd6 	bl	8000b18 <__aeabi_dcmpgt>
 800636c:	2800      	cmp	r0, #0
 800636e:	f040 80f9 	bne.w	8006564 <_dtoa_r+0x6bc>
 8006372:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006376:	4620      	mov	r0, r4
 8006378:	4629      	mov	r1, r5
 800637a:	f7fa fba5 	bl	8000ac8 <__aeabi_dcmpeq>
 800637e:	b118      	cbz	r0, 8006388 <_dtoa_r+0x4e0>
 8006380:	f018 0f01 	tst.w	r8, #1
 8006384:	f040 80ee 	bne.w	8006564 <_dtoa_r+0x6bc>
 8006388:	4649      	mov	r1, r9
 800638a:	4658      	mov	r0, fp
 800638c:	f000 fc90 	bl	8006cb0 <_Bfree>
 8006390:	2300      	movs	r3, #0
 8006392:	7033      	strb	r3, [r6, #0]
 8006394:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006396:	3701      	adds	r7, #1
 8006398:	601f      	str	r7, [r3, #0]
 800639a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 831d 	beq.w	80069dc <_dtoa_r+0xb34>
 80063a2:	601e      	str	r6, [r3, #0]
 80063a4:	e31a      	b.n	80069dc <_dtoa_r+0xb34>
 80063a6:	07e2      	lsls	r2, r4, #31
 80063a8:	d505      	bpl.n	80063b6 <_dtoa_r+0x50e>
 80063aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063ae:	f7fa f923 	bl	80005f8 <__aeabi_dmul>
 80063b2:	3601      	adds	r6, #1
 80063b4:	2301      	movs	r3, #1
 80063b6:	1064      	asrs	r4, r4, #1
 80063b8:	3508      	adds	r5, #8
 80063ba:	e73f      	b.n	800623c <_dtoa_r+0x394>
 80063bc:	2602      	movs	r6, #2
 80063be:	e742      	b.n	8006246 <_dtoa_r+0x39e>
 80063c0:	9c07      	ldr	r4, [sp, #28]
 80063c2:	9704      	str	r7, [sp, #16]
 80063c4:	e761      	b.n	800628a <_dtoa_r+0x3e2>
 80063c6:	4b27      	ldr	r3, [pc, #156]	@ (8006464 <_dtoa_r+0x5bc>)
 80063c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063d2:	4454      	add	r4, sl
 80063d4:	2900      	cmp	r1, #0
 80063d6:	d053      	beq.n	8006480 <_dtoa_r+0x5d8>
 80063d8:	4928      	ldr	r1, [pc, #160]	@ (800647c <_dtoa_r+0x5d4>)
 80063da:	2000      	movs	r0, #0
 80063dc:	f7fa fa36 	bl	800084c <__aeabi_ddiv>
 80063e0:	4633      	mov	r3, r6
 80063e2:	462a      	mov	r2, r5
 80063e4:	f7f9 ff50 	bl	8000288 <__aeabi_dsub>
 80063e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063ec:	4656      	mov	r6, sl
 80063ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063f2:	f7fa fbb1 	bl	8000b58 <__aeabi_d2iz>
 80063f6:	4605      	mov	r5, r0
 80063f8:	f7fa f894 	bl	8000524 <__aeabi_i2d>
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006404:	f7f9 ff40 	bl	8000288 <__aeabi_dsub>
 8006408:	3530      	adds	r5, #48	@ 0x30
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006412:	f806 5b01 	strb.w	r5, [r6], #1
 8006416:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800641a:	f7fa fb5f 	bl	8000adc <__aeabi_dcmplt>
 800641e:	2800      	cmp	r0, #0
 8006420:	d171      	bne.n	8006506 <_dtoa_r+0x65e>
 8006422:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006426:	4911      	ldr	r1, [pc, #68]	@ (800646c <_dtoa_r+0x5c4>)
 8006428:	2000      	movs	r0, #0
 800642a:	f7f9 ff2d 	bl	8000288 <__aeabi_dsub>
 800642e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006432:	f7fa fb53 	bl	8000adc <__aeabi_dcmplt>
 8006436:	2800      	cmp	r0, #0
 8006438:	f040 8095 	bne.w	8006566 <_dtoa_r+0x6be>
 800643c:	42a6      	cmp	r6, r4
 800643e:	f43f af50 	beq.w	80062e2 <_dtoa_r+0x43a>
 8006442:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006446:	4b0a      	ldr	r3, [pc, #40]	@ (8006470 <_dtoa_r+0x5c8>)
 8006448:	2200      	movs	r2, #0
 800644a:	f7fa f8d5 	bl	80005f8 <__aeabi_dmul>
 800644e:	4b08      	ldr	r3, [pc, #32]	@ (8006470 <_dtoa_r+0x5c8>)
 8006450:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006454:	2200      	movs	r2, #0
 8006456:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800645a:	f7fa f8cd 	bl	80005f8 <__aeabi_dmul>
 800645e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006462:	e7c4      	b.n	80063ee <_dtoa_r+0x546>
 8006464:	080095f8 	.word	0x080095f8
 8006468:	080095d0 	.word	0x080095d0
 800646c:	3ff00000 	.word	0x3ff00000
 8006470:	40240000 	.word	0x40240000
 8006474:	401c0000 	.word	0x401c0000
 8006478:	40140000 	.word	0x40140000
 800647c:	3fe00000 	.word	0x3fe00000
 8006480:	4631      	mov	r1, r6
 8006482:	4628      	mov	r0, r5
 8006484:	f7fa f8b8 	bl	80005f8 <__aeabi_dmul>
 8006488:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800648c:	9415      	str	r4, [sp, #84]	@ 0x54
 800648e:	4656      	mov	r6, sl
 8006490:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006494:	f7fa fb60 	bl	8000b58 <__aeabi_d2iz>
 8006498:	4605      	mov	r5, r0
 800649a:	f7fa f843 	bl	8000524 <__aeabi_i2d>
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a6:	f7f9 feef 	bl	8000288 <__aeabi_dsub>
 80064aa:	3530      	adds	r5, #48	@ 0x30
 80064ac:	f806 5b01 	strb.w	r5, [r6], #1
 80064b0:	4602      	mov	r2, r0
 80064b2:	460b      	mov	r3, r1
 80064b4:	42a6      	cmp	r6, r4
 80064b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80064ba:	f04f 0200 	mov.w	r2, #0
 80064be:	d124      	bne.n	800650a <_dtoa_r+0x662>
 80064c0:	4bac      	ldr	r3, [pc, #688]	@ (8006774 <_dtoa_r+0x8cc>)
 80064c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064c6:	f7f9 fee1 	bl	800028c <__adddf3>
 80064ca:	4602      	mov	r2, r0
 80064cc:	460b      	mov	r3, r1
 80064ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064d2:	f7fa fb21 	bl	8000b18 <__aeabi_dcmpgt>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	d145      	bne.n	8006566 <_dtoa_r+0x6be>
 80064da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064de:	49a5      	ldr	r1, [pc, #660]	@ (8006774 <_dtoa_r+0x8cc>)
 80064e0:	2000      	movs	r0, #0
 80064e2:	f7f9 fed1 	bl	8000288 <__aeabi_dsub>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ee:	f7fa faf5 	bl	8000adc <__aeabi_dcmplt>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	f43f aef5 	beq.w	80062e2 <_dtoa_r+0x43a>
 80064f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80064fa:	1e73      	subs	r3, r6, #1
 80064fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80064fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006502:	2b30      	cmp	r3, #48	@ 0x30
 8006504:	d0f8      	beq.n	80064f8 <_dtoa_r+0x650>
 8006506:	9f04      	ldr	r7, [sp, #16]
 8006508:	e73e      	b.n	8006388 <_dtoa_r+0x4e0>
 800650a:	4b9b      	ldr	r3, [pc, #620]	@ (8006778 <_dtoa_r+0x8d0>)
 800650c:	f7fa f874 	bl	80005f8 <__aeabi_dmul>
 8006510:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006514:	e7bc      	b.n	8006490 <_dtoa_r+0x5e8>
 8006516:	d10c      	bne.n	8006532 <_dtoa_r+0x68a>
 8006518:	4b98      	ldr	r3, [pc, #608]	@ (800677c <_dtoa_r+0x8d4>)
 800651a:	2200      	movs	r2, #0
 800651c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006520:	f7fa f86a 	bl	80005f8 <__aeabi_dmul>
 8006524:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006528:	f7fa faec 	bl	8000b04 <__aeabi_dcmpge>
 800652c:	2800      	cmp	r0, #0
 800652e:	f000 8157 	beq.w	80067e0 <_dtoa_r+0x938>
 8006532:	2400      	movs	r4, #0
 8006534:	4625      	mov	r5, r4
 8006536:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006538:	43db      	mvns	r3, r3
 800653a:	9304      	str	r3, [sp, #16]
 800653c:	4656      	mov	r6, sl
 800653e:	2700      	movs	r7, #0
 8006540:	4621      	mov	r1, r4
 8006542:	4658      	mov	r0, fp
 8006544:	f000 fbb4 	bl	8006cb0 <_Bfree>
 8006548:	2d00      	cmp	r5, #0
 800654a:	d0dc      	beq.n	8006506 <_dtoa_r+0x65e>
 800654c:	b12f      	cbz	r7, 800655a <_dtoa_r+0x6b2>
 800654e:	42af      	cmp	r7, r5
 8006550:	d003      	beq.n	800655a <_dtoa_r+0x6b2>
 8006552:	4639      	mov	r1, r7
 8006554:	4658      	mov	r0, fp
 8006556:	f000 fbab 	bl	8006cb0 <_Bfree>
 800655a:	4629      	mov	r1, r5
 800655c:	4658      	mov	r0, fp
 800655e:	f000 fba7 	bl	8006cb0 <_Bfree>
 8006562:	e7d0      	b.n	8006506 <_dtoa_r+0x65e>
 8006564:	9704      	str	r7, [sp, #16]
 8006566:	4633      	mov	r3, r6
 8006568:	461e      	mov	r6, r3
 800656a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800656e:	2a39      	cmp	r2, #57	@ 0x39
 8006570:	d107      	bne.n	8006582 <_dtoa_r+0x6da>
 8006572:	459a      	cmp	sl, r3
 8006574:	d1f8      	bne.n	8006568 <_dtoa_r+0x6c0>
 8006576:	9a04      	ldr	r2, [sp, #16]
 8006578:	3201      	adds	r2, #1
 800657a:	9204      	str	r2, [sp, #16]
 800657c:	2230      	movs	r2, #48	@ 0x30
 800657e:	f88a 2000 	strb.w	r2, [sl]
 8006582:	781a      	ldrb	r2, [r3, #0]
 8006584:	3201      	adds	r2, #1
 8006586:	701a      	strb	r2, [r3, #0]
 8006588:	e7bd      	b.n	8006506 <_dtoa_r+0x65e>
 800658a:	4b7b      	ldr	r3, [pc, #492]	@ (8006778 <_dtoa_r+0x8d0>)
 800658c:	2200      	movs	r2, #0
 800658e:	f7fa f833 	bl	80005f8 <__aeabi_dmul>
 8006592:	2200      	movs	r2, #0
 8006594:	2300      	movs	r3, #0
 8006596:	4604      	mov	r4, r0
 8006598:	460d      	mov	r5, r1
 800659a:	f7fa fa95 	bl	8000ac8 <__aeabi_dcmpeq>
 800659e:	2800      	cmp	r0, #0
 80065a0:	f43f aebb 	beq.w	800631a <_dtoa_r+0x472>
 80065a4:	e6f0      	b.n	8006388 <_dtoa_r+0x4e0>
 80065a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80065a8:	2a00      	cmp	r2, #0
 80065aa:	f000 80db 	beq.w	8006764 <_dtoa_r+0x8bc>
 80065ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065b0:	2a01      	cmp	r2, #1
 80065b2:	f300 80bf 	bgt.w	8006734 <_dtoa_r+0x88c>
 80065b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80065b8:	2a00      	cmp	r2, #0
 80065ba:	f000 80b7 	beq.w	800672c <_dtoa_r+0x884>
 80065be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80065c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065c4:	4646      	mov	r6, r8
 80065c6:	9a08      	ldr	r2, [sp, #32]
 80065c8:	2101      	movs	r1, #1
 80065ca:	441a      	add	r2, r3
 80065cc:	4658      	mov	r0, fp
 80065ce:	4498      	add	r8, r3
 80065d0:	9208      	str	r2, [sp, #32]
 80065d2:	f000 fc6b 	bl	8006eac <__i2b>
 80065d6:	4605      	mov	r5, r0
 80065d8:	b15e      	cbz	r6, 80065f2 <_dtoa_r+0x74a>
 80065da:	9b08      	ldr	r3, [sp, #32]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	dd08      	ble.n	80065f2 <_dtoa_r+0x74a>
 80065e0:	42b3      	cmp	r3, r6
 80065e2:	9a08      	ldr	r2, [sp, #32]
 80065e4:	bfa8      	it	ge
 80065e6:	4633      	movge	r3, r6
 80065e8:	eba8 0803 	sub.w	r8, r8, r3
 80065ec:	1af6      	subs	r6, r6, r3
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	9308      	str	r3, [sp, #32]
 80065f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065f4:	b1f3      	cbz	r3, 8006634 <_dtoa_r+0x78c>
 80065f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 80b7 	beq.w	800676c <_dtoa_r+0x8c4>
 80065fe:	b18c      	cbz	r4, 8006624 <_dtoa_r+0x77c>
 8006600:	4629      	mov	r1, r5
 8006602:	4622      	mov	r2, r4
 8006604:	4658      	mov	r0, fp
 8006606:	f000 fd11 	bl	800702c <__pow5mult>
 800660a:	464a      	mov	r2, r9
 800660c:	4601      	mov	r1, r0
 800660e:	4605      	mov	r5, r0
 8006610:	4658      	mov	r0, fp
 8006612:	f000 fc61 	bl	8006ed8 <__multiply>
 8006616:	4649      	mov	r1, r9
 8006618:	9004      	str	r0, [sp, #16]
 800661a:	4658      	mov	r0, fp
 800661c:	f000 fb48 	bl	8006cb0 <_Bfree>
 8006620:	9b04      	ldr	r3, [sp, #16]
 8006622:	4699      	mov	r9, r3
 8006624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006626:	1b1a      	subs	r2, r3, r4
 8006628:	d004      	beq.n	8006634 <_dtoa_r+0x78c>
 800662a:	4649      	mov	r1, r9
 800662c:	4658      	mov	r0, fp
 800662e:	f000 fcfd 	bl	800702c <__pow5mult>
 8006632:	4681      	mov	r9, r0
 8006634:	2101      	movs	r1, #1
 8006636:	4658      	mov	r0, fp
 8006638:	f000 fc38 	bl	8006eac <__i2b>
 800663c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800663e:	4604      	mov	r4, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 81cf 	beq.w	80069e4 <_dtoa_r+0xb3c>
 8006646:	461a      	mov	r2, r3
 8006648:	4601      	mov	r1, r0
 800664a:	4658      	mov	r0, fp
 800664c:	f000 fcee 	bl	800702c <__pow5mult>
 8006650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006652:	2b01      	cmp	r3, #1
 8006654:	4604      	mov	r4, r0
 8006656:	f300 8095 	bgt.w	8006784 <_dtoa_r+0x8dc>
 800665a:	9b02      	ldr	r3, [sp, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	f040 8087 	bne.w	8006770 <_dtoa_r+0x8c8>
 8006662:	9b03      	ldr	r3, [sp, #12]
 8006664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006668:	2b00      	cmp	r3, #0
 800666a:	f040 8089 	bne.w	8006780 <_dtoa_r+0x8d8>
 800666e:	9b03      	ldr	r3, [sp, #12]
 8006670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006674:	0d1b      	lsrs	r3, r3, #20
 8006676:	051b      	lsls	r3, r3, #20
 8006678:	b12b      	cbz	r3, 8006686 <_dtoa_r+0x7de>
 800667a:	9b08      	ldr	r3, [sp, #32]
 800667c:	3301      	adds	r3, #1
 800667e:	9308      	str	r3, [sp, #32]
 8006680:	f108 0801 	add.w	r8, r8, #1
 8006684:	2301      	movs	r3, #1
 8006686:	930a      	str	r3, [sp, #40]	@ 0x28
 8006688:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800668a:	2b00      	cmp	r3, #0
 800668c:	f000 81b0 	beq.w	80069f0 <_dtoa_r+0xb48>
 8006690:	6923      	ldr	r3, [r4, #16]
 8006692:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006696:	6918      	ldr	r0, [r3, #16]
 8006698:	f000 fbbc 	bl	8006e14 <__hi0bits>
 800669c:	f1c0 0020 	rsb	r0, r0, #32
 80066a0:	9b08      	ldr	r3, [sp, #32]
 80066a2:	4418      	add	r0, r3
 80066a4:	f010 001f 	ands.w	r0, r0, #31
 80066a8:	d077      	beq.n	800679a <_dtoa_r+0x8f2>
 80066aa:	f1c0 0320 	rsb	r3, r0, #32
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	dd6b      	ble.n	800678a <_dtoa_r+0x8e2>
 80066b2:	9b08      	ldr	r3, [sp, #32]
 80066b4:	f1c0 001c 	rsb	r0, r0, #28
 80066b8:	4403      	add	r3, r0
 80066ba:	4480      	add	r8, r0
 80066bc:	4406      	add	r6, r0
 80066be:	9308      	str	r3, [sp, #32]
 80066c0:	f1b8 0f00 	cmp.w	r8, #0
 80066c4:	dd05      	ble.n	80066d2 <_dtoa_r+0x82a>
 80066c6:	4649      	mov	r1, r9
 80066c8:	4642      	mov	r2, r8
 80066ca:	4658      	mov	r0, fp
 80066cc:	f000 fd08 	bl	80070e0 <__lshift>
 80066d0:	4681      	mov	r9, r0
 80066d2:	9b08      	ldr	r3, [sp, #32]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	dd05      	ble.n	80066e4 <_dtoa_r+0x83c>
 80066d8:	4621      	mov	r1, r4
 80066da:	461a      	mov	r2, r3
 80066dc:	4658      	mov	r0, fp
 80066de:	f000 fcff 	bl	80070e0 <__lshift>
 80066e2:	4604      	mov	r4, r0
 80066e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d059      	beq.n	800679e <_dtoa_r+0x8f6>
 80066ea:	4621      	mov	r1, r4
 80066ec:	4648      	mov	r0, r9
 80066ee:	f000 fd63 	bl	80071b8 <__mcmp>
 80066f2:	2800      	cmp	r0, #0
 80066f4:	da53      	bge.n	800679e <_dtoa_r+0x8f6>
 80066f6:	1e7b      	subs	r3, r7, #1
 80066f8:	9304      	str	r3, [sp, #16]
 80066fa:	4649      	mov	r1, r9
 80066fc:	2300      	movs	r3, #0
 80066fe:	220a      	movs	r2, #10
 8006700:	4658      	mov	r0, fp
 8006702:	f000 faf7 	bl	8006cf4 <__multadd>
 8006706:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006708:	4681      	mov	r9, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	f000 8172 	beq.w	80069f4 <_dtoa_r+0xb4c>
 8006710:	2300      	movs	r3, #0
 8006712:	4629      	mov	r1, r5
 8006714:	220a      	movs	r2, #10
 8006716:	4658      	mov	r0, fp
 8006718:	f000 faec 	bl	8006cf4 <__multadd>
 800671c:	9b00      	ldr	r3, [sp, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	4605      	mov	r5, r0
 8006722:	dc67      	bgt.n	80067f4 <_dtoa_r+0x94c>
 8006724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006726:	2b02      	cmp	r3, #2
 8006728:	dc41      	bgt.n	80067ae <_dtoa_r+0x906>
 800672a:	e063      	b.n	80067f4 <_dtoa_r+0x94c>
 800672c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800672e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006732:	e746      	b.n	80065c2 <_dtoa_r+0x71a>
 8006734:	9b07      	ldr	r3, [sp, #28]
 8006736:	1e5c      	subs	r4, r3, #1
 8006738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800673a:	42a3      	cmp	r3, r4
 800673c:	bfbf      	itttt	lt
 800673e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006740:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006742:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006744:	1ae3      	sublt	r3, r4, r3
 8006746:	bfb4      	ite	lt
 8006748:	18d2      	addlt	r2, r2, r3
 800674a:	1b1c      	subge	r4, r3, r4
 800674c:	9b07      	ldr	r3, [sp, #28]
 800674e:	bfbc      	itt	lt
 8006750:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006752:	2400      	movlt	r4, #0
 8006754:	2b00      	cmp	r3, #0
 8006756:	bfb5      	itete	lt
 8006758:	eba8 0603 	sublt.w	r6, r8, r3
 800675c:	9b07      	ldrge	r3, [sp, #28]
 800675e:	2300      	movlt	r3, #0
 8006760:	4646      	movge	r6, r8
 8006762:	e730      	b.n	80065c6 <_dtoa_r+0x71e>
 8006764:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006766:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006768:	4646      	mov	r6, r8
 800676a:	e735      	b.n	80065d8 <_dtoa_r+0x730>
 800676c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800676e:	e75c      	b.n	800662a <_dtoa_r+0x782>
 8006770:	2300      	movs	r3, #0
 8006772:	e788      	b.n	8006686 <_dtoa_r+0x7de>
 8006774:	3fe00000 	.word	0x3fe00000
 8006778:	40240000 	.word	0x40240000
 800677c:	40140000 	.word	0x40140000
 8006780:	9b02      	ldr	r3, [sp, #8]
 8006782:	e780      	b.n	8006686 <_dtoa_r+0x7de>
 8006784:	2300      	movs	r3, #0
 8006786:	930a      	str	r3, [sp, #40]	@ 0x28
 8006788:	e782      	b.n	8006690 <_dtoa_r+0x7e8>
 800678a:	d099      	beq.n	80066c0 <_dtoa_r+0x818>
 800678c:	9a08      	ldr	r2, [sp, #32]
 800678e:	331c      	adds	r3, #28
 8006790:	441a      	add	r2, r3
 8006792:	4498      	add	r8, r3
 8006794:	441e      	add	r6, r3
 8006796:	9208      	str	r2, [sp, #32]
 8006798:	e792      	b.n	80066c0 <_dtoa_r+0x818>
 800679a:	4603      	mov	r3, r0
 800679c:	e7f6      	b.n	800678c <_dtoa_r+0x8e4>
 800679e:	9b07      	ldr	r3, [sp, #28]
 80067a0:	9704      	str	r7, [sp, #16]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	dc20      	bgt.n	80067e8 <_dtoa_r+0x940>
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	dd1e      	ble.n	80067ec <_dtoa_r+0x944>
 80067ae:	9b00      	ldr	r3, [sp, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f47f aec0 	bne.w	8006536 <_dtoa_r+0x68e>
 80067b6:	4621      	mov	r1, r4
 80067b8:	2205      	movs	r2, #5
 80067ba:	4658      	mov	r0, fp
 80067bc:	f000 fa9a 	bl	8006cf4 <__multadd>
 80067c0:	4601      	mov	r1, r0
 80067c2:	4604      	mov	r4, r0
 80067c4:	4648      	mov	r0, r9
 80067c6:	f000 fcf7 	bl	80071b8 <__mcmp>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	f77f aeb3 	ble.w	8006536 <_dtoa_r+0x68e>
 80067d0:	4656      	mov	r6, sl
 80067d2:	2331      	movs	r3, #49	@ 0x31
 80067d4:	f806 3b01 	strb.w	r3, [r6], #1
 80067d8:	9b04      	ldr	r3, [sp, #16]
 80067da:	3301      	adds	r3, #1
 80067dc:	9304      	str	r3, [sp, #16]
 80067de:	e6ae      	b.n	800653e <_dtoa_r+0x696>
 80067e0:	9c07      	ldr	r4, [sp, #28]
 80067e2:	9704      	str	r7, [sp, #16]
 80067e4:	4625      	mov	r5, r4
 80067e6:	e7f3      	b.n	80067d0 <_dtoa_r+0x928>
 80067e8:	9b07      	ldr	r3, [sp, #28]
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 8104 	beq.w	80069fc <_dtoa_r+0xb54>
 80067f4:	2e00      	cmp	r6, #0
 80067f6:	dd05      	ble.n	8006804 <_dtoa_r+0x95c>
 80067f8:	4629      	mov	r1, r5
 80067fa:	4632      	mov	r2, r6
 80067fc:	4658      	mov	r0, fp
 80067fe:	f000 fc6f 	bl	80070e0 <__lshift>
 8006802:	4605      	mov	r5, r0
 8006804:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006806:	2b00      	cmp	r3, #0
 8006808:	d05a      	beq.n	80068c0 <_dtoa_r+0xa18>
 800680a:	6869      	ldr	r1, [r5, #4]
 800680c:	4658      	mov	r0, fp
 800680e:	f000 fa0f 	bl	8006c30 <_Balloc>
 8006812:	4606      	mov	r6, r0
 8006814:	b928      	cbnz	r0, 8006822 <_dtoa_r+0x97a>
 8006816:	4b84      	ldr	r3, [pc, #528]	@ (8006a28 <_dtoa_r+0xb80>)
 8006818:	4602      	mov	r2, r0
 800681a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800681e:	f7ff bb5a 	b.w	8005ed6 <_dtoa_r+0x2e>
 8006822:	692a      	ldr	r2, [r5, #16]
 8006824:	3202      	adds	r2, #2
 8006826:	0092      	lsls	r2, r2, #2
 8006828:	f105 010c 	add.w	r1, r5, #12
 800682c:	300c      	adds	r0, #12
 800682e:	f001 ff75 	bl	800871c <memcpy>
 8006832:	2201      	movs	r2, #1
 8006834:	4631      	mov	r1, r6
 8006836:	4658      	mov	r0, fp
 8006838:	f000 fc52 	bl	80070e0 <__lshift>
 800683c:	f10a 0301 	add.w	r3, sl, #1
 8006840:	9307      	str	r3, [sp, #28]
 8006842:	9b00      	ldr	r3, [sp, #0]
 8006844:	4453      	add	r3, sl
 8006846:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006848:	9b02      	ldr	r3, [sp, #8]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	462f      	mov	r7, r5
 8006850:	930a      	str	r3, [sp, #40]	@ 0x28
 8006852:	4605      	mov	r5, r0
 8006854:	9b07      	ldr	r3, [sp, #28]
 8006856:	4621      	mov	r1, r4
 8006858:	3b01      	subs	r3, #1
 800685a:	4648      	mov	r0, r9
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	f7ff fa9b 	bl	8005d98 <quorem>
 8006862:	4639      	mov	r1, r7
 8006864:	9002      	str	r0, [sp, #8]
 8006866:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800686a:	4648      	mov	r0, r9
 800686c:	f000 fca4 	bl	80071b8 <__mcmp>
 8006870:	462a      	mov	r2, r5
 8006872:	9008      	str	r0, [sp, #32]
 8006874:	4621      	mov	r1, r4
 8006876:	4658      	mov	r0, fp
 8006878:	f000 fcba 	bl	80071f0 <__mdiff>
 800687c:	68c2      	ldr	r2, [r0, #12]
 800687e:	4606      	mov	r6, r0
 8006880:	bb02      	cbnz	r2, 80068c4 <_dtoa_r+0xa1c>
 8006882:	4601      	mov	r1, r0
 8006884:	4648      	mov	r0, r9
 8006886:	f000 fc97 	bl	80071b8 <__mcmp>
 800688a:	4602      	mov	r2, r0
 800688c:	4631      	mov	r1, r6
 800688e:	4658      	mov	r0, fp
 8006890:	920e      	str	r2, [sp, #56]	@ 0x38
 8006892:	f000 fa0d 	bl	8006cb0 <_Bfree>
 8006896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006898:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800689a:	9e07      	ldr	r6, [sp, #28]
 800689c:	ea43 0102 	orr.w	r1, r3, r2
 80068a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068a2:	4319      	orrs	r1, r3
 80068a4:	d110      	bne.n	80068c8 <_dtoa_r+0xa20>
 80068a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80068aa:	d029      	beq.n	8006900 <_dtoa_r+0xa58>
 80068ac:	9b08      	ldr	r3, [sp, #32]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	dd02      	ble.n	80068b8 <_dtoa_r+0xa10>
 80068b2:	9b02      	ldr	r3, [sp, #8]
 80068b4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80068b8:	9b00      	ldr	r3, [sp, #0]
 80068ba:	f883 8000 	strb.w	r8, [r3]
 80068be:	e63f      	b.n	8006540 <_dtoa_r+0x698>
 80068c0:	4628      	mov	r0, r5
 80068c2:	e7bb      	b.n	800683c <_dtoa_r+0x994>
 80068c4:	2201      	movs	r2, #1
 80068c6:	e7e1      	b.n	800688c <_dtoa_r+0x9e4>
 80068c8:	9b08      	ldr	r3, [sp, #32]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	db04      	blt.n	80068d8 <_dtoa_r+0xa30>
 80068ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80068d0:	430b      	orrs	r3, r1
 80068d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068d4:	430b      	orrs	r3, r1
 80068d6:	d120      	bne.n	800691a <_dtoa_r+0xa72>
 80068d8:	2a00      	cmp	r2, #0
 80068da:	dded      	ble.n	80068b8 <_dtoa_r+0xa10>
 80068dc:	4649      	mov	r1, r9
 80068de:	2201      	movs	r2, #1
 80068e0:	4658      	mov	r0, fp
 80068e2:	f000 fbfd 	bl	80070e0 <__lshift>
 80068e6:	4621      	mov	r1, r4
 80068e8:	4681      	mov	r9, r0
 80068ea:	f000 fc65 	bl	80071b8 <__mcmp>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	dc03      	bgt.n	80068fa <_dtoa_r+0xa52>
 80068f2:	d1e1      	bne.n	80068b8 <_dtoa_r+0xa10>
 80068f4:	f018 0f01 	tst.w	r8, #1
 80068f8:	d0de      	beq.n	80068b8 <_dtoa_r+0xa10>
 80068fa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80068fe:	d1d8      	bne.n	80068b2 <_dtoa_r+0xa0a>
 8006900:	9a00      	ldr	r2, [sp, #0]
 8006902:	2339      	movs	r3, #57	@ 0x39
 8006904:	7013      	strb	r3, [r2, #0]
 8006906:	4633      	mov	r3, r6
 8006908:	461e      	mov	r6, r3
 800690a:	3b01      	subs	r3, #1
 800690c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006910:	2a39      	cmp	r2, #57	@ 0x39
 8006912:	d052      	beq.n	80069ba <_dtoa_r+0xb12>
 8006914:	3201      	adds	r2, #1
 8006916:	701a      	strb	r2, [r3, #0]
 8006918:	e612      	b.n	8006540 <_dtoa_r+0x698>
 800691a:	2a00      	cmp	r2, #0
 800691c:	dd07      	ble.n	800692e <_dtoa_r+0xa86>
 800691e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006922:	d0ed      	beq.n	8006900 <_dtoa_r+0xa58>
 8006924:	9a00      	ldr	r2, [sp, #0]
 8006926:	f108 0301 	add.w	r3, r8, #1
 800692a:	7013      	strb	r3, [r2, #0]
 800692c:	e608      	b.n	8006540 <_dtoa_r+0x698>
 800692e:	9b07      	ldr	r3, [sp, #28]
 8006930:	9a07      	ldr	r2, [sp, #28]
 8006932:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006936:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006938:	4293      	cmp	r3, r2
 800693a:	d028      	beq.n	800698e <_dtoa_r+0xae6>
 800693c:	4649      	mov	r1, r9
 800693e:	2300      	movs	r3, #0
 8006940:	220a      	movs	r2, #10
 8006942:	4658      	mov	r0, fp
 8006944:	f000 f9d6 	bl	8006cf4 <__multadd>
 8006948:	42af      	cmp	r7, r5
 800694a:	4681      	mov	r9, r0
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	f04f 020a 	mov.w	r2, #10
 8006954:	4639      	mov	r1, r7
 8006956:	4658      	mov	r0, fp
 8006958:	d107      	bne.n	800696a <_dtoa_r+0xac2>
 800695a:	f000 f9cb 	bl	8006cf4 <__multadd>
 800695e:	4607      	mov	r7, r0
 8006960:	4605      	mov	r5, r0
 8006962:	9b07      	ldr	r3, [sp, #28]
 8006964:	3301      	adds	r3, #1
 8006966:	9307      	str	r3, [sp, #28]
 8006968:	e774      	b.n	8006854 <_dtoa_r+0x9ac>
 800696a:	f000 f9c3 	bl	8006cf4 <__multadd>
 800696e:	4629      	mov	r1, r5
 8006970:	4607      	mov	r7, r0
 8006972:	2300      	movs	r3, #0
 8006974:	220a      	movs	r2, #10
 8006976:	4658      	mov	r0, fp
 8006978:	f000 f9bc 	bl	8006cf4 <__multadd>
 800697c:	4605      	mov	r5, r0
 800697e:	e7f0      	b.n	8006962 <_dtoa_r+0xaba>
 8006980:	9b00      	ldr	r3, [sp, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	bfcc      	ite	gt
 8006986:	461e      	movgt	r6, r3
 8006988:	2601      	movle	r6, #1
 800698a:	4456      	add	r6, sl
 800698c:	2700      	movs	r7, #0
 800698e:	4649      	mov	r1, r9
 8006990:	2201      	movs	r2, #1
 8006992:	4658      	mov	r0, fp
 8006994:	f000 fba4 	bl	80070e0 <__lshift>
 8006998:	4621      	mov	r1, r4
 800699a:	4681      	mov	r9, r0
 800699c:	f000 fc0c 	bl	80071b8 <__mcmp>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	dcb0      	bgt.n	8006906 <_dtoa_r+0xa5e>
 80069a4:	d102      	bne.n	80069ac <_dtoa_r+0xb04>
 80069a6:	f018 0f01 	tst.w	r8, #1
 80069aa:	d1ac      	bne.n	8006906 <_dtoa_r+0xa5e>
 80069ac:	4633      	mov	r3, r6
 80069ae:	461e      	mov	r6, r3
 80069b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069b4:	2a30      	cmp	r2, #48	@ 0x30
 80069b6:	d0fa      	beq.n	80069ae <_dtoa_r+0xb06>
 80069b8:	e5c2      	b.n	8006540 <_dtoa_r+0x698>
 80069ba:	459a      	cmp	sl, r3
 80069bc:	d1a4      	bne.n	8006908 <_dtoa_r+0xa60>
 80069be:	9b04      	ldr	r3, [sp, #16]
 80069c0:	3301      	adds	r3, #1
 80069c2:	9304      	str	r3, [sp, #16]
 80069c4:	2331      	movs	r3, #49	@ 0x31
 80069c6:	f88a 3000 	strb.w	r3, [sl]
 80069ca:	e5b9      	b.n	8006540 <_dtoa_r+0x698>
 80069cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069ce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006a2c <_dtoa_r+0xb84>
 80069d2:	b11b      	cbz	r3, 80069dc <_dtoa_r+0xb34>
 80069d4:	f10a 0308 	add.w	r3, sl, #8
 80069d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80069da:	6013      	str	r3, [r2, #0]
 80069dc:	4650      	mov	r0, sl
 80069de:	b019      	add	sp, #100	@ 0x64
 80069e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	f77f ae37 	ble.w	800665a <_dtoa_r+0x7b2>
 80069ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80069f0:	2001      	movs	r0, #1
 80069f2:	e655      	b.n	80066a0 <_dtoa_r+0x7f8>
 80069f4:	9b00      	ldr	r3, [sp, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f77f aed6 	ble.w	80067a8 <_dtoa_r+0x900>
 80069fc:	4656      	mov	r6, sl
 80069fe:	4621      	mov	r1, r4
 8006a00:	4648      	mov	r0, r9
 8006a02:	f7ff f9c9 	bl	8005d98 <quorem>
 8006a06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006a0a:	f806 8b01 	strb.w	r8, [r6], #1
 8006a0e:	9b00      	ldr	r3, [sp, #0]
 8006a10:	eba6 020a 	sub.w	r2, r6, sl
 8006a14:	4293      	cmp	r3, r2
 8006a16:	ddb3      	ble.n	8006980 <_dtoa_r+0xad8>
 8006a18:	4649      	mov	r1, r9
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	220a      	movs	r2, #10
 8006a1e:	4658      	mov	r0, fp
 8006a20:	f000 f968 	bl	8006cf4 <__multadd>
 8006a24:	4681      	mov	r9, r0
 8006a26:	e7ea      	b.n	80069fe <_dtoa_r+0xb56>
 8006a28:	08009559 	.word	0x08009559
 8006a2c:	080094dd 	.word	0x080094dd

08006a30 <_free_r>:
 8006a30:	b538      	push	{r3, r4, r5, lr}
 8006a32:	4605      	mov	r5, r0
 8006a34:	2900      	cmp	r1, #0
 8006a36:	d041      	beq.n	8006abc <_free_r+0x8c>
 8006a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a3c:	1f0c      	subs	r4, r1, #4
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	bfb8      	it	lt
 8006a42:	18e4      	addlt	r4, r4, r3
 8006a44:	f000 f8e8 	bl	8006c18 <__malloc_lock>
 8006a48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac0 <_free_r+0x90>)
 8006a4a:	6813      	ldr	r3, [r2, #0]
 8006a4c:	b933      	cbnz	r3, 8006a5c <_free_r+0x2c>
 8006a4e:	6063      	str	r3, [r4, #4]
 8006a50:	6014      	str	r4, [r2, #0]
 8006a52:	4628      	mov	r0, r5
 8006a54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a58:	f000 b8e4 	b.w	8006c24 <__malloc_unlock>
 8006a5c:	42a3      	cmp	r3, r4
 8006a5e:	d908      	bls.n	8006a72 <_free_r+0x42>
 8006a60:	6820      	ldr	r0, [r4, #0]
 8006a62:	1821      	adds	r1, r4, r0
 8006a64:	428b      	cmp	r3, r1
 8006a66:	bf01      	itttt	eq
 8006a68:	6819      	ldreq	r1, [r3, #0]
 8006a6a:	685b      	ldreq	r3, [r3, #4]
 8006a6c:	1809      	addeq	r1, r1, r0
 8006a6e:	6021      	streq	r1, [r4, #0]
 8006a70:	e7ed      	b.n	8006a4e <_free_r+0x1e>
 8006a72:	461a      	mov	r2, r3
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	b10b      	cbz	r3, 8006a7c <_free_r+0x4c>
 8006a78:	42a3      	cmp	r3, r4
 8006a7a:	d9fa      	bls.n	8006a72 <_free_r+0x42>
 8006a7c:	6811      	ldr	r1, [r2, #0]
 8006a7e:	1850      	adds	r0, r2, r1
 8006a80:	42a0      	cmp	r0, r4
 8006a82:	d10b      	bne.n	8006a9c <_free_r+0x6c>
 8006a84:	6820      	ldr	r0, [r4, #0]
 8006a86:	4401      	add	r1, r0
 8006a88:	1850      	adds	r0, r2, r1
 8006a8a:	4283      	cmp	r3, r0
 8006a8c:	6011      	str	r1, [r2, #0]
 8006a8e:	d1e0      	bne.n	8006a52 <_free_r+0x22>
 8006a90:	6818      	ldr	r0, [r3, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	6053      	str	r3, [r2, #4]
 8006a96:	4408      	add	r0, r1
 8006a98:	6010      	str	r0, [r2, #0]
 8006a9a:	e7da      	b.n	8006a52 <_free_r+0x22>
 8006a9c:	d902      	bls.n	8006aa4 <_free_r+0x74>
 8006a9e:	230c      	movs	r3, #12
 8006aa0:	602b      	str	r3, [r5, #0]
 8006aa2:	e7d6      	b.n	8006a52 <_free_r+0x22>
 8006aa4:	6820      	ldr	r0, [r4, #0]
 8006aa6:	1821      	adds	r1, r4, r0
 8006aa8:	428b      	cmp	r3, r1
 8006aaa:	bf04      	itt	eq
 8006aac:	6819      	ldreq	r1, [r3, #0]
 8006aae:	685b      	ldreq	r3, [r3, #4]
 8006ab0:	6063      	str	r3, [r4, #4]
 8006ab2:	bf04      	itt	eq
 8006ab4:	1809      	addeq	r1, r1, r0
 8006ab6:	6021      	streq	r1, [r4, #0]
 8006ab8:	6054      	str	r4, [r2, #4]
 8006aba:	e7ca      	b.n	8006a52 <_free_r+0x22>
 8006abc:	bd38      	pop	{r3, r4, r5, pc}
 8006abe:	bf00      	nop
 8006ac0:	20000488 	.word	0x20000488

08006ac4 <malloc>:
 8006ac4:	4b02      	ldr	r3, [pc, #8]	@ (8006ad0 <malloc+0xc>)
 8006ac6:	4601      	mov	r1, r0
 8006ac8:	6818      	ldr	r0, [r3, #0]
 8006aca:	f000 b825 	b.w	8006b18 <_malloc_r>
 8006ace:	bf00      	nop
 8006ad0:	20000018 	.word	0x20000018

08006ad4 <sbrk_aligned>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	4e0f      	ldr	r6, [pc, #60]	@ (8006b14 <sbrk_aligned+0x40>)
 8006ad8:	460c      	mov	r4, r1
 8006ada:	6831      	ldr	r1, [r6, #0]
 8006adc:	4605      	mov	r5, r0
 8006ade:	b911      	cbnz	r1, 8006ae6 <sbrk_aligned+0x12>
 8006ae0:	f001 fe0c 	bl	80086fc <_sbrk_r>
 8006ae4:	6030      	str	r0, [r6, #0]
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	4628      	mov	r0, r5
 8006aea:	f001 fe07 	bl	80086fc <_sbrk_r>
 8006aee:	1c43      	adds	r3, r0, #1
 8006af0:	d103      	bne.n	8006afa <sbrk_aligned+0x26>
 8006af2:	f04f 34ff 	mov.w	r4, #4294967295
 8006af6:	4620      	mov	r0, r4
 8006af8:	bd70      	pop	{r4, r5, r6, pc}
 8006afa:	1cc4      	adds	r4, r0, #3
 8006afc:	f024 0403 	bic.w	r4, r4, #3
 8006b00:	42a0      	cmp	r0, r4
 8006b02:	d0f8      	beq.n	8006af6 <sbrk_aligned+0x22>
 8006b04:	1a21      	subs	r1, r4, r0
 8006b06:	4628      	mov	r0, r5
 8006b08:	f001 fdf8 	bl	80086fc <_sbrk_r>
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d1f2      	bne.n	8006af6 <sbrk_aligned+0x22>
 8006b10:	e7ef      	b.n	8006af2 <sbrk_aligned+0x1e>
 8006b12:	bf00      	nop
 8006b14:	20000484 	.word	0x20000484

08006b18 <_malloc_r>:
 8006b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b1c:	1ccd      	adds	r5, r1, #3
 8006b1e:	f025 0503 	bic.w	r5, r5, #3
 8006b22:	3508      	adds	r5, #8
 8006b24:	2d0c      	cmp	r5, #12
 8006b26:	bf38      	it	cc
 8006b28:	250c      	movcc	r5, #12
 8006b2a:	2d00      	cmp	r5, #0
 8006b2c:	4606      	mov	r6, r0
 8006b2e:	db01      	blt.n	8006b34 <_malloc_r+0x1c>
 8006b30:	42a9      	cmp	r1, r5
 8006b32:	d904      	bls.n	8006b3e <_malloc_r+0x26>
 8006b34:	230c      	movs	r3, #12
 8006b36:	6033      	str	r3, [r6, #0]
 8006b38:	2000      	movs	r0, #0
 8006b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c14 <_malloc_r+0xfc>
 8006b42:	f000 f869 	bl	8006c18 <__malloc_lock>
 8006b46:	f8d8 3000 	ldr.w	r3, [r8]
 8006b4a:	461c      	mov	r4, r3
 8006b4c:	bb44      	cbnz	r4, 8006ba0 <_malloc_r+0x88>
 8006b4e:	4629      	mov	r1, r5
 8006b50:	4630      	mov	r0, r6
 8006b52:	f7ff ffbf 	bl	8006ad4 <sbrk_aligned>
 8006b56:	1c43      	adds	r3, r0, #1
 8006b58:	4604      	mov	r4, r0
 8006b5a:	d158      	bne.n	8006c0e <_malloc_r+0xf6>
 8006b5c:	f8d8 4000 	ldr.w	r4, [r8]
 8006b60:	4627      	mov	r7, r4
 8006b62:	2f00      	cmp	r7, #0
 8006b64:	d143      	bne.n	8006bee <_malloc_r+0xd6>
 8006b66:	2c00      	cmp	r4, #0
 8006b68:	d04b      	beq.n	8006c02 <_malloc_r+0xea>
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	4639      	mov	r1, r7
 8006b6e:	4630      	mov	r0, r6
 8006b70:	eb04 0903 	add.w	r9, r4, r3
 8006b74:	f001 fdc2 	bl	80086fc <_sbrk_r>
 8006b78:	4581      	cmp	r9, r0
 8006b7a:	d142      	bne.n	8006c02 <_malloc_r+0xea>
 8006b7c:	6821      	ldr	r1, [r4, #0]
 8006b7e:	1a6d      	subs	r5, r5, r1
 8006b80:	4629      	mov	r1, r5
 8006b82:	4630      	mov	r0, r6
 8006b84:	f7ff ffa6 	bl	8006ad4 <sbrk_aligned>
 8006b88:	3001      	adds	r0, #1
 8006b8a:	d03a      	beq.n	8006c02 <_malloc_r+0xea>
 8006b8c:	6823      	ldr	r3, [r4, #0]
 8006b8e:	442b      	add	r3, r5
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	f8d8 3000 	ldr.w	r3, [r8]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	bb62      	cbnz	r2, 8006bf4 <_malloc_r+0xdc>
 8006b9a:	f8c8 7000 	str.w	r7, [r8]
 8006b9e:	e00f      	b.n	8006bc0 <_malloc_r+0xa8>
 8006ba0:	6822      	ldr	r2, [r4, #0]
 8006ba2:	1b52      	subs	r2, r2, r5
 8006ba4:	d420      	bmi.n	8006be8 <_malloc_r+0xd0>
 8006ba6:	2a0b      	cmp	r2, #11
 8006ba8:	d917      	bls.n	8006bda <_malloc_r+0xc2>
 8006baa:	1961      	adds	r1, r4, r5
 8006bac:	42a3      	cmp	r3, r4
 8006bae:	6025      	str	r5, [r4, #0]
 8006bb0:	bf18      	it	ne
 8006bb2:	6059      	strne	r1, [r3, #4]
 8006bb4:	6863      	ldr	r3, [r4, #4]
 8006bb6:	bf08      	it	eq
 8006bb8:	f8c8 1000 	streq.w	r1, [r8]
 8006bbc:	5162      	str	r2, [r4, r5]
 8006bbe:	604b      	str	r3, [r1, #4]
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f000 f82f 	bl	8006c24 <__malloc_unlock>
 8006bc6:	f104 000b 	add.w	r0, r4, #11
 8006bca:	1d23      	adds	r3, r4, #4
 8006bcc:	f020 0007 	bic.w	r0, r0, #7
 8006bd0:	1ac2      	subs	r2, r0, r3
 8006bd2:	bf1c      	itt	ne
 8006bd4:	1a1b      	subne	r3, r3, r0
 8006bd6:	50a3      	strne	r3, [r4, r2]
 8006bd8:	e7af      	b.n	8006b3a <_malloc_r+0x22>
 8006bda:	6862      	ldr	r2, [r4, #4]
 8006bdc:	42a3      	cmp	r3, r4
 8006bde:	bf0c      	ite	eq
 8006be0:	f8c8 2000 	streq.w	r2, [r8]
 8006be4:	605a      	strne	r2, [r3, #4]
 8006be6:	e7eb      	b.n	8006bc0 <_malloc_r+0xa8>
 8006be8:	4623      	mov	r3, r4
 8006bea:	6864      	ldr	r4, [r4, #4]
 8006bec:	e7ae      	b.n	8006b4c <_malloc_r+0x34>
 8006bee:	463c      	mov	r4, r7
 8006bf0:	687f      	ldr	r7, [r7, #4]
 8006bf2:	e7b6      	b.n	8006b62 <_malloc_r+0x4a>
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	d1fb      	bne.n	8006bf4 <_malloc_r+0xdc>
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	6053      	str	r3, [r2, #4]
 8006c00:	e7de      	b.n	8006bc0 <_malloc_r+0xa8>
 8006c02:	230c      	movs	r3, #12
 8006c04:	6033      	str	r3, [r6, #0]
 8006c06:	4630      	mov	r0, r6
 8006c08:	f000 f80c 	bl	8006c24 <__malloc_unlock>
 8006c0c:	e794      	b.n	8006b38 <_malloc_r+0x20>
 8006c0e:	6005      	str	r5, [r0, #0]
 8006c10:	e7d6      	b.n	8006bc0 <_malloc_r+0xa8>
 8006c12:	bf00      	nop
 8006c14:	20000488 	.word	0x20000488

08006c18 <__malloc_lock>:
 8006c18:	4801      	ldr	r0, [pc, #4]	@ (8006c20 <__malloc_lock+0x8>)
 8006c1a:	f7ff b8b4 	b.w	8005d86 <__retarget_lock_acquire_recursive>
 8006c1e:	bf00      	nop
 8006c20:	20000480 	.word	0x20000480

08006c24 <__malloc_unlock>:
 8006c24:	4801      	ldr	r0, [pc, #4]	@ (8006c2c <__malloc_unlock+0x8>)
 8006c26:	f7ff b8af 	b.w	8005d88 <__retarget_lock_release_recursive>
 8006c2a:	bf00      	nop
 8006c2c:	20000480 	.word	0x20000480

08006c30 <_Balloc>:
 8006c30:	b570      	push	{r4, r5, r6, lr}
 8006c32:	69c6      	ldr	r6, [r0, #28]
 8006c34:	4604      	mov	r4, r0
 8006c36:	460d      	mov	r5, r1
 8006c38:	b976      	cbnz	r6, 8006c58 <_Balloc+0x28>
 8006c3a:	2010      	movs	r0, #16
 8006c3c:	f7ff ff42 	bl	8006ac4 <malloc>
 8006c40:	4602      	mov	r2, r0
 8006c42:	61e0      	str	r0, [r4, #28]
 8006c44:	b920      	cbnz	r0, 8006c50 <_Balloc+0x20>
 8006c46:	4b18      	ldr	r3, [pc, #96]	@ (8006ca8 <_Balloc+0x78>)
 8006c48:	4818      	ldr	r0, [pc, #96]	@ (8006cac <_Balloc+0x7c>)
 8006c4a:	216b      	movs	r1, #107	@ 0x6b
 8006c4c:	f001 fd7c 	bl	8008748 <__assert_func>
 8006c50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c54:	6006      	str	r6, [r0, #0]
 8006c56:	60c6      	str	r6, [r0, #12]
 8006c58:	69e6      	ldr	r6, [r4, #28]
 8006c5a:	68f3      	ldr	r3, [r6, #12]
 8006c5c:	b183      	cbz	r3, 8006c80 <_Balloc+0x50>
 8006c5e:	69e3      	ldr	r3, [r4, #28]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c66:	b9b8      	cbnz	r0, 8006c98 <_Balloc+0x68>
 8006c68:	2101      	movs	r1, #1
 8006c6a:	fa01 f605 	lsl.w	r6, r1, r5
 8006c6e:	1d72      	adds	r2, r6, #5
 8006c70:	0092      	lsls	r2, r2, #2
 8006c72:	4620      	mov	r0, r4
 8006c74:	f001 fd86 	bl	8008784 <_calloc_r>
 8006c78:	b160      	cbz	r0, 8006c94 <_Balloc+0x64>
 8006c7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c7e:	e00e      	b.n	8006c9e <_Balloc+0x6e>
 8006c80:	2221      	movs	r2, #33	@ 0x21
 8006c82:	2104      	movs	r1, #4
 8006c84:	4620      	mov	r0, r4
 8006c86:	f001 fd7d 	bl	8008784 <_calloc_r>
 8006c8a:	69e3      	ldr	r3, [r4, #28]
 8006c8c:	60f0      	str	r0, [r6, #12]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1e4      	bne.n	8006c5e <_Balloc+0x2e>
 8006c94:	2000      	movs	r0, #0
 8006c96:	bd70      	pop	{r4, r5, r6, pc}
 8006c98:	6802      	ldr	r2, [r0, #0]
 8006c9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ca4:	e7f7      	b.n	8006c96 <_Balloc+0x66>
 8006ca6:	bf00      	nop
 8006ca8:	080094ea 	.word	0x080094ea
 8006cac:	0800956a 	.word	0x0800956a

08006cb0 <_Bfree>:
 8006cb0:	b570      	push	{r4, r5, r6, lr}
 8006cb2:	69c6      	ldr	r6, [r0, #28]
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	b976      	cbnz	r6, 8006cd8 <_Bfree+0x28>
 8006cba:	2010      	movs	r0, #16
 8006cbc:	f7ff ff02 	bl	8006ac4 <malloc>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	61e8      	str	r0, [r5, #28]
 8006cc4:	b920      	cbnz	r0, 8006cd0 <_Bfree+0x20>
 8006cc6:	4b09      	ldr	r3, [pc, #36]	@ (8006cec <_Bfree+0x3c>)
 8006cc8:	4809      	ldr	r0, [pc, #36]	@ (8006cf0 <_Bfree+0x40>)
 8006cca:	218f      	movs	r1, #143	@ 0x8f
 8006ccc:	f001 fd3c 	bl	8008748 <__assert_func>
 8006cd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cd4:	6006      	str	r6, [r0, #0]
 8006cd6:	60c6      	str	r6, [r0, #12]
 8006cd8:	b13c      	cbz	r4, 8006cea <_Bfree+0x3a>
 8006cda:	69eb      	ldr	r3, [r5, #28]
 8006cdc:	6862      	ldr	r2, [r4, #4]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ce4:	6021      	str	r1, [r4, #0]
 8006ce6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006cea:	bd70      	pop	{r4, r5, r6, pc}
 8006cec:	080094ea 	.word	0x080094ea
 8006cf0:	0800956a 	.word	0x0800956a

08006cf4 <__multadd>:
 8006cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf8:	690d      	ldr	r5, [r1, #16]
 8006cfa:	4607      	mov	r7, r0
 8006cfc:	460c      	mov	r4, r1
 8006cfe:	461e      	mov	r6, r3
 8006d00:	f101 0c14 	add.w	ip, r1, #20
 8006d04:	2000      	movs	r0, #0
 8006d06:	f8dc 3000 	ldr.w	r3, [ip]
 8006d0a:	b299      	uxth	r1, r3
 8006d0c:	fb02 6101 	mla	r1, r2, r1, r6
 8006d10:	0c1e      	lsrs	r6, r3, #16
 8006d12:	0c0b      	lsrs	r3, r1, #16
 8006d14:	fb02 3306 	mla	r3, r2, r6, r3
 8006d18:	b289      	uxth	r1, r1
 8006d1a:	3001      	adds	r0, #1
 8006d1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d20:	4285      	cmp	r5, r0
 8006d22:	f84c 1b04 	str.w	r1, [ip], #4
 8006d26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d2a:	dcec      	bgt.n	8006d06 <__multadd+0x12>
 8006d2c:	b30e      	cbz	r6, 8006d72 <__multadd+0x7e>
 8006d2e:	68a3      	ldr	r3, [r4, #8]
 8006d30:	42ab      	cmp	r3, r5
 8006d32:	dc19      	bgt.n	8006d68 <__multadd+0x74>
 8006d34:	6861      	ldr	r1, [r4, #4]
 8006d36:	4638      	mov	r0, r7
 8006d38:	3101      	adds	r1, #1
 8006d3a:	f7ff ff79 	bl	8006c30 <_Balloc>
 8006d3e:	4680      	mov	r8, r0
 8006d40:	b928      	cbnz	r0, 8006d4e <__multadd+0x5a>
 8006d42:	4602      	mov	r2, r0
 8006d44:	4b0c      	ldr	r3, [pc, #48]	@ (8006d78 <__multadd+0x84>)
 8006d46:	480d      	ldr	r0, [pc, #52]	@ (8006d7c <__multadd+0x88>)
 8006d48:	21ba      	movs	r1, #186	@ 0xba
 8006d4a:	f001 fcfd 	bl	8008748 <__assert_func>
 8006d4e:	6922      	ldr	r2, [r4, #16]
 8006d50:	3202      	adds	r2, #2
 8006d52:	f104 010c 	add.w	r1, r4, #12
 8006d56:	0092      	lsls	r2, r2, #2
 8006d58:	300c      	adds	r0, #12
 8006d5a:	f001 fcdf 	bl	800871c <memcpy>
 8006d5e:	4621      	mov	r1, r4
 8006d60:	4638      	mov	r0, r7
 8006d62:	f7ff ffa5 	bl	8006cb0 <_Bfree>
 8006d66:	4644      	mov	r4, r8
 8006d68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d6c:	3501      	adds	r5, #1
 8006d6e:	615e      	str	r6, [r3, #20]
 8006d70:	6125      	str	r5, [r4, #16]
 8006d72:	4620      	mov	r0, r4
 8006d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d78:	08009559 	.word	0x08009559
 8006d7c:	0800956a 	.word	0x0800956a

08006d80 <__s2b>:
 8006d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d84:	460c      	mov	r4, r1
 8006d86:	4615      	mov	r5, r2
 8006d88:	461f      	mov	r7, r3
 8006d8a:	2209      	movs	r2, #9
 8006d8c:	3308      	adds	r3, #8
 8006d8e:	4606      	mov	r6, r0
 8006d90:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d94:	2100      	movs	r1, #0
 8006d96:	2201      	movs	r2, #1
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	db09      	blt.n	8006db0 <__s2b+0x30>
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	f7ff ff47 	bl	8006c30 <_Balloc>
 8006da2:	b940      	cbnz	r0, 8006db6 <__s2b+0x36>
 8006da4:	4602      	mov	r2, r0
 8006da6:	4b19      	ldr	r3, [pc, #100]	@ (8006e0c <__s2b+0x8c>)
 8006da8:	4819      	ldr	r0, [pc, #100]	@ (8006e10 <__s2b+0x90>)
 8006daa:	21d3      	movs	r1, #211	@ 0xd3
 8006dac:	f001 fccc 	bl	8008748 <__assert_func>
 8006db0:	0052      	lsls	r2, r2, #1
 8006db2:	3101      	adds	r1, #1
 8006db4:	e7f0      	b.n	8006d98 <__s2b+0x18>
 8006db6:	9b08      	ldr	r3, [sp, #32]
 8006db8:	6143      	str	r3, [r0, #20]
 8006dba:	2d09      	cmp	r5, #9
 8006dbc:	f04f 0301 	mov.w	r3, #1
 8006dc0:	6103      	str	r3, [r0, #16]
 8006dc2:	dd16      	ble.n	8006df2 <__s2b+0x72>
 8006dc4:	f104 0909 	add.w	r9, r4, #9
 8006dc8:	46c8      	mov	r8, r9
 8006dca:	442c      	add	r4, r5
 8006dcc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006dd0:	4601      	mov	r1, r0
 8006dd2:	3b30      	subs	r3, #48	@ 0x30
 8006dd4:	220a      	movs	r2, #10
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f7ff ff8c 	bl	8006cf4 <__multadd>
 8006ddc:	45a0      	cmp	r8, r4
 8006dde:	d1f5      	bne.n	8006dcc <__s2b+0x4c>
 8006de0:	f1a5 0408 	sub.w	r4, r5, #8
 8006de4:	444c      	add	r4, r9
 8006de6:	1b2d      	subs	r5, r5, r4
 8006de8:	1963      	adds	r3, r4, r5
 8006dea:	42bb      	cmp	r3, r7
 8006dec:	db04      	blt.n	8006df8 <__s2b+0x78>
 8006dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006df2:	340a      	adds	r4, #10
 8006df4:	2509      	movs	r5, #9
 8006df6:	e7f6      	b.n	8006de6 <__s2b+0x66>
 8006df8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006dfc:	4601      	mov	r1, r0
 8006dfe:	3b30      	subs	r3, #48	@ 0x30
 8006e00:	220a      	movs	r2, #10
 8006e02:	4630      	mov	r0, r6
 8006e04:	f7ff ff76 	bl	8006cf4 <__multadd>
 8006e08:	e7ee      	b.n	8006de8 <__s2b+0x68>
 8006e0a:	bf00      	nop
 8006e0c:	08009559 	.word	0x08009559
 8006e10:	0800956a 	.word	0x0800956a

08006e14 <__hi0bits>:
 8006e14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006e18:	4603      	mov	r3, r0
 8006e1a:	bf36      	itet	cc
 8006e1c:	0403      	lslcc	r3, r0, #16
 8006e1e:	2000      	movcs	r0, #0
 8006e20:	2010      	movcc	r0, #16
 8006e22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e26:	bf3c      	itt	cc
 8006e28:	021b      	lslcc	r3, r3, #8
 8006e2a:	3008      	addcc	r0, #8
 8006e2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e30:	bf3c      	itt	cc
 8006e32:	011b      	lslcc	r3, r3, #4
 8006e34:	3004      	addcc	r0, #4
 8006e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e3a:	bf3c      	itt	cc
 8006e3c:	009b      	lslcc	r3, r3, #2
 8006e3e:	3002      	addcc	r0, #2
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	db05      	blt.n	8006e50 <__hi0bits+0x3c>
 8006e44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e48:	f100 0001 	add.w	r0, r0, #1
 8006e4c:	bf08      	it	eq
 8006e4e:	2020      	moveq	r0, #32
 8006e50:	4770      	bx	lr

08006e52 <__lo0bits>:
 8006e52:	6803      	ldr	r3, [r0, #0]
 8006e54:	4602      	mov	r2, r0
 8006e56:	f013 0007 	ands.w	r0, r3, #7
 8006e5a:	d00b      	beq.n	8006e74 <__lo0bits+0x22>
 8006e5c:	07d9      	lsls	r1, r3, #31
 8006e5e:	d421      	bmi.n	8006ea4 <__lo0bits+0x52>
 8006e60:	0798      	lsls	r0, r3, #30
 8006e62:	bf49      	itett	mi
 8006e64:	085b      	lsrmi	r3, r3, #1
 8006e66:	089b      	lsrpl	r3, r3, #2
 8006e68:	2001      	movmi	r0, #1
 8006e6a:	6013      	strmi	r3, [r2, #0]
 8006e6c:	bf5c      	itt	pl
 8006e6e:	6013      	strpl	r3, [r2, #0]
 8006e70:	2002      	movpl	r0, #2
 8006e72:	4770      	bx	lr
 8006e74:	b299      	uxth	r1, r3
 8006e76:	b909      	cbnz	r1, 8006e7c <__lo0bits+0x2a>
 8006e78:	0c1b      	lsrs	r3, r3, #16
 8006e7a:	2010      	movs	r0, #16
 8006e7c:	b2d9      	uxtb	r1, r3
 8006e7e:	b909      	cbnz	r1, 8006e84 <__lo0bits+0x32>
 8006e80:	3008      	adds	r0, #8
 8006e82:	0a1b      	lsrs	r3, r3, #8
 8006e84:	0719      	lsls	r1, r3, #28
 8006e86:	bf04      	itt	eq
 8006e88:	091b      	lsreq	r3, r3, #4
 8006e8a:	3004      	addeq	r0, #4
 8006e8c:	0799      	lsls	r1, r3, #30
 8006e8e:	bf04      	itt	eq
 8006e90:	089b      	lsreq	r3, r3, #2
 8006e92:	3002      	addeq	r0, #2
 8006e94:	07d9      	lsls	r1, r3, #31
 8006e96:	d403      	bmi.n	8006ea0 <__lo0bits+0x4e>
 8006e98:	085b      	lsrs	r3, r3, #1
 8006e9a:	f100 0001 	add.w	r0, r0, #1
 8006e9e:	d003      	beq.n	8006ea8 <__lo0bits+0x56>
 8006ea0:	6013      	str	r3, [r2, #0]
 8006ea2:	4770      	bx	lr
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	4770      	bx	lr
 8006ea8:	2020      	movs	r0, #32
 8006eaa:	4770      	bx	lr

08006eac <__i2b>:
 8006eac:	b510      	push	{r4, lr}
 8006eae:	460c      	mov	r4, r1
 8006eb0:	2101      	movs	r1, #1
 8006eb2:	f7ff febd 	bl	8006c30 <_Balloc>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	b928      	cbnz	r0, 8006ec6 <__i2b+0x1a>
 8006eba:	4b05      	ldr	r3, [pc, #20]	@ (8006ed0 <__i2b+0x24>)
 8006ebc:	4805      	ldr	r0, [pc, #20]	@ (8006ed4 <__i2b+0x28>)
 8006ebe:	f240 1145 	movw	r1, #325	@ 0x145
 8006ec2:	f001 fc41 	bl	8008748 <__assert_func>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	6144      	str	r4, [r0, #20]
 8006eca:	6103      	str	r3, [r0, #16]
 8006ecc:	bd10      	pop	{r4, pc}
 8006ece:	bf00      	nop
 8006ed0:	08009559 	.word	0x08009559
 8006ed4:	0800956a 	.word	0x0800956a

08006ed8 <__multiply>:
 8006ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006edc:	4614      	mov	r4, r2
 8006ede:	690a      	ldr	r2, [r1, #16]
 8006ee0:	6923      	ldr	r3, [r4, #16]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	bfa8      	it	ge
 8006ee6:	4623      	movge	r3, r4
 8006ee8:	460f      	mov	r7, r1
 8006eea:	bfa4      	itt	ge
 8006eec:	460c      	movge	r4, r1
 8006eee:	461f      	movge	r7, r3
 8006ef0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006ef4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006ef8:	68a3      	ldr	r3, [r4, #8]
 8006efa:	6861      	ldr	r1, [r4, #4]
 8006efc:	eb0a 0609 	add.w	r6, sl, r9
 8006f00:	42b3      	cmp	r3, r6
 8006f02:	b085      	sub	sp, #20
 8006f04:	bfb8      	it	lt
 8006f06:	3101      	addlt	r1, #1
 8006f08:	f7ff fe92 	bl	8006c30 <_Balloc>
 8006f0c:	b930      	cbnz	r0, 8006f1c <__multiply+0x44>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	4b44      	ldr	r3, [pc, #272]	@ (8007024 <__multiply+0x14c>)
 8006f12:	4845      	ldr	r0, [pc, #276]	@ (8007028 <__multiply+0x150>)
 8006f14:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006f18:	f001 fc16 	bl	8008748 <__assert_func>
 8006f1c:	f100 0514 	add.w	r5, r0, #20
 8006f20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f24:	462b      	mov	r3, r5
 8006f26:	2200      	movs	r2, #0
 8006f28:	4543      	cmp	r3, r8
 8006f2a:	d321      	bcc.n	8006f70 <__multiply+0x98>
 8006f2c:	f107 0114 	add.w	r1, r7, #20
 8006f30:	f104 0214 	add.w	r2, r4, #20
 8006f34:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006f38:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006f3c:	9302      	str	r3, [sp, #8]
 8006f3e:	1b13      	subs	r3, r2, r4
 8006f40:	3b15      	subs	r3, #21
 8006f42:	f023 0303 	bic.w	r3, r3, #3
 8006f46:	3304      	adds	r3, #4
 8006f48:	f104 0715 	add.w	r7, r4, #21
 8006f4c:	42ba      	cmp	r2, r7
 8006f4e:	bf38      	it	cc
 8006f50:	2304      	movcc	r3, #4
 8006f52:	9301      	str	r3, [sp, #4]
 8006f54:	9b02      	ldr	r3, [sp, #8]
 8006f56:	9103      	str	r1, [sp, #12]
 8006f58:	428b      	cmp	r3, r1
 8006f5a:	d80c      	bhi.n	8006f76 <__multiply+0x9e>
 8006f5c:	2e00      	cmp	r6, #0
 8006f5e:	dd03      	ble.n	8006f68 <__multiply+0x90>
 8006f60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d05b      	beq.n	8007020 <__multiply+0x148>
 8006f68:	6106      	str	r6, [r0, #16]
 8006f6a:	b005      	add	sp, #20
 8006f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f70:	f843 2b04 	str.w	r2, [r3], #4
 8006f74:	e7d8      	b.n	8006f28 <__multiply+0x50>
 8006f76:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f7a:	f1ba 0f00 	cmp.w	sl, #0
 8006f7e:	d024      	beq.n	8006fca <__multiply+0xf2>
 8006f80:	f104 0e14 	add.w	lr, r4, #20
 8006f84:	46a9      	mov	r9, r5
 8006f86:	f04f 0c00 	mov.w	ip, #0
 8006f8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006f8e:	f8d9 3000 	ldr.w	r3, [r9]
 8006f92:	fa1f fb87 	uxth.w	fp, r7
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f9c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006fa0:	f8d9 7000 	ldr.w	r7, [r9]
 8006fa4:	4463      	add	r3, ip
 8006fa6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006faa:	fb0a c70b 	mla	r7, sl, fp, ip
 8006fae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006fb8:	4572      	cmp	r2, lr
 8006fba:	f849 3b04 	str.w	r3, [r9], #4
 8006fbe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006fc2:	d8e2      	bhi.n	8006f8a <__multiply+0xb2>
 8006fc4:	9b01      	ldr	r3, [sp, #4]
 8006fc6:	f845 c003 	str.w	ip, [r5, r3]
 8006fca:	9b03      	ldr	r3, [sp, #12]
 8006fcc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006fd0:	3104      	adds	r1, #4
 8006fd2:	f1b9 0f00 	cmp.w	r9, #0
 8006fd6:	d021      	beq.n	800701c <__multiply+0x144>
 8006fd8:	682b      	ldr	r3, [r5, #0]
 8006fda:	f104 0c14 	add.w	ip, r4, #20
 8006fde:	46ae      	mov	lr, r5
 8006fe0:	f04f 0a00 	mov.w	sl, #0
 8006fe4:	f8bc b000 	ldrh.w	fp, [ip]
 8006fe8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006fec:	fb09 770b 	mla	r7, r9, fp, r7
 8006ff0:	4457      	add	r7, sl
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ff8:	f84e 3b04 	str.w	r3, [lr], #4
 8006ffc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007000:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007004:	f8be 3000 	ldrh.w	r3, [lr]
 8007008:	fb09 330a 	mla	r3, r9, sl, r3
 800700c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007010:	4562      	cmp	r2, ip
 8007012:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007016:	d8e5      	bhi.n	8006fe4 <__multiply+0x10c>
 8007018:	9f01      	ldr	r7, [sp, #4]
 800701a:	51eb      	str	r3, [r5, r7]
 800701c:	3504      	adds	r5, #4
 800701e:	e799      	b.n	8006f54 <__multiply+0x7c>
 8007020:	3e01      	subs	r6, #1
 8007022:	e79b      	b.n	8006f5c <__multiply+0x84>
 8007024:	08009559 	.word	0x08009559
 8007028:	0800956a 	.word	0x0800956a

0800702c <__pow5mult>:
 800702c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007030:	4615      	mov	r5, r2
 8007032:	f012 0203 	ands.w	r2, r2, #3
 8007036:	4607      	mov	r7, r0
 8007038:	460e      	mov	r6, r1
 800703a:	d007      	beq.n	800704c <__pow5mult+0x20>
 800703c:	4c25      	ldr	r4, [pc, #148]	@ (80070d4 <__pow5mult+0xa8>)
 800703e:	3a01      	subs	r2, #1
 8007040:	2300      	movs	r3, #0
 8007042:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007046:	f7ff fe55 	bl	8006cf4 <__multadd>
 800704a:	4606      	mov	r6, r0
 800704c:	10ad      	asrs	r5, r5, #2
 800704e:	d03d      	beq.n	80070cc <__pow5mult+0xa0>
 8007050:	69fc      	ldr	r4, [r7, #28]
 8007052:	b97c      	cbnz	r4, 8007074 <__pow5mult+0x48>
 8007054:	2010      	movs	r0, #16
 8007056:	f7ff fd35 	bl	8006ac4 <malloc>
 800705a:	4602      	mov	r2, r0
 800705c:	61f8      	str	r0, [r7, #28]
 800705e:	b928      	cbnz	r0, 800706c <__pow5mult+0x40>
 8007060:	4b1d      	ldr	r3, [pc, #116]	@ (80070d8 <__pow5mult+0xac>)
 8007062:	481e      	ldr	r0, [pc, #120]	@ (80070dc <__pow5mult+0xb0>)
 8007064:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007068:	f001 fb6e 	bl	8008748 <__assert_func>
 800706c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007070:	6004      	str	r4, [r0, #0]
 8007072:	60c4      	str	r4, [r0, #12]
 8007074:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007078:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800707c:	b94c      	cbnz	r4, 8007092 <__pow5mult+0x66>
 800707e:	f240 2171 	movw	r1, #625	@ 0x271
 8007082:	4638      	mov	r0, r7
 8007084:	f7ff ff12 	bl	8006eac <__i2b>
 8007088:	2300      	movs	r3, #0
 800708a:	f8c8 0008 	str.w	r0, [r8, #8]
 800708e:	4604      	mov	r4, r0
 8007090:	6003      	str	r3, [r0, #0]
 8007092:	f04f 0900 	mov.w	r9, #0
 8007096:	07eb      	lsls	r3, r5, #31
 8007098:	d50a      	bpl.n	80070b0 <__pow5mult+0x84>
 800709a:	4631      	mov	r1, r6
 800709c:	4622      	mov	r2, r4
 800709e:	4638      	mov	r0, r7
 80070a0:	f7ff ff1a 	bl	8006ed8 <__multiply>
 80070a4:	4631      	mov	r1, r6
 80070a6:	4680      	mov	r8, r0
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff fe01 	bl	8006cb0 <_Bfree>
 80070ae:	4646      	mov	r6, r8
 80070b0:	106d      	asrs	r5, r5, #1
 80070b2:	d00b      	beq.n	80070cc <__pow5mult+0xa0>
 80070b4:	6820      	ldr	r0, [r4, #0]
 80070b6:	b938      	cbnz	r0, 80070c8 <__pow5mult+0x9c>
 80070b8:	4622      	mov	r2, r4
 80070ba:	4621      	mov	r1, r4
 80070bc:	4638      	mov	r0, r7
 80070be:	f7ff ff0b 	bl	8006ed8 <__multiply>
 80070c2:	6020      	str	r0, [r4, #0]
 80070c4:	f8c0 9000 	str.w	r9, [r0]
 80070c8:	4604      	mov	r4, r0
 80070ca:	e7e4      	b.n	8007096 <__pow5mult+0x6a>
 80070cc:	4630      	mov	r0, r6
 80070ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070d2:	bf00      	nop
 80070d4:	080095c4 	.word	0x080095c4
 80070d8:	080094ea 	.word	0x080094ea
 80070dc:	0800956a 	.word	0x0800956a

080070e0 <__lshift>:
 80070e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e4:	460c      	mov	r4, r1
 80070e6:	6849      	ldr	r1, [r1, #4]
 80070e8:	6923      	ldr	r3, [r4, #16]
 80070ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070ee:	68a3      	ldr	r3, [r4, #8]
 80070f0:	4607      	mov	r7, r0
 80070f2:	4691      	mov	r9, r2
 80070f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070f8:	f108 0601 	add.w	r6, r8, #1
 80070fc:	42b3      	cmp	r3, r6
 80070fe:	db0b      	blt.n	8007118 <__lshift+0x38>
 8007100:	4638      	mov	r0, r7
 8007102:	f7ff fd95 	bl	8006c30 <_Balloc>
 8007106:	4605      	mov	r5, r0
 8007108:	b948      	cbnz	r0, 800711e <__lshift+0x3e>
 800710a:	4602      	mov	r2, r0
 800710c:	4b28      	ldr	r3, [pc, #160]	@ (80071b0 <__lshift+0xd0>)
 800710e:	4829      	ldr	r0, [pc, #164]	@ (80071b4 <__lshift+0xd4>)
 8007110:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007114:	f001 fb18 	bl	8008748 <__assert_func>
 8007118:	3101      	adds	r1, #1
 800711a:	005b      	lsls	r3, r3, #1
 800711c:	e7ee      	b.n	80070fc <__lshift+0x1c>
 800711e:	2300      	movs	r3, #0
 8007120:	f100 0114 	add.w	r1, r0, #20
 8007124:	f100 0210 	add.w	r2, r0, #16
 8007128:	4618      	mov	r0, r3
 800712a:	4553      	cmp	r3, sl
 800712c:	db33      	blt.n	8007196 <__lshift+0xb6>
 800712e:	6920      	ldr	r0, [r4, #16]
 8007130:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007134:	f104 0314 	add.w	r3, r4, #20
 8007138:	f019 091f 	ands.w	r9, r9, #31
 800713c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007140:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007144:	d02b      	beq.n	800719e <__lshift+0xbe>
 8007146:	f1c9 0e20 	rsb	lr, r9, #32
 800714a:	468a      	mov	sl, r1
 800714c:	2200      	movs	r2, #0
 800714e:	6818      	ldr	r0, [r3, #0]
 8007150:	fa00 f009 	lsl.w	r0, r0, r9
 8007154:	4310      	orrs	r0, r2
 8007156:	f84a 0b04 	str.w	r0, [sl], #4
 800715a:	f853 2b04 	ldr.w	r2, [r3], #4
 800715e:	459c      	cmp	ip, r3
 8007160:	fa22 f20e 	lsr.w	r2, r2, lr
 8007164:	d8f3      	bhi.n	800714e <__lshift+0x6e>
 8007166:	ebac 0304 	sub.w	r3, ip, r4
 800716a:	3b15      	subs	r3, #21
 800716c:	f023 0303 	bic.w	r3, r3, #3
 8007170:	3304      	adds	r3, #4
 8007172:	f104 0015 	add.w	r0, r4, #21
 8007176:	4584      	cmp	ip, r0
 8007178:	bf38      	it	cc
 800717a:	2304      	movcc	r3, #4
 800717c:	50ca      	str	r2, [r1, r3]
 800717e:	b10a      	cbz	r2, 8007184 <__lshift+0xa4>
 8007180:	f108 0602 	add.w	r6, r8, #2
 8007184:	3e01      	subs	r6, #1
 8007186:	4638      	mov	r0, r7
 8007188:	612e      	str	r6, [r5, #16]
 800718a:	4621      	mov	r1, r4
 800718c:	f7ff fd90 	bl	8006cb0 <_Bfree>
 8007190:	4628      	mov	r0, r5
 8007192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007196:	f842 0f04 	str.w	r0, [r2, #4]!
 800719a:	3301      	adds	r3, #1
 800719c:	e7c5      	b.n	800712a <__lshift+0x4a>
 800719e:	3904      	subs	r1, #4
 80071a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80071a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80071a8:	459c      	cmp	ip, r3
 80071aa:	d8f9      	bhi.n	80071a0 <__lshift+0xc0>
 80071ac:	e7ea      	b.n	8007184 <__lshift+0xa4>
 80071ae:	bf00      	nop
 80071b0:	08009559 	.word	0x08009559
 80071b4:	0800956a 	.word	0x0800956a

080071b8 <__mcmp>:
 80071b8:	690a      	ldr	r2, [r1, #16]
 80071ba:	4603      	mov	r3, r0
 80071bc:	6900      	ldr	r0, [r0, #16]
 80071be:	1a80      	subs	r0, r0, r2
 80071c0:	b530      	push	{r4, r5, lr}
 80071c2:	d10e      	bne.n	80071e2 <__mcmp+0x2a>
 80071c4:	3314      	adds	r3, #20
 80071c6:	3114      	adds	r1, #20
 80071c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071d8:	4295      	cmp	r5, r2
 80071da:	d003      	beq.n	80071e4 <__mcmp+0x2c>
 80071dc:	d205      	bcs.n	80071ea <__mcmp+0x32>
 80071de:	f04f 30ff 	mov.w	r0, #4294967295
 80071e2:	bd30      	pop	{r4, r5, pc}
 80071e4:	42a3      	cmp	r3, r4
 80071e6:	d3f3      	bcc.n	80071d0 <__mcmp+0x18>
 80071e8:	e7fb      	b.n	80071e2 <__mcmp+0x2a>
 80071ea:	2001      	movs	r0, #1
 80071ec:	e7f9      	b.n	80071e2 <__mcmp+0x2a>
	...

080071f0 <__mdiff>:
 80071f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f4:	4689      	mov	r9, r1
 80071f6:	4606      	mov	r6, r0
 80071f8:	4611      	mov	r1, r2
 80071fa:	4648      	mov	r0, r9
 80071fc:	4614      	mov	r4, r2
 80071fe:	f7ff ffdb 	bl	80071b8 <__mcmp>
 8007202:	1e05      	subs	r5, r0, #0
 8007204:	d112      	bne.n	800722c <__mdiff+0x3c>
 8007206:	4629      	mov	r1, r5
 8007208:	4630      	mov	r0, r6
 800720a:	f7ff fd11 	bl	8006c30 <_Balloc>
 800720e:	4602      	mov	r2, r0
 8007210:	b928      	cbnz	r0, 800721e <__mdiff+0x2e>
 8007212:	4b3f      	ldr	r3, [pc, #252]	@ (8007310 <__mdiff+0x120>)
 8007214:	f240 2137 	movw	r1, #567	@ 0x237
 8007218:	483e      	ldr	r0, [pc, #248]	@ (8007314 <__mdiff+0x124>)
 800721a:	f001 fa95 	bl	8008748 <__assert_func>
 800721e:	2301      	movs	r3, #1
 8007220:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007224:	4610      	mov	r0, r2
 8007226:	b003      	add	sp, #12
 8007228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722c:	bfbc      	itt	lt
 800722e:	464b      	movlt	r3, r9
 8007230:	46a1      	movlt	r9, r4
 8007232:	4630      	mov	r0, r6
 8007234:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007238:	bfba      	itte	lt
 800723a:	461c      	movlt	r4, r3
 800723c:	2501      	movlt	r5, #1
 800723e:	2500      	movge	r5, #0
 8007240:	f7ff fcf6 	bl	8006c30 <_Balloc>
 8007244:	4602      	mov	r2, r0
 8007246:	b918      	cbnz	r0, 8007250 <__mdiff+0x60>
 8007248:	4b31      	ldr	r3, [pc, #196]	@ (8007310 <__mdiff+0x120>)
 800724a:	f240 2145 	movw	r1, #581	@ 0x245
 800724e:	e7e3      	b.n	8007218 <__mdiff+0x28>
 8007250:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007254:	6926      	ldr	r6, [r4, #16]
 8007256:	60c5      	str	r5, [r0, #12]
 8007258:	f109 0310 	add.w	r3, r9, #16
 800725c:	f109 0514 	add.w	r5, r9, #20
 8007260:	f104 0e14 	add.w	lr, r4, #20
 8007264:	f100 0b14 	add.w	fp, r0, #20
 8007268:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800726c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007270:	9301      	str	r3, [sp, #4]
 8007272:	46d9      	mov	r9, fp
 8007274:	f04f 0c00 	mov.w	ip, #0
 8007278:	9b01      	ldr	r3, [sp, #4]
 800727a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800727e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007282:	9301      	str	r3, [sp, #4]
 8007284:	fa1f f38a 	uxth.w	r3, sl
 8007288:	4619      	mov	r1, r3
 800728a:	b283      	uxth	r3, r0
 800728c:	1acb      	subs	r3, r1, r3
 800728e:	0c00      	lsrs	r0, r0, #16
 8007290:	4463      	add	r3, ip
 8007292:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007296:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800729a:	b29b      	uxth	r3, r3
 800729c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80072a0:	4576      	cmp	r6, lr
 80072a2:	f849 3b04 	str.w	r3, [r9], #4
 80072a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072aa:	d8e5      	bhi.n	8007278 <__mdiff+0x88>
 80072ac:	1b33      	subs	r3, r6, r4
 80072ae:	3b15      	subs	r3, #21
 80072b0:	f023 0303 	bic.w	r3, r3, #3
 80072b4:	3415      	adds	r4, #21
 80072b6:	3304      	adds	r3, #4
 80072b8:	42a6      	cmp	r6, r4
 80072ba:	bf38      	it	cc
 80072bc:	2304      	movcc	r3, #4
 80072be:	441d      	add	r5, r3
 80072c0:	445b      	add	r3, fp
 80072c2:	461e      	mov	r6, r3
 80072c4:	462c      	mov	r4, r5
 80072c6:	4544      	cmp	r4, r8
 80072c8:	d30e      	bcc.n	80072e8 <__mdiff+0xf8>
 80072ca:	f108 0103 	add.w	r1, r8, #3
 80072ce:	1b49      	subs	r1, r1, r5
 80072d0:	f021 0103 	bic.w	r1, r1, #3
 80072d4:	3d03      	subs	r5, #3
 80072d6:	45a8      	cmp	r8, r5
 80072d8:	bf38      	it	cc
 80072da:	2100      	movcc	r1, #0
 80072dc:	440b      	add	r3, r1
 80072de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072e2:	b191      	cbz	r1, 800730a <__mdiff+0x11a>
 80072e4:	6117      	str	r7, [r2, #16]
 80072e6:	e79d      	b.n	8007224 <__mdiff+0x34>
 80072e8:	f854 1b04 	ldr.w	r1, [r4], #4
 80072ec:	46e6      	mov	lr, ip
 80072ee:	0c08      	lsrs	r0, r1, #16
 80072f0:	fa1c fc81 	uxtah	ip, ip, r1
 80072f4:	4471      	add	r1, lr
 80072f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80072fa:	b289      	uxth	r1, r1
 80072fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007300:	f846 1b04 	str.w	r1, [r6], #4
 8007304:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007308:	e7dd      	b.n	80072c6 <__mdiff+0xd6>
 800730a:	3f01      	subs	r7, #1
 800730c:	e7e7      	b.n	80072de <__mdiff+0xee>
 800730e:	bf00      	nop
 8007310:	08009559 	.word	0x08009559
 8007314:	0800956a 	.word	0x0800956a

08007318 <__ulp>:
 8007318:	b082      	sub	sp, #8
 800731a:	ed8d 0b00 	vstr	d0, [sp]
 800731e:	9a01      	ldr	r2, [sp, #4]
 8007320:	4b0f      	ldr	r3, [pc, #60]	@ (8007360 <__ulp+0x48>)
 8007322:	4013      	ands	r3, r2
 8007324:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007328:	2b00      	cmp	r3, #0
 800732a:	dc08      	bgt.n	800733e <__ulp+0x26>
 800732c:	425b      	negs	r3, r3
 800732e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007332:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007336:	da04      	bge.n	8007342 <__ulp+0x2a>
 8007338:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800733c:	4113      	asrs	r3, r2
 800733e:	2200      	movs	r2, #0
 8007340:	e008      	b.n	8007354 <__ulp+0x3c>
 8007342:	f1a2 0314 	sub.w	r3, r2, #20
 8007346:	2b1e      	cmp	r3, #30
 8007348:	bfda      	itte	le
 800734a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800734e:	40da      	lsrle	r2, r3
 8007350:	2201      	movgt	r2, #1
 8007352:	2300      	movs	r3, #0
 8007354:	4619      	mov	r1, r3
 8007356:	4610      	mov	r0, r2
 8007358:	ec41 0b10 	vmov	d0, r0, r1
 800735c:	b002      	add	sp, #8
 800735e:	4770      	bx	lr
 8007360:	7ff00000 	.word	0x7ff00000

08007364 <__b2d>:
 8007364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007368:	6906      	ldr	r6, [r0, #16]
 800736a:	f100 0814 	add.w	r8, r0, #20
 800736e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007372:	1f37      	subs	r7, r6, #4
 8007374:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007378:	4610      	mov	r0, r2
 800737a:	f7ff fd4b 	bl	8006e14 <__hi0bits>
 800737e:	f1c0 0320 	rsb	r3, r0, #32
 8007382:	280a      	cmp	r0, #10
 8007384:	600b      	str	r3, [r1, #0]
 8007386:	491b      	ldr	r1, [pc, #108]	@ (80073f4 <__b2d+0x90>)
 8007388:	dc15      	bgt.n	80073b6 <__b2d+0x52>
 800738a:	f1c0 0c0b 	rsb	ip, r0, #11
 800738e:	fa22 f30c 	lsr.w	r3, r2, ip
 8007392:	45b8      	cmp	r8, r7
 8007394:	ea43 0501 	orr.w	r5, r3, r1
 8007398:	bf34      	ite	cc
 800739a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800739e:	2300      	movcs	r3, #0
 80073a0:	3015      	adds	r0, #21
 80073a2:	fa02 f000 	lsl.w	r0, r2, r0
 80073a6:	fa23 f30c 	lsr.w	r3, r3, ip
 80073aa:	4303      	orrs	r3, r0
 80073ac:	461c      	mov	r4, r3
 80073ae:	ec45 4b10 	vmov	d0, r4, r5
 80073b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b6:	45b8      	cmp	r8, r7
 80073b8:	bf3a      	itte	cc
 80073ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80073be:	f1a6 0708 	subcc.w	r7, r6, #8
 80073c2:	2300      	movcs	r3, #0
 80073c4:	380b      	subs	r0, #11
 80073c6:	d012      	beq.n	80073ee <__b2d+0x8a>
 80073c8:	f1c0 0120 	rsb	r1, r0, #32
 80073cc:	fa23 f401 	lsr.w	r4, r3, r1
 80073d0:	4082      	lsls	r2, r0
 80073d2:	4322      	orrs	r2, r4
 80073d4:	4547      	cmp	r7, r8
 80073d6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80073da:	bf8c      	ite	hi
 80073dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80073e0:	2200      	movls	r2, #0
 80073e2:	4083      	lsls	r3, r0
 80073e4:	40ca      	lsrs	r2, r1
 80073e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80073ea:	4313      	orrs	r3, r2
 80073ec:	e7de      	b.n	80073ac <__b2d+0x48>
 80073ee:	ea42 0501 	orr.w	r5, r2, r1
 80073f2:	e7db      	b.n	80073ac <__b2d+0x48>
 80073f4:	3ff00000 	.word	0x3ff00000

080073f8 <__d2b>:
 80073f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073fc:	460f      	mov	r7, r1
 80073fe:	2101      	movs	r1, #1
 8007400:	ec59 8b10 	vmov	r8, r9, d0
 8007404:	4616      	mov	r6, r2
 8007406:	f7ff fc13 	bl	8006c30 <_Balloc>
 800740a:	4604      	mov	r4, r0
 800740c:	b930      	cbnz	r0, 800741c <__d2b+0x24>
 800740e:	4602      	mov	r2, r0
 8007410:	4b23      	ldr	r3, [pc, #140]	@ (80074a0 <__d2b+0xa8>)
 8007412:	4824      	ldr	r0, [pc, #144]	@ (80074a4 <__d2b+0xac>)
 8007414:	f240 310f 	movw	r1, #783	@ 0x30f
 8007418:	f001 f996 	bl	8008748 <__assert_func>
 800741c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007420:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007424:	b10d      	cbz	r5, 800742a <__d2b+0x32>
 8007426:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	f1b8 0300 	subs.w	r3, r8, #0
 8007430:	d023      	beq.n	800747a <__d2b+0x82>
 8007432:	4668      	mov	r0, sp
 8007434:	9300      	str	r3, [sp, #0]
 8007436:	f7ff fd0c 	bl	8006e52 <__lo0bits>
 800743a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800743e:	b1d0      	cbz	r0, 8007476 <__d2b+0x7e>
 8007440:	f1c0 0320 	rsb	r3, r0, #32
 8007444:	fa02 f303 	lsl.w	r3, r2, r3
 8007448:	430b      	orrs	r3, r1
 800744a:	40c2      	lsrs	r2, r0
 800744c:	6163      	str	r3, [r4, #20]
 800744e:	9201      	str	r2, [sp, #4]
 8007450:	9b01      	ldr	r3, [sp, #4]
 8007452:	61a3      	str	r3, [r4, #24]
 8007454:	2b00      	cmp	r3, #0
 8007456:	bf0c      	ite	eq
 8007458:	2201      	moveq	r2, #1
 800745a:	2202      	movne	r2, #2
 800745c:	6122      	str	r2, [r4, #16]
 800745e:	b1a5      	cbz	r5, 800748a <__d2b+0x92>
 8007460:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007464:	4405      	add	r5, r0
 8007466:	603d      	str	r5, [r7, #0]
 8007468:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800746c:	6030      	str	r0, [r6, #0]
 800746e:	4620      	mov	r0, r4
 8007470:	b003      	add	sp, #12
 8007472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007476:	6161      	str	r1, [r4, #20]
 8007478:	e7ea      	b.n	8007450 <__d2b+0x58>
 800747a:	a801      	add	r0, sp, #4
 800747c:	f7ff fce9 	bl	8006e52 <__lo0bits>
 8007480:	9b01      	ldr	r3, [sp, #4]
 8007482:	6163      	str	r3, [r4, #20]
 8007484:	3020      	adds	r0, #32
 8007486:	2201      	movs	r2, #1
 8007488:	e7e8      	b.n	800745c <__d2b+0x64>
 800748a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800748e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007492:	6038      	str	r0, [r7, #0]
 8007494:	6918      	ldr	r0, [r3, #16]
 8007496:	f7ff fcbd 	bl	8006e14 <__hi0bits>
 800749a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800749e:	e7e5      	b.n	800746c <__d2b+0x74>
 80074a0:	08009559 	.word	0x08009559
 80074a4:	0800956a 	.word	0x0800956a

080074a8 <__ratio>:
 80074a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ac:	b085      	sub	sp, #20
 80074ae:	e9cd 1000 	strd	r1, r0, [sp]
 80074b2:	a902      	add	r1, sp, #8
 80074b4:	f7ff ff56 	bl	8007364 <__b2d>
 80074b8:	9800      	ldr	r0, [sp, #0]
 80074ba:	a903      	add	r1, sp, #12
 80074bc:	ec55 4b10 	vmov	r4, r5, d0
 80074c0:	f7ff ff50 	bl	8007364 <__b2d>
 80074c4:	9b01      	ldr	r3, [sp, #4]
 80074c6:	6919      	ldr	r1, [r3, #16]
 80074c8:	9b00      	ldr	r3, [sp, #0]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	1ac9      	subs	r1, r1, r3
 80074ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	ec5b ab10 	vmov	sl, fp, d0
 80074d8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80074dc:	2b00      	cmp	r3, #0
 80074de:	bfce      	itee	gt
 80074e0:	462a      	movgt	r2, r5
 80074e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80074e6:	465a      	movle	r2, fp
 80074e8:	462f      	mov	r7, r5
 80074ea:	46d9      	mov	r9, fp
 80074ec:	bfcc      	ite	gt
 80074ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80074f2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80074f6:	464b      	mov	r3, r9
 80074f8:	4652      	mov	r2, sl
 80074fa:	4620      	mov	r0, r4
 80074fc:	4639      	mov	r1, r7
 80074fe:	f7f9 f9a5 	bl	800084c <__aeabi_ddiv>
 8007502:	ec41 0b10 	vmov	d0, r0, r1
 8007506:	b005      	add	sp, #20
 8007508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800750c <__copybits>:
 800750c:	3901      	subs	r1, #1
 800750e:	b570      	push	{r4, r5, r6, lr}
 8007510:	1149      	asrs	r1, r1, #5
 8007512:	6914      	ldr	r4, [r2, #16]
 8007514:	3101      	adds	r1, #1
 8007516:	f102 0314 	add.w	r3, r2, #20
 800751a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800751e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007522:	1f05      	subs	r5, r0, #4
 8007524:	42a3      	cmp	r3, r4
 8007526:	d30c      	bcc.n	8007542 <__copybits+0x36>
 8007528:	1aa3      	subs	r3, r4, r2
 800752a:	3b11      	subs	r3, #17
 800752c:	f023 0303 	bic.w	r3, r3, #3
 8007530:	3211      	adds	r2, #17
 8007532:	42a2      	cmp	r2, r4
 8007534:	bf88      	it	hi
 8007536:	2300      	movhi	r3, #0
 8007538:	4418      	add	r0, r3
 800753a:	2300      	movs	r3, #0
 800753c:	4288      	cmp	r0, r1
 800753e:	d305      	bcc.n	800754c <__copybits+0x40>
 8007540:	bd70      	pop	{r4, r5, r6, pc}
 8007542:	f853 6b04 	ldr.w	r6, [r3], #4
 8007546:	f845 6f04 	str.w	r6, [r5, #4]!
 800754a:	e7eb      	b.n	8007524 <__copybits+0x18>
 800754c:	f840 3b04 	str.w	r3, [r0], #4
 8007550:	e7f4      	b.n	800753c <__copybits+0x30>

08007552 <__any_on>:
 8007552:	f100 0214 	add.w	r2, r0, #20
 8007556:	6900      	ldr	r0, [r0, #16]
 8007558:	114b      	asrs	r3, r1, #5
 800755a:	4298      	cmp	r0, r3
 800755c:	b510      	push	{r4, lr}
 800755e:	db11      	blt.n	8007584 <__any_on+0x32>
 8007560:	dd0a      	ble.n	8007578 <__any_on+0x26>
 8007562:	f011 011f 	ands.w	r1, r1, #31
 8007566:	d007      	beq.n	8007578 <__any_on+0x26>
 8007568:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800756c:	fa24 f001 	lsr.w	r0, r4, r1
 8007570:	fa00 f101 	lsl.w	r1, r0, r1
 8007574:	428c      	cmp	r4, r1
 8007576:	d10b      	bne.n	8007590 <__any_on+0x3e>
 8007578:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800757c:	4293      	cmp	r3, r2
 800757e:	d803      	bhi.n	8007588 <__any_on+0x36>
 8007580:	2000      	movs	r0, #0
 8007582:	bd10      	pop	{r4, pc}
 8007584:	4603      	mov	r3, r0
 8007586:	e7f7      	b.n	8007578 <__any_on+0x26>
 8007588:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800758c:	2900      	cmp	r1, #0
 800758e:	d0f5      	beq.n	800757c <__any_on+0x2a>
 8007590:	2001      	movs	r0, #1
 8007592:	e7f6      	b.n	8007582 <__any_on+0x30>

08007594 <sulp>:
 8007594:	b570      	push	{r4, r5, r6, lr}
 8007596:	4604      	mov	r4, r0
 8007598:	460d      	mov	r5, r1
 800759a:	ec45 4b10 	vmov	d0, r4, r5
 800759e:	4616      	mov	r6, r2
 80075a0:	f7ff feba 	bl	8007318 <__ulp>
 80075a4:	ec51 0b10 	vmov	r0, r1, d0
 80075a8:	b17e      	cbz	r6, 80075ca <sulp+0x36>
 80075aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80075ae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	dd09      	ble.n	80075ca <sulp+0x36>
 80075b6:	051b      	lsls	r3, r3, #20
 80075b8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80075bc:	2400      	movs	r4, #0
 80075be:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80075c2:	4622      	mov	r2, r4
 80075c4:	462b      	mov	r3, r5
 80075c6:	f7f9 f817 	bl	80005f8 <__aeabi_dmul>
 80075ca:	ec41 0b10 	vmov	d0, r0, r1
 80075ce:	bd70      	pop	{r4, r5, r6, pc}

080075d0 <_strtod_l>:
 80075d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d4:	b09f      	sub	sp, #124	@ 0x7c
 80075d6:	460c      	mov	r4, r1
 80075d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80075da:	2200      	movs	r2, #0
 80075dc:	921a      	str	r2, [sp, #104]	@ 0x68
 80075de:	9005      	str	r0, [sp, #20]
 80075e0:	f04f 0a00 	mov.w	sl, #0
 80075e4:	f04f 0b00 	mov.w	fp, #0
 80075e8:	460a      	mov	r2, r1
 80075ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80075ec:	7811      	ldrb	r1, [r2, #0]
 80075ee:	292b      	cmp	r1, #43	@ 0x2b
 80075f0:	d04a      	beq.n	8007688 <_strtod_l+0xb8>
 80075f2:	d838      	bhi.n	8007666 <_strtod_l+0x96>
 80075f4:	290d      	cmp	r1, #13
 80075f6:	d832      	bhi.n	800765e <_strtod_l+0x8e>
 80075f8:	2908      	cmp	r1, #8
 80075fa:	d832      	bhi.n	8007662 <_strtod_l+0x92>
 80075fc:	2900      	cmp	r1, #0
 80075fe:	d03b      	beq.n	8007678 <_strtod_l+0xa8>
 8007600:	2200      	movs	r2, #0
 8007602:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007604:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007606:	782a      	ldrb	r2, [r5, #0]
 8007608:	2a30      	cmp	r2, #48	@ 0x30
 800760a:	f040 80b3 	bne.w	8007774 <_strtod_l+0x1a4>
 800760e:	786a      	ldrb	r2, [r5, #1]
 8007610:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007614:	2a58      	cmp	r2, #88	@ 0x58
 8007616:	d16e      	bne.n	80076f6 <_strtod_l+0x126>
 8007618:	9302      	str	r3, [sp, #8]
 800761a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800761c:	9301      	str	r3, [sp, #4]
 800761e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007620:	9300      	str	r3, [sp, #0]
 8007622:	4a8e      	ldr	r2, [pc, #568]	@ (800785c <_strtod_l+0x28c>)
 8007624:	9805      	ldr	r0, [sp, #20]
 8007626:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007628:	a919      	add	r1, sp, #100	@ 0x64
 800762a:	f001 f927 	bl	800887c <__gethex>
 800762e:	f010 060f 	ands.w	r6, r0, #15
 8007632:	4604      	mov	r4, r0
 8007634:	d005      	beq.n	8007642 <_strtod_l+0x72>
 8007636:	2e06      	cmp	r6, #6
 8007638:	d128      	bne.n	800768c <_strtod_l+0xbc>
 800763a:	3501      	adds	r5, #1
 800763c:	2300      	movs	r3, #0
 800763e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007640:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007642:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007644:	2b00      	cmp	r3, #0
 8007646:	f040 858e 	bne.w	8008166 <_strtod_l+0xb96>
 800764a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800764c:	b1cb      	cbz	r3, 8007682 <_strtod_l+0xb2>
 800764e:	4652      	mov	r2, sl
 8007650:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007654:	ec43 2b10 	vmov	d0, r2, r3
 8007658:	b01f      	add	sp, #124	@ 0x7c
 800765a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765e:	2920      	cmp	r1, #32
 8007660:	d1ce      	bne.n	8007600 <_strtod_l+0x30>
 8007662:	3201      	adds	r2, #1
 8007664:	e7c1      	b.n	80075ea <_strtod_l+0x1a>
 8007666:	292d      	cmp	r1, #45	@ 0x2d
 8007668:	d1ca      	bne.n	8007600 <_strtod_l+0x30>
 800766a:	2101      	movs	r1, #1
 800766c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800766e:	1c51      	adds	r1, r2, #1
 8007670:	9119      	str	r1, [sp, #100]	@ 0x64
 8007672:	7852      	ldrb	r2, [r2, #1]
 8007674:	2a00      	cmp	r2, #0
 8007676:	d1c5      	bne.n	8007604 <_strtod_l+0x34>
 8007678:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800767a:	9419      	str	r4, [sp, #100]	@ 0x64
 800767c:	2b00      	cmp	r3, #0
 800767e:	f040 8570 	bne.w	8008162 <_strtod_l+0xb92>
 8007682:	4652      	mov	r2, sl
 8007684:	465b      	mov	r3, fp
 8007686:	e7e5      	b.n	8007654 <_strtod_l+0x84>
 8007688:	2100      	movs	r1, #0
 800768a:	e7ef      	b.n	800766c <_strtod_l+0x9c>
 800768c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800768e:	b13a      	cbz	r2, 80076a0 <_strtod_l+0xd0>
 8007690:	2135      	movs	r1, #53	@ 0x35
 8007692:	a81c      	add	r0, sp, #112	@ 0x70
 8007694:	f7ff ff3a 	bl	800750c <__copybits>
 8007698:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800769a:	9805      	ldr	r0, [sp, #20]
 800769c:	f7ff fb08 	bl	8006cb0 <_Bfree>
 80076a0:	3e01      	subs	r6, #1
 80076a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80076a4:	2e04      	cmp	r6, #4
 80076a6:	d806      	bhi.n	80076b6 <_strtod_l+0xe6>
 80076a8:	e8df f006 	tbb	[pc, r6]
 80076ac:	201d0314 	.word	0x201d0314
 80076b0:	14          	.byte	0x14
 80076b1:	00          	.byte	0x00
 80076b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80076b6:	05e1      	lsls	r1, r4, #23
 80076b8:	bf48      	it	mi
 80076ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80076be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80076c2:	0d1b      	lsrs	r3, r3, #20
 80076c4:	051b      	lsls	r3, r3, #20
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1bb      	bne.n	8007642 <_strtod_l+0x72>
 80076ca:	f7fe fb31 	bl	8005d30 <__errno>
 80076ce:	2322      	movs	r3, #34	@ 0x22
 80076d0:	6003      	str	r3, [r0, #0]
 80076d2:	e7b6      	b.n	8007642 <_strtod_l+0x72>
 80076d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80076d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80076dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80076e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80076e4:	e7e7      	b.n	80076b6 <_strtod_l+0xe6>
 80076e6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007864 <_strtod_l+0x294>
 80076ea:	e7e4      	b.n	80076b6 <_strtod_l+0xe6>
 80076ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80076f0:	f04f 3aff 	mov.w	sl, #4294967295
 80076f4:	e7df      	b.n	80076b6 <_strtod_l+0xe6>
 80076f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80076fc:	785b      	ldrb	r3, [r3, #1]
 80076fe:	2b30      	cmp	r3, #48	@ 0x30
 8007700:	d0f9      	beq.n	80076f6 <_strtod_l+0x126>
 8007702:	2b00      	cmp	r3, #0
 8007704:	d09d      	beq.n	8007642 <_strtod_l+0x72>
 8007706:	2301      	movs	r3, #1
 8007708:	9309      	str	r3, [sp, #36]	@ 0x24
 800770a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800770c:	930c      	str	r3, [sp, #48]	@ 0x30
 800770e:	2300      	movs	r3, #0
 8007710:	9308      	str	r3, [sp, #32]
 8007712:	930a      	str	r3, [sp, #40]	@ 0x28
 8007714:	461f      	mov	r7, r3
 8007716:	220a      	movs	r2, #10
 8007718:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800771a:	7805      	ldrb	r5, [r0, #0]
 800771c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007720:	b2d9      	uxtb	r1, r3
 8007722:	2909      	cmp	r1, #9
 8007724:	d928      	bls.n	8007778 <_strtod_l+0x1a8>
 8007726:	494e      	ldr	r1, [pc, #312]	@ (8007860 <_strtod_l+0x290>)
 8007728:	2201      	movs	r2, #1
 800772a:	f000 ffd5 	bl	80086d8 <strncmp>
 800772e:	2800      	cmp	r0, #0
 8007730:	d032      	beq.n	8007798 <_strtod_l+0x1c8>
 8007732:	2000      	movs	r0, #0
 8007734:	462a      	mov	r2, r5
 8007736:	4681      	mov	r9, r0
 8007738:	463d      	mov	r5, r7
 800773a:	4603      	mov	r3, r0
 800773c:	2a65      	cmp	r2, #101	@ 0x65
 800773e:	d001      	beq.n	8007744 <_strtod_l+0x174>
 8007740:	2a45      	cmp	r2, #69	@ 0x45
 8007742:	d114      	bne.n	800776e <_strtod_l+0x19e>
 8007744:	b91d      	cbnz	r5, 800774e <_strtod_l+0x17e>
 8007746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007748:	4302      	orrs	r2, r0
 800774a:	d095      	beq.n	8007678 <_strtod_l+0xa8>
 800774c:	2500      	movs	r5, #0
 800774e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007750:	1c62      	adds	r2, r4, #1
 8007752:	9219      	str	r2, [sp, #100]	@ 0x64
 8007754:	7862      	ldrb	r2, [r4, #1]
 8007756:	2a2b      	cmp	r2, #43	@ 0x2b
 8007758:	d077      	beq.n	800784a <_strtod_l+0x27a>
 800775a:	2a2d      	cmp	r2, #45	@ 0x2d
 800775c:	d07b      	beq.n	8007856 <_strtod_l+0x286>
 800775e:	f04f 0c00 	mov.w	ip, #0
 8007762:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007766:	2909      	cmp	r1, #9
 8007768:	f240 8082 	bls.w	8007870 <_strtod_l+0x2a0>
 800776c:	9419      	str	r4, [sp, #100]	@ 0x64
 800776e:	f04f 0800 	mov.w	r8, #0
 8007772:	e0a2      	b.n	80078ba <_strtod_l+0x2ea>
 8007774:	2300      	movs	r3, #0
 8007776:	e7c7      	b.n	8007708 <_strtod_l+0x138>
 8007778:	2f08      	cmp	r7, #8
 800777a:	bfd5      	itete	le
 800777c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800777e:	9908      	ldrgt	r1, [sp, #32]
 8007780:	fb02 3301 	mlale	r3, r2, r1, r3
 8007784:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007788:	f100 0001 	add.w	r0, r0, #1
 800778c:	bfd4      	ite	le
 800778e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007790:	9308      	strgt	r3, [sp, #32]
 8007792:	3701      	adds	r7, #1
 8007794:	9019      	str	r0, [sp, #100]	@ 0x64
 8007796:	e7bf      	b.n	8007718 <_strtod_l+0x148>
 8007798:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800779a:	1c5a      	adds	r2, r3, #1
 800779c:	9219      	str	r2, [sp, #100]	@ 0x64
 800779e:	785a      	ldrb	r2, [r3, #1]
 80077a0:	b37f      	cbz	r7, 8007802 <_strtod_l+0x232>
 80077a2:	4681      	mov	r9, r0
 80077a4:	463d      	mov	r5, r7
 80077a6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80077aa:	2b09      	cmp	r3, #9
 80077ac:	d912      	bls.n	80077d4 <_strtod_l+0x204>
 80077ae:	2301      	movs	r3, #1
 80077b0:	e7c4      	b.n	800773c <_strtod_l+0x16c>
 80077b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077b4:	1c5a      	adds	r2, r3, #1
 80077b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80077b8:	785a      	ldrb	r2, [r3, #1]
 80077ba:	3001      	adds	r0, #1
 80077bc:	2a30      	cmp	r2, #48	@ 0x30
 80077be:	d0f8      	beq.n	80077b2 <_strtod_l+0x1e2>
 80077c0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	f200 84d3 	bhi.w	8008170 <_strtod_l+0xba0>
 80077ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80077ce:	4681      	mov	r9, r0
 80077d0:	2000      	movs	r0, #0
 80077d2:	4605      	mov	r5, r0
 80077d4:	3a30      	subs	r2, #48	@ 0x30
 80077d6:	f100 0301 	add.w	r3, r0, #1
 80077da:	d02a      	beq.n	8007832 <_strtod_l+0x262>
 80077dc:	4499      	add	r9, r3
 80077de:	eb00 0c05 	add.w	ip, r0, r5
 80077e2:	462b      	mov	r3, r5
 80077e4:	210a      	movs	r1, #10
 80077e6:	4563      	cmp	r3, ip
 80077e8:	d10d      	bne.n	8007806 <_strtod_l+0x236>
 80077ea:	1c69      	adds	r1, r5, #1
 80077ec:	4401      	add	r1, r0
 80077ee:	4428      	add	r0, r5
 80077f0:	2808      	cmp	r0, #8
 80077f2:	dc16      	bgt.n	8007822 <_strtod_l+0x252>
 80077f4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80077f6:	230a      	movs	r3, #10
 80077f8:	fb03 2300 	mla	r3, r3, r0, r2
 80077fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80077fe:	2300      	movs	r3, #0
 8007800:	e018      	b.n	8007834 <_strtod_l+0x264>
 8007802:	4638      	mov	r0, r7
 8007804:	e7da      	b.n	80077bc <_strtod_l+0x1ec>
 8007806:	2b08      	cmp	r3, #8
 8007808:	f103 0301 	add.w	r3, r3, #1
 800780c:	dc03      	bgt.n	8007816 <_strtod_l+0x246>
 800780e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007810:	434e      	muls	r6, r1
 8007812:	960a      	str	r6, [sp, #40]	@ 0x28
 8007814:	e7e7      	b.n	80077e6 <_strtod_l+0x216>
 8007816:	2b10      	cmp	r3, #16
 8007818:	bfde      	ittt	le
 800781a:	9e08      	ldrle	r6, [sp, #32]
 800781c:	434e      	mulle	r6, r1
 800781e:	9608      	strle	r6, [sp, #32]
 8007820:	e7e1      	b.n	80077e6 <_strtod_l+0x216>
 8007822:	280f      	cmp	r0, #15
 8007824:	dceb      	bgt.n	80077fe <_strtod_l+0x22e>
 8007826:	9808      	ldr	r0, [sp, #32]
 8007828:	230a      	movs	r3, #10
 800782a:	fb03 2300 	mla	r3, r3, r0, r2
 800782e:	9308      	str	r3, [sp, #32]
 8007830:	e7e5      	b.n	80077fe <_strtod_l+0x22e>
 8007832:	4629      	mov	r1, r5
 8007834:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007836:	1c50      	adds	r0, r2, #1
 8007838:	9019      	str	r0, [sp, #100]	@ 0x64
 800783a:	7852      	ldrb	r2, [r2, #1]
 800783c:	4618      	mov	r0, r3
 800783e:	460d      	mov	r5, r1
 8007840:	e7b1      	b.n	80077a6 <_strtod_l+0x1d6>
 8007842:	f04f 0900 	mov.w	r9, #0
 8007846:	2301      	movs	r3, #1
 8007848:	e77d      	b.n	8007746 <_strtod_l+0x176>
 800784a:	f04f 0c00 	mov.w	ip, #0
 800784e:	1ca2      	adds	r2, r4, #2
 8007850:	9219      	str	r2, [sp, #100]	@ 0x64
 8007852:	78a2      	ldrb	r2, [r4, #2]
 8007854:	e785      	b.n	8007762 <_strtod_l+0x192>
 8007856:	f04f 0c01 	mov.w	ip, #1
 800785a:	e7f8      	b.n	800784e <_strtod_l+0x27e>
 800785c:	080096d8 	.word	0x080096d8
 8007860:	080096c0 	.word	0x080096c0
 8007864:	7ff00000 	.word	0x7ff00000
 8007868:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800786a:	1c51      	adds	r1, r2, #1
 800786c:	9119      	str	r1, [sp, #100]	@ 0x64
 800786e:	7852      	ldrb	r2, [r2, #1]
 8007870:	2a30      	cmp	r2, #48	@ 0x30
 8007872:	d0f9      	beq.n	8007868 <_strtod_l+0x298>
 8007874:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007878:	2908      	cmp	r1, #8
 800787a:	f63f af78 	bhi.w	800776e <_strtod_l+0x19e>
 800787e:	3a30      	subs	r2, #48	@ 0x30
 8007880:	920e      	str	r2, [sp, #56]	@ 0x38
 8007882:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007884:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007886:	f04f 080a 	mov.w	r8, #10
 800788a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800788c:	1c56      	adds	r6, r2, #1
 800788e:	9619      	str	r6, [sp, #100]	@ 0x64
 8007890:	7852      	ldrb	r2, [r2, #1]
 8007892:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007896:	f1be 0f09 	cmp.w	lr, #9
 800789a:	d939      	bls.n	8007910 <_strtod_l+0x340>
 800789c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800789e:	1a76      	subs	r6, r6, r1
 80078a0:	2e08      	cmp	r6, #8
 80078a2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80078a6:	dc03      	bgt.n	80078b0 <_strtod_l+0x2e0>
 80078a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80078aa:	4588      	cmp	r8, r1
 80078ac:	bfa8      	it	ge
 80078ae:	4688      	movge	r8, r1
 80078b0:	f1bc 0f00 	cmp.w	ip, #0
 80078b4:	d001      	beq.n	80078ba <_strtod_l+0x2ea>
 80078b6:	f1c8 0800 	rsb	r8, r8, #0
 80078ba:	2d00      	cmp	r5, #0
 80078bc:	d14e      	bne.n	800795c <_strtod_l+0x38c>
 80078be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078c0:	4308      	orrs	r0, r1
 80078c2:	f47f aebe 	bne.w	8007642 <_strtod_l+0x72>
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f47f aed6 	bne.w	8007678 <_strtod_l+0xa8>
 80078cc:	2a69      	cmp	r2, #105	@ 0x69
 80078ce:	d028      	beq.n	8007922 <_strtod_l+0x352>
 80078d0:	dc25      	bgt.n	800791e <_strtod_l+0x34e>
 80078d2:	2a49      	cmp	r2, #73	@ 0x49
 80078d4:	d025      	beq.n	8007922 <_strtod_l+0x352>
 80078d6:	2a4e      	cmp	r2, #78	@ 0x4e
 80078d8:	f47f aece 	bne.w	8007678 <_strtod_l+0xa8>
 80078dc:	499b      	ldr	r1, [pc, #620]	@ (8007b4c <_strtod_l+0x57c>)
 80078de:	a819      	add	r0, sp, #100	@ 0x64
 80078e0:	f001 f9ee 	bl	8008cc0 <__match>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	f43f aec7 	beq.w	8007678 <_strtod_l+0xa8>
 80078ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	2b28      	cmp	r3, #40	@ 0x28
 80078f0:	d12e      	bne.n	8007950 <_strtod_l+0x380>
 80078f2:	4997      	ldr	r1, [pc, #604]	@ (8007b50 <_strtod_l+0x580>)
 80078f4:	aa1c      	add	r2, sp, #112	@ 0x70
 80078f6:	a819      	add	r0, sp, #100	@ 0x64
 80078f8:	f001 f9f6 	bl	8008ce8 <__hexnan>
 80078fc:	2805      	cmp	r0, #5
 80078fe:	d127      	bne.n	8007950 <_strtod_l+0x380>
 8007900:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007902:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007906:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800790a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800790e:	e698      	b.n	8007642 <_strtod_l+0x72>
 8007910:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007912:	fb08 2101 	mla	r1, r8, r1, r2
 8007916:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800791a:	920e      	str	r2, [sp, #56]	@ 0x38
 800791c:	e7b5      	b.n	800788a <_strtod_l+0x2ba>
 800791e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007920:	e7da      	b.n	80078d8 <_strtod_l+0x308>
 8007922:	498c      	ldr	r1, [pc, #560]	@ (8007b54 <_strtod_l+0x584>)
 8007924:	a819      	add	r0, sp, #100	@ 0x64
 8007926:	f001 f9cb 	bl	8008cc0 <__match>
 800792a:	2800      	cmp	r0, #0
 800792c:	f43f aea4 	beq.w	8007678 <_strtod_l+0xa8>
 8007930:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007932:	4989      	ldr	r1, [pc, #548]	@ (8007b58 <_strtod_l+0x588>)
 8007934:	3b01      	subs	r3, #1
 8007936:	a819      	add	r0, sp, #100	@ 0x64
 8007938:	9319      	str	r3, [sp, #100]	@ 0x64
 800793a:	f001 f9c1 	bl	8008cc0 <__match>
 800793e:	b910      	cbnz	r0, 8007946 <_strtod_l+0x376>
 8007940:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007942:	3301      	adds	r3, #1
 8007944:	9319      	str	r3, [sp, #100]	@ 0x64
 8007946:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007b68 <_strtod_l+0x598>
 800794a:	f04f 0a00 	mov.w	sl, #0
 800794e:	e678      	b.n	8007642 <_strtod_l+0x72>
 8007950:	4882      	ldr	r0, [pc, #520]	@ (8007b5c <_strtod_l+0x58c>)
 8007952:	f000 fef1 	bl	8008738 <nan>
 8007956:	ec5b ab10 	vmov	sl, fp, d0
 800795a:	e672      	b.n	8007642 <_strtod_l+0x72>
 800795c:	eba8 0309 	sub.w	r3, r8, r9
 8007960:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007962:	9309      	str	r3, [sp, #36]	@ 0x24
 8007964:	2f00      	cmp	r7, #0
 8007966:	bf08      	it	eq
 8007968:	462f      	moveq	r7, r5
 800796a:	2d10      	cmp	r5, #16
 800796c:	462c      	mov	r4, r5
 800796e:	bfa8      	it	ge
 8007970:	2410      	movge	r4, #16
 8007972:	f7f8 fdc7 	bl	8000504 <__aeabi_ui2d>
 8007976:	2d09      	cmp	r5, #9
 8007978:	4682      	mov	sl, r0
 800797a:	468b      	mov	fp, r1
 800797c:	dc13      	bgt.n	80079a6 <_strtod_l+0x3d6>
 800797e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007980:	2b00      	cmp	r3, #0
 8007982:	f43f ae5e 	beq.w	8007642 <_strtod_l+0x72>
 8007986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007988:	dd78      	ble.n	8007a7c <_strtod_l+0x4ac>
 800798a:	2b16      	cmp	r3, #22
 800798c:	dc5f      	bgt.n	8007a4e <_strtod_l+0x47e>
 800798e:	4974      	ldr	r1, [pc, #464]	@ (8007b60 <_strtod_l+0x590>)
 8007990:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007994:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007998:	4652      	mov	r2, sl
 800799a:	465b      	mov	r3, fp
 800799c:	f7f8 fe2c 	bl	80005f8 <__aeabi_dmul>
 80079a0:	4682      	mov	sl, r0
 80079a2:	468b      	mov	fp, r1
 80079a4:	e64d      	b.n	8007642 <_strtod_l+0x72>
 80079a6:	4b6e      	ldr	r3, [pc, #440]	@ (8007b60 <_strtod_l+0x590>)
 80079a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80079b0:	f7f8 fe22 	bl	80005f8 <__aeabi_dmul>
 80079b4:	4682      	mov	sl, r0
 80079b6:	9808      	ldr	r0, [sp, #32]
 80079b8:	468b      	mov	fp, r1
 80079ba:	f7f8 fda3 	bl	8000504 <__aeabi_ui2d>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	4650      	mov	r0, sl
 80079c4:	4659      	mov	r1, fp
 80079c6:	f7f8 fc61 	bl	800028c <__adddf3>
 80079ca:	2d0f      	cmp	r5, #15
 80079cc:	4682      	mov	sl, r0
 80079ce:	468b      	mov	fp, r1
 80079d0:	ddd5      	ble.n	800797e <_strtod_l+0x3ae>
 80079d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d4:	1b2c      	subs	r4, r5, r4
 80079d6:	441c      	add	r4, r3
 80079d8:	2c00      	cmp	r4, #0
 80079da:	f340 8096 	ble.w	8007b0a <_strtod_l+0x53a>
 80079de:	f014 030f 	ands.w	r3, r4, #15
 80079e2:	d00a      	beq.n	80079fa <_strtod_l+0x42a>
 80079e4:	495e      	ldr	r1, [pc, #376]	@ (8007b60 <_strtod_l+0x590>)
 80079e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079ea:	4652      	mov	r2, sl
 80079ec:	465b      	mov	r3, fp
 80079ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079f2:	f7f8 fe01 	bl	80005f8 <__aeabi_dmul>
 80079f6:	4682      	mov	sl, r0
 80079f8:	468b      	mov	fp, r1
 80079fa:	f034 040f 	bics.w	r4, r4, #15
 80079fe:	d073      	beq.n	8007ae8 <_strtod_l+0x518>
 8007a00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007a04:	dd48      	ble.n	8007a98 <_strtod_l+0x4c8>
 8007a06:	2400      	movs	r4, #0
 8007a08:	46a0      	mov	r8, r4
 8007a0a:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a0c:	46a1      	mov	r9, r4
 8007a0e:	9a05      	ldr	r2, [sp, #20]
 8007a10:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007b68 <_strtod_l+0x598>
 8007a14:	2322      	movs	r3, #34	@ 0x22
 8007a16:	6013      	str	r3, [r2, #0]
 8007a18:	f04f 0a00 	mov.w	sl, #0
 8007a1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f43f ae0f 	beq.w	8007642 <_strtod_l+0x72>
 8007a24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a26:	9805      	ldr	r0, [sp, #20]
 8007a28:	f7ff f942 	bl	8006cb0 <_Bfree>
 8007a2c:	9805      	ldr	r0, [sp, #20]
 8007a2e:	4649      	mov	r1, r9
 8007a30:	f7ff f93e 	bl	8006cb0 <_Bfree>
 8007a34:	9805      	ldr	r0, [sp, #20]
 8007a36:	4641      	mov	r1, r8
 8007a38:	f7ff f93a 	bl	8006cb0 <_Bfree>
 8007a3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a3e:	9805      	ldr	r0, [sp, #20]
 8007a40:	f7ff f936 	bl	8006cb0 <_Bfree>
 8007a44:	9805      	ldr	r0, [sp, #20]
 8007a46:	4621      	mov	r1, r4
 8007a48:	f7ff f932 	bl	8006cb0 <_Bfree>
 8007a4c:	e5f9      	b.n	8007642 <_strtod_l+0x72>
 8007a4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007a54:	4293      	cmp	r3, r2
 8007a56:	dbbc      	blt.n	80079d2 <_strtod_l+0x402>
 8007a58:	4c41      	ldr	r4, [pc, #260]	@ (8007b60 <_strtod_l+0x590>)
 8007a5a:	f1c5 050f 	rsb	r5, r5, #15
 8007a5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007a62:	4652      	mov	r2, sl
 8007a64:	465b      	mov	r3, fp
 8007a66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a6a:	f7f8 fdc5 	bl	80005f8 <__aeabi_dmul>
 8007a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a70:	1b5d      	subs	r5, r3, r5
 8007a72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007a76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007a7a:	e78f      	b.n	800799c <_strtod_l+0x3cc>
 8007a7c:	3316      	adds	r3, #22
 8007a7e:	dba8      	blt.n	80079d2 <_strtod_l+0x402>
 8007a80:	4b37      	ldr	r3, [pc, #220]	@ (8007b60 <_strtod_l+0x590>)
 8007a82:	eba9 0808 	sub.w	r8, r9, r8
 8007a86:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007a8a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007a8e:	4650      	mov	r0, sl
 8007a90:	4659      	mov	r1, fp
 8007a92:	f7f8 fedb 	bl	800084c <__aeabi_ddiv>
 8007a96:	e783      	b.n	80079a0 <_strtod_l+0x3d0>
 8007a98:	4b32      	ldr	r3, [pc, #200]	@ (8007b64 <_strtod_l+0x594>)
 8007a9a:	9308      	str	r3, [sp, #32]
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	1124      	asrs	r4, r4, #4
 8007aa0:	4650      	mov	r0, sl
 8007aa2:	4659      	mov	r1, fp
 8007aa4:	461e      	mov	r6, r3
 8007aa6:	2c01      	cmp	r4, #1
 8007aa8:	dc21      	bgt.n	8007aee <_strtod_l+0x51e>
 8007aaa:	b10b      	cbz	r3, 8007ab0 <_strtod_l+0x4e0>
 8007aac:	4682      	mov	sl, r0
 8007aae:	468b      	mov	fp, r1
 8007ab0:	492c      	ldr	r1, [pc, #176]	@ (8007b64 <_strtod_l+0x594>)
 8007ab2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007ab6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007aba:	4652      	mov	r2, sl
 8007abc:	465b      	mov	r3, fp
 8007abe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ac2:	f7f8 fd99 	bl	80005f8 <__aeabi_dmul>
 8007ac6:	4b28      	ldr	r3, [pc, #160]	@ (8007b68 <_strtod_l+0x598>)
 8007ac8:	460a      	mov	r2, r1
 8007aca:	400b      	ands	r3, r1
 8007acc:	4927      	ldr	r1, [pc, #156]	@ (8007b6c <_strtod_l+0x59c>)
 8007ace:	428b      	cmp	r3, r1
 8007ad0:	4682      	mov	sl, r0
 8007ad2:	d898      	bhi.n	8007a06 <_strtod_l+0x436>
 8007ad4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007ad8:	428b      	cmp	r3, r1
 8007ada:	bf86      	itte	hi
 8007adc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007b70 <_strtod_l+0x5a0>
 8007ae0:	f04f 3aff 	movhi.w	sl, #4294967295
 8007ae4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007ae8:	2300      	movs	r3, #0
 8007aea:	9308      	str	r3, [sp, #32]
 8007aec:	e07a      	b.n	8007be4 <_strtod_l+0x614>
 8007aee:	07e2      	lsls	r2, r4, #31
 8007af0:	d505      	bpl.n	8007afe <_strtod_l+0x52e>
 8007af2:	9b08      	ldr	r3, [sp, #32]
 8007af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af8:	f7f8 fd7e 	bl	80005f8 <__aeabi_dmul>
 8007afc:	2301      	movs	r3, #1
 8007afe:	9a08      	ldr	r2, [sp, #32]
 8007b00:	3208      	adds	r2, #8
 8007b02:	3601      	adds	r6, #1
 8007b04:	1064      	asrs	r4, r4, #1
 8007b06:	9208      	str	r2, [sp, #32]
 8007b08:	e7cd      	b.n	8007aa6 <_strtod_l+0x4d6>
 8007b0a:	d0ed      	beq.n	8007ae8 <_strtod_l+0x518>
 8007b0c:	4264      	negs	r4, r4
 8007b0e:	f014 020f 	ands.w	r2, r4, #15
 8007b12:	d00a      	beq.n	8007b2a <_strtod_l+0x55a>
 8007b14:	4b12      	ldr	r3, [pc, #72]	@ (8007b60 <_strtod_l+0x590>)
 8007b16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b1a:	4650      	mov	r0, sl
 8007b1c:	4659      	mov	r1, fp
 8007b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b22:	f7f8 fe93 	bl	800084c <__aeabi_ddiv>
 8007b26:	4682      	mov	sl, r0
 8007b28:	468b      	mov	fp, r1
 8007b2a:	1124      	asrs	r4, r4, #4
 8007b2c:	d0dc      	beq.n	8007ae8 <_strtod_l+0x518>
 8007b2e:	2c1f      	cmp	r4, #31
 8007b30:	dd20      	ble.n	8007b74 <_strtod_l+0x5a4>
 8007b32:	2400      	movs	r4, #0
 8007b34:	46a0      	mov	r8, r4
 8007b36:	940a      	str	r4, [sp, #40]	@ 0x28
 8007b38:	46a1      	mov	r9, r4
 8007b3a:	9a05      	ldr	r2, [sp, #20]
 8007b3c:	2322      	movs	r3, #34	@ 0x22
 8007b3e:	f04f 0a00 	mov.w	sl, #0
 8007b42:	f04f 0b00 	mov.w	fp, #0
 8007b46:	6013      	str	r3, [r2, #0]
 8007b48:	e768      	b.n	8007a1c <_strtod_l+0x44c>
 8007b4a:	bf00      	nop
 8007b4c:	080094b1 	.word	0x080094b1
 8007b50:	080096c4 	.word	0x080096c4
 8007b54:	080094a9 	.word	0x080094a9
 8007b58:	080094e0 	.word	0x080094e0
 8007b5c:	0800986d 	.word	0x0800986d
 8007b60:	080095f8 	.word	0x080095f8
 8007b64:	080095d0 	.word	0x080095d0
 8007b68:	7ff00000 	.word	0x7ff00000
 8007b6c:	7ca00000 	.word	0x7ca00000
 8007b70:	7fefffff 	.word	0x7fefffff
 8007b74:	f014 0310 	ands.w	r3, r4, #16
 8007b78:	bf18      	it	ne
 8007b7a:	236a      	movne	r3, #106	@ 0x6a
 8007b7c:	4ea9      	ldr	r6, [pc, #676]	@ (8007e24 <_strtod_l+0x854>)
 8007b7e:	9308      	str	r3, [sp, #32]
 8007b80:	4650      	mov	r0, sl
 8007b82:	4659      	mov	r1, fp
 8007b84:	2300      	movs	r3, #0
 8007b86:	07e2      	lsls	r2, r4, #31
 8007b88:	d504      	bpl.n	8007b94 <_strtod_l+0x5c4>
 8007b8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b8e:	f7f8 fd33 	bl	80005f8 <__aeabi_dmul>
 8007b92:	2301      	movs	r3, #1
 8007b94:	1064      	asrs	r4, r4, #1
 8007b96:	f106 0608 	add.w	r6, r6, #8
 8007b9a:	d1f4      	bne.n	8007b86 <_strtod_l+0x5b6>
 8007b9c:	b10b      	cbz	r3, 8007ba2 <_strtod_l+0x5d2>
 8007b9e:	4682      	mov	sl, r0
 8007ba0:	468b      	mov	fp, r1
 8007ba2:	9b08      	ldr	r3, [sp, #32]
 8007ba4:	b1b3      	cbz	r3, 8007bd4 <_strtod_l+0x604>
 8007ba6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007baa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	4659      	mov	r1, fp
 8007bb2:	dd0f      	ble.n	8007bd4 <_strtod_l+0x604>
 8007bb4:	2b1f      	cmp	r3, #31
 8007bb6:	dd55      	ble.n	8007c64 <_strtod_l+0x694>
 8007bb8:	2b34      	cmp	r3, #52	@ 0x34
 8007bba:	bfde      	ittt	le
 8007bbc:	f04f 33ff 	movle.w	r3, #4294967295
 8007bc0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007bc4:	4093      	lslle	r3, r2
 8007bc6:	f04f 0a00 	mov.w	sl, #0
 8007bca:	bfcc      	ite	gt
 8007bcc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007bd0:	ea03 0b01 	andle.w	fp, r3, r1
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	4650      	mov	r0, sl
 8007bda:	4659      	mov	r1, fp
 8007bdc:	f7f8 ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	d1a6      	bne.n	8007b32 <_strtod_l+0x562>
 8007be4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007bea:	9805      	ldr	r0, [sp, #20]
 8007bec:	462b      	mov	r3, r5
 8007bee:	463a      	mov	r2, r7
 8007bf0:	f7ff f8c6 	bl	8006d80 <__s2b>
 8007bf4:	900a      	str	r0, [sp, #40]	@ 0x28
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	f43f af05 	beq.w	8007a06 <_strtod_l+0x436>
 8007bfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bfe:	2a00      	cmp	r2, #0
 8007c00:	eba9 0308 	sub.w	r3, r9, r8
 8007c04:	bfa8      	it	ge
 8007c06:	2300      	movge	r3, #0
 8007c08:	9312      	str	r3, [sp, #72]	@ 0x48
 8007c0a:	2400      	movs	r4, #0
 8007c0c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007c10:	9316      	str	r3, [sp, #88]	@ 0x58
 8007c12:	46a0      	mov	r8, r4
 8007c14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c16:	9805      	ldr	r0, [sp, #20]
 8007c18:	6859      	ldr	r1, [r3, #4]
 8007c1a:	f7ff f809 	bl	8006c30 <_Balloc>
 8007c1e:	4681      	mov	r9, r0
 8007c20:	2800      	cmp	r0, #0
 8007c22:	f43f aef4 	beq.w	8007a0e <_strtod_l+0x43e>
 8007c26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c28:	691a      	ldr	r2, [r3, #16]
 8007c2a:	3202      	adds	r2, #2
 8007c2c:	f103 010c 	add.w	r1, r3, #12
 8007c30:	0092      	lsls	r2, r2, #2
 8007c32:	300c      	adds	r0, #12
 8007c34:	f000 fd72 	bl	800871c <memcpy>
 8007c38:	ec4b ab10 	vmov	d0, sl, fp
 8007c3c:	9805      	ldr	r0, [sp, #20]
 8007c3e:	aa1c      	add	r2, sp, #112	@ 0x70
 8007c40:	a91b      	add	r1, sp, #108	@ 0x6c
 8007c42:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007c46:	f7ff fbd7 	bl	80073f8 <__d2b>
 8007c4a:	901a      	str	r0, [sp, #104]	@ 0x68
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	f43f aede 	beq.w	8007a0e <_strtod_l+0x43e>
 8007c52:	9805      	ldr	r0, [sp, #20]
 8007c54:	2101      	movs	r1, #1
 8007c56:	f7ff f929 	bl	8006eac <__i2b>
 8007c5a:	4680      	mov	r8, r0
 8007c5c:	b948      	cbnz	r0, 8007c72 <_strtod_l+0x6a2>
 8007c5e:	f04f 0800 	mov.w	r8, #0
 8007c62:	e6d4      	b.n	8007a0e <_strtod_l+0x43e>
 8007c64:	f04f 32ff 	mov.w	r2, #4294967295
 8007c68:	fa02 f303 	lsl.w	r3, r2, r3
 8007c6c:	ea03 0a0a 	and.w	sl, r3, sl
 8007c70:	e7b0      	b.n	8007bd4 <_strtod_l+0x604>
 8007c72:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007c74:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007c76:	2d00      	cmp	r5, #0
 8007c78:	bfab      	itete	ge
 8007c7a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007c7c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007c7e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007c80:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007c82:	bfac      	ite	ge
 8007c84:	18ef      	addge	r7, r5, r3
 8007c86:	1b5e      	sublt	r6, r3, r5
 8007c88:	9b08      	ldr	r3, [sp, #32]
 8007c8a:	1aed      	subs	r5, r5, r3
 8007c8c:	4415      	add	r5, r2
 8007c8e:	4b66      	ldr	r3, [pc, #408]	@ (8007e28 <_strtod_l+0x858>)
 8007c90:	3d01      	subs	r5, #1
 8007c92:	429d      	cmp	r5, r3
 8007c94:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007c98:	da50      	bge.n	8007d3c <_strtod_l+0x76c>
 8007c9a:	1b5b      	subs	r3, r3, r5
 8007c9c:	2b1f      	cmp	r3, #31
 8007c9e:	eba2 0203 	sub.w	r2, r2, r3
 8007ca2:	f04f 0101 	mov.w	r1, #1
 8007ca6:	dc3d      	bgt.n	8007d24 <_strtod_l+0x754>
 8007ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007cae:	2300      	movs	r3, #0
 8007cb0:	9310      	str	r3, [sp, #64]	@ 0x40
 8007cb2:	18bd      	adds	r5, r7, r2
 8007cb4:	9b08      	ldr	r3, [sp, #32]
 8007cb6:	42af      	cmp	r7, r5
 8007cb8:	4416      	add	r6, r2
 8007cba:	441e      	add	r6, r3
 8007cbc:	463b      	mov	r3, r7
 8007cbe:	bfa8      	it	ge
 8007cc0:	462b      	movge	r3, r5
 8007cc2:	42b3      	cmp	r3, r6
 8007cc4:	bfa8      	it	ge
 8007cc6:	4633      	movge	r3, r6
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	bfc2      	ittt	gt
 8007ccc:	1aed      	subgt	r5, r5, r3
 8007cce:	1af6      	subgt	r6, r6, r3
 8007cd0:	1aff      	subgt	r7, r7, r3
 8007cd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	dd16      	ble.n	8007d06 <_strtod_l+0x736>
 8007cd8:	4641      	mov	r1, r8
 8007cda:	9805      	ldr	r0, [sp, #20]
 8007cdc:	461a      	mov	r2, r3
 8007cde:	f7ff f9a5 	bl	800702c <__pow5mult>
 8007ce2:	4680      	mov	r8, r0
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d0ba      	beq.n	8007c5e <_strtod_l+0x68e>
 8007ce8:	4601      	mov	r1, r0
 8007cea:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007cec:	9805      	ldr	r0, [sp, #20]
 8007cee:	f7ff f8f3 	bl	8006ed8 <__multiply>
 8007cf2:	900e      	str	r0, [sp, #56]	@ 0x38
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	f43f ae8a 	beq.w	8007a0e <_strtod_l+0x43e>
 8007cfa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cfc:	9805      	ldr	r0, [sp, #20]
 8007cfe:	f7fe ffd7 	bl	8006cb0 <_Bfree>
 8007d02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d04:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d06:	2d00      	cmp	r5, #0
 8007d08:	dc1d      	bgt.n	8007d46 <_strtod_l+0x776>
 8007d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	dd23      	ble.n	8007d58 <_strtod_l+0x788>
 8007d10:	4649      	mov	r1, r9
 8007d12:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007d14:	9805      	ldr	r0, [sp, #20]
 8007d16:	f7ff f989 	bl	800702c <__pow5mult>
 8007d1a:	4681      	mov	r9, r0
 8007d1c:	b9e0      	cbnz	r0, 8007d58 <_strtod_l+0x788>
 8007d1e:	f04f 0900 	mov.w	r9, #0
 8007d22:	e674      	b.n	8007a0e <_strtod_l+0x43e>
 8007d24:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007d28:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007d2c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007d30:	35e2      	adds	r5, #226	@ 0xe2
 8007d32:	fa01 f305 	lsl.w	r3, r1, r5
 8007d36:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d38:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007d3a:	e7ba      	b.n	8007cb2 <_strtod_l+0x6e2>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d40:	2301      	movs	r3, #1
 8007d42:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d44:	e7b5      	b.n	8007cb2 <_strtod_l+0x6e2>
 8007d46:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d48:	9805      	ldr	r0, [sp, #20]
 8007d4a:	462a      	mov	r2, r5
 8007d4c:	f7ff f9c8 	bl	80070e0 <__lshift>
 8007d50:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d1d9      	bne.n	8007d0a <_strtod_l+0x73a>
 8007d56:	e65a      	b.n	8007a0e <_strtod_l+0x43e>
 8007d58:	2e00      	cmp	r6, #0
 8007d5a:	dd07      	ble.n	8007d6c <_strtod_l+0x79c>
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	9805      	ldr	r0, [sp, #20]
 8007d60:	4632      	mov	r2, r6
 8007d62:	f7ff f9bd 	bl	80070e0 <__lshift>
 8007d66:	4681      	mov	r9, r0
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	d0d8      	beq.n	8007d1e <_strtod_l+0x74e>
 8007d6c:	2f00      	cmp	r7, #0
 8007d6e:	dd08      	ble.n	8007d82 <_strtod_l+0x7b2>
 8007d70:	4641      	mov	r1, r8
 8007d72:	9805      	ldr	r0, [sp, #20]
 8007d74:	463a      	mov	r2, r7
 8007d76:	f7ff f9b3 	bl	80070e0 <__lshift>
 8007d7a:	4680      	mov	r8, r0
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	f43f ae46 	beq.w	8007a0e <_strtod_l+0x43e>
 8007d82:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d84:	9805      	ldr	r0, [sp, #20]
 8007d86:	464a      	mov	r2, r9
 8007d88:	f7ff fa32 	bl	80071f0 <__mdiff>
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	f43f ae3d 	beq.w	8007a0e <_strtod_l+0x43e>
 8007d94:	68c3      	ldr	r3, [r0, #12]
 8007d96:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d98:	2300      	movs	r3, #0
 8007d9a:	60c3      	str	r3, [r0, #12]
 8007d9c:	4641      	mov	r1, r8
 8007d9e:	f7ff fa0b 	bl	80071b8 <__mcmp>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	da46      	bge.n	8007e34 <_strtod_l+0x864>
 8007da6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007da8:	ea53 030a 	orrs.w	r3, r3, sl
 8007dac:	d16c      	bne.n	8007e88 <_strtod_l+0x8b8>
 8007dae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d168      	bne.n	8007e88 <_strtod_l+0x8b8>
 8007db6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007dba:	0d1b      	lsrs	r3, r3, #20
 8007dbc:	051b      	lsls	r3, r3, #20
 8007dbe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007dc2:	d961      	bls.n	8007e88 <_strtod_l+0x8b8>
 8007dc4:	6963      	ldr	r3, [r4, #20]
 8007dc6:	b913      	cbnz	r3, 8007dce <_strtod_l+0x7fe>
 8007dc8:	6923      	ldr	r3, [r4, #16]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	dd5c      	ble.n	8007e88 <_strtod_l+0x8b8>
 8007dce:	4621      	mov	r1, r4
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	9805      	ldr	r0, [sp, #20]
 8007dd4:	f7ff f984 	bl	80070e0 <__lshift>
 8007dd8:	4641      	mov	r1, r8
 8007dda:	4604      	mov	r4, r0
 8007ddc:	f7ff f9ec 	bl	80071b8 <__mcmp>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	dd51      	ble.n	8007e88 <_strtod_l+0x8b8>
 8007de4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007de8:	9a08      	ldr	r2, [sp, #32]
 8007dea:	0d1b      	lsrs	r3, r3, #20
 8007dec:	051b      	lsls	r3, r3, #20
 8007dee:	2a00      	cmp	r2, #0
 8007df0:	d06b      	beq.n	8007eca <_strtod_l+0x8fa>
 8007df2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007df6:	d868      	bhi.n	8007eca <_strtod_l+0x8fa>
 8007df8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007dfc:	f67f ae9d 	bls.w	8007b3a <_strtod_l+0x56a>
 8007e00:	4b0a      	ldr	r3, [pc, #40]	@ (8007e2c <_strtod_l+0x85c>)
 8007e02:	4650      	mov	r0, sl
 8007e04:	4659      	mov	r1, fp
 8007e06:	2200      	movs	r2, #0
 8007e08:	f7f8 fbf6 	bl	80005f8 <__aeabi_dmul>
 8007e0c:	4b08      	ldr	r3, [pc, #32]	@ (8007e30 <_strtod_l+0x860>)
 8007e0e:	400b      	ands	r3, r1
 8007e10:	4682      	mov	sl, r0
 8007e12:	468b      	mov	fp, r1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f47f ae05 	bne.w	8007a24 <_strtod_l+0x454>
 8007e1a:	9a05      	ldr	r2, [sp, #20]
 8007e1c:	2322      	movs	r3, #34	@ 0x22
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	e600      	b.n	8007a24 <_strtod_l+0x454>
 8007e22:	bf00      	nop
 8007e24:	080096f0 	.word	0x080096f0
 8007e28:	fffffc02 	.word	0xfffffc02
 8007e2c:	39500000 	.word	0x39500000
 8007e30:	7ff00000 	.word	0x7ff00000
 8007e34:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007e38:	d165      	bne.n	8007f06 <_strtod_l+0x936>
 8007e3a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007e3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e40:	b35a      	cbz	r2, 8007e9a <_strtod_l+0x8ca>
 8007e42:	4a9f      	ldr	r2, [pc, #636]	@ (80080c0 <_strtod_l+0xaf0>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d12b      	bne.n	8007ea0 <_strtod_l+0x8d0>
 8007e48:	9b08      	ldr	r3, [sp, #32]
 8007e4a:	4651      	mov	r1, sl
 8007e4c:	b303      	cbz	r3, 8007e90 <_strtod_l+0x8c0>
 8007e4e:	4b9d      	ldr	r3, [pc, #628]	@ (80080c4 <_strtod_l+0xaf4>)
 8007e50:	465a      	mov	r2, fp
 8007e52:	4013      	ands	r3, r2
 8007e54:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007e58:	f04f 32ff 	mov.w	r2, #4294967295
 8007e5c:	d81b      	bhi.n	8007e96 <_strtod_l+0x8c6>
 8007e5e:	0d1b      	lsrs	r3, r3, #20
 8007e60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007e64:	fa02 f303 	lsl.w	r3, r2, r3
 8007e68:	4299      	cmp	r1, r3
 8007e6a:	d119      	bne.n	8007ea0 <_strtod_l+0x8d0>
 8007e6c:	4b96      	ldr	r3, [pc, #600]	@ (80080c8 <_strtod_l+0xaf8>)
 8007e6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d102      	bne.n	8007e7a <_strtod_l+0x8aa>
 8007e74:	3101      	adds	r1, #1
 8007e76:	f43f adca 	beq.w	8007a0e <_strtod_l+0x43e>
 8007e7a:	4b92      	ldr	r3, [pc, #584]	@ (80080c4 <_strtod_l+0xaf4>)
 8007e7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e7e:	401a      	ands	r2, r3
 8007e80:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007e84:	f04f 0a00 	mov.w	sl, #0
 8007e88:	9b08      	ldr	r3, [sp, #32]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d1b8      	bne.n	8007e00 <_strtod_l+0x830>
 8007e8e:	e5c9      	b.n	8007a24 <_strtod_l+0x454>
 8007e90:	f04f 33ff 	mov.w	r3, #4294967295
 8007e94:	e7e8      	b.n	8007e68 <_strtod_l+0x898>
 8007e96:	4613      	mov	r3, r2
 8007e98:	e7e6      	b.n	8007e68 <_strtod_l+0x898>
 8007e9a:	ea53 030a 	orrs.w	r3, r3, sl
 8007e9e:	d0a1      	beq.n	8007de4 <_strtod_l+0x814>
 8007ea0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ea2:	b1db      	cbz	r3, 8007edc <_strtod_l+0x90c>
 8007ea4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ea6:	4213      	tst	r3, r2
 8007ea8:	d0ee      	beq.n	8007e88 <_strtod_l+0x8b8>
 8007eaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eac:	9a08      	ldr	r2, [sp, #32]
 8007eae:	4650      	mov	r0, sl
 8007eb0:	4659      	mov	r1, fp
 8007eb2:	b1bb      	cbz	r3, 8007ee4 <_strtod_l+0x914>
 8007eb4:	f7ff fb6e 	bl	8007594 <sulp>
 8007eb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ebc:	ec53 2b10 	vmov	r2, r3, d0
 8007ec0:	f7f8 f9e4 	bl	800028c <__adddf3>
 8007ec4:	4682      	mov	sl, r0
 8007ec6:	468b      	mov	fp, r1
 8007ec8:	e7de      	b.n	8007e88 <_strtod_l+0x8b8>
 8007eca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007ece:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007ed2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007ed6:	f04f 3aff 	mov.w	sl, #4294967295
 8007eda:	e7d5      	b.n	8007e88 <_strtod_l+0x8b8>
 8007edc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007ede:	ea13 0f0a 	tst.w	r3, sl
 8007ee2:	e7e1      	b.n	8007ea8 <_strtod_l+0x8d8>
 8007ee4:	f7ff fb56 	bl	8007594 <sulp>
 8007ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eec:	ec53 2b10 	vmov	r2, r3, d0
 8007ef0:	f7f8 f9ca 	bl	8000288 <__aeabi_dsub>
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	4682      	mov	sl, r0
 8007efa:	468b      	mov	fp, r1
 8007efc:	f7f8 fde4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d0c1      	beq.n	8007e88 <_strtod_l+0x8b8>
 8007f04:	e619      	b.n	8007b3a <_strtod_l+0x56a>
 8007f06:	4641      	mov	r1, r8
 8007f08:	4620      	mov	r0, r4
 8007f0a:	f7ff facd 	bl	80074a8 <__ratio>
 8007f0e:	ec57 6b10 	vmov	r6, r7, d0
 8007f12:	2200      	movs	r2, #0
 8007f14:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007f18:	4630      	mov	r0, r6
 8007f1a:	4639      	mov	r1, r7
 8007f1c:	f7f8 fde8 	bl	8000af0 <__aeabi_dcmple>
 8007f20:	2800      	cmp	r0, #0
 8007f22:	d06f      	beq.n	8008004 <_strtod_l+0xa34>
 8007f24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d17a      	bne.n	8008020 <_strtod_l+0xa50>
 8007f2a:	f1ba 0f00 	cmp.w	sl, #0
 8007f2e:	d158      	bne.n	8007fe2 <_strtod_l+0xa12>
 8007f30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d15a      	bne.n	8007ff0 <_strtod_l+0xa20>
 8007f3a:	4b64      	ldr	r3, [pc, #400]	@ (80080cc <_strtod_l+0xafc>)
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	4630      	mov	r0, r6
 8007f40:	4639      	mov	r1, r7
 8007f42:	f7f8 fdcb 	bl	8000adc <__aeabi_dcmplt>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d159      	bne.n	8007ffe <_strtod_l+0xa2e>
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	4639      	mov	r1, r7
 8007f4e:	4b60      	ldr	r3, [pc, #384]	@ (80080d0 <_strtod_l+0xb00>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	f7f8 fb51 	bl	80005f8 <__aeabi_dmul>
 8007f56:	4606      	mov	r6, r0
 8007f58:	460f      	mov	r7, r1
 8007f5a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007f5e:	9606      	str	r6, [sp, #24]
 8007f60:	9307      	str	r3, [sp, #28]
 8007f62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f66:	4d57      	ldr	r5, [pc, #348]	@ (80080c4 <_strtod_l+0xaf4>)
 8007f68:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007f6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f6e:	401d      	ands	r5, r3
 8007f70:	4b58      	ldr	r3, [pc, #352]	@ (80080d4 <_strtod_l+0xb04>)
 8007f72:	429d      	cmp	r5, r3
 8007f74:	f040 80b2 	bne.w	80080dc <_strtod_l+0xb0c>
 8007f78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f7a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007f7e:	ec4b ab10 	vmov	d0, sl, fp
 8007f82:	f7ff f9c9 	bl	8007318 <__ulp>
 8007f86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f8a:	ec51 0b10 	vmov	r0, r1, d0
 8007f8e:	f7f8 fb33 	bl	80005f8 <__aeabi_dmul>
 8007f92:	4652      	mov	r2, sl
 8007f94:	465b      	mov	r3, fp
 8007f96:	f7f8 f979 	bl	800028c <__adddf3>
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	4949      	ldr	r1, [pc, #292]	@ (80080c4 <_strtod_l+0xaf4>)
 8007f9e:	4a4e      	ldr	r2, [pc, #312]	@ (80080d8 <_strtod_l+0xb08>)
 8007fa0:	4019      	ands	r1, r3
 8007fa2:	4291      	cmp	r1, r2
 8007fa4:	4682      	mov	sl, r0
 8007fa6:	d942      	bls.n	800802e <_strtod_l+0xa5e>
 8007fa8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007faa:	4b47      	ldr	r3, [pc, #284]	@ (80080c8 <_strtod_l+0xaf8>)
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d103      	bne.n	8007fb8 <_strtod_l+0x9e8>
 8007fb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	f43f ad2b 	beq.w	8007a0e <_strtod_l+0x43e>
 8007fb8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80080c8 <_strtod_l+0xaf8>
 8007fbc:	f04f 3aff 	mov.w	sl, #4294967295
 8007fc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007fc2:	9805      	ldr	r0, [sp, #20]
 8007fc4:	f7fe fe74 	bl	8006cb0 <_Bfree>
 8007fc8:	9805      	ldr	r0, [sp, #20]
 8007fca:	4649      	mov	r1, r9
 8007fcc:	f7fe fe70 	bl	8006cb0 <_Bfree>
 8007fd0:	9805      	ldr	r0, [sp, #20]
 8007fd2:	4641      	mov	r1, r8
 8007fd4:	f7fe fe6c 	bl	8006cb0 <_Bfree>
 8007fd8:	9805      	ldr	r0, [sp, #20]
 8007fda:	4621      	mov	r1, r4
 8007fdc:	f7fe fe68 	bl	8006cb0 <_Bfree>
 8007fe0:	e618      	b.n	8007c14 <_strtod_l+0x644>
 8007fe2:	f1ba 0f01 	cmp.w	sl, #1
 8007fe6:	d103      	bne.n	8007ff0 <_strtod_l+0xa20>
 8007fe8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	f43f ada5 	beq.w	8007b3a <_strtod_l+0x56a>
 8007ff0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80080a0 <_strtod_l+0xad0>
 8007ff4:	4f35      	ldr	r7, [pc, #212]	@ (80080cc <_strtod_l+0xafc>)
 8007ff6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007ffa:	2600      	movs	r6, #0
 8007ffc:	e7b1      	b.n	8007f62 <_strtod_l+0x992>
 8007ffe:	4f34      	ldr	r7, [pc, #208]	@ (80080d0 <_strtod_l+0xb00>)
 8008000:	2600      	movs	r6, #0
 8008002:	e7aa      	b.n	8007f5a <_strtod_l+0x98a>
 8008004:	4b32      	ldr	r3, [pc, #200]	@ (80080d0 <_strtod_l+0xb00>)
 8008006:	4630      	mov	r0, r6
 8008008:	4639      	mov	r1, r7
 800800a:	2200      	movs	r2, #0
 800800c:	f7f8 faf4 	bl	80005f8 <__aeabi_dmul>
 8008010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008012:	4606      	mov	r6, r0
 8008014:	460f      	mov	r7, r1
 8008016:	2b00      	cmp	r3, #0
 8008018:	d09f      	beq.n	8007f5a <_strtod_l+0x98a>
 800801a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800801e:	e7a0      	b.n	8007f62 <_strtod_l+0x992>
 8008020:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80080a8 <_strtod_l+0xad8>
 8008024:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008028:	ec57 6b17 	vmov	r6, r7, d7
 800802c:	e799      	b.n	8007f62 <_strtod_l+0x992>
 800802e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008032:	9b08      	ldr	r3, [sp, #32]
 8008034:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008038:	2b00      	cmp	r3, #0
 800803a:	d1c1      	bne.n	8007fc0 <_strtod_l+0x9f0>
 800803c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008040:	0d1b      	lsrs	r3, r3, #20
 8008042:	051b      	lsls	r3, r3, #20
 8008044:	429d      	cmp	r5, r3
 8008046:	d1bb      	bne.n	8007fc0 <_strtod_l+0x9f0>
 8008048:	4630      	mov	r0, r6
 800804a:	4639      	mov	r1, r7
 800804c:	f7f8 fe1c 	bl	8000c88 <__aeabi_d2lz>
 8008050:	f7f8 faa4 	bl	800059c <__aeabi_l2d>
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	4630      	mov	r0, r6
 800805a:	4639      	mov	r1, r7
 800805c:	f7f8 f914 	bl	8000288 <__aeabi_dsub>
 8008060:	460b      	mov	r3, r1
 8008062:	4602      	mov	r2, r0
 8008064:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008068:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800806c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800806e:	ea46 060a 	orr.w	r6, r6, sl
 8008072:	431e      	orrs	r6, r3
 8008074:	d06f      	beq.n	8008156 <_strtod_l+0xb86>
 8008076:	a30e      	add	r3, pc, #56	@ (adr r3, 80080b0 <_strtod_l+0xae0>)
 8008078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807c:	f7f8 fd2e 	bl	8000adc <__aeabi_dcmplt>
 8008080:	2800      	cmp	r0, #0
 8008082:	f47f accf 	bne.w	8007a24 <_strtod_l+0x454>
 8008086:	a30c      	add	r3, pc, #48	@ (adr r3, 80080b8 <_strtod_l+0xae8>)
 8008088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008090:	f7f8 fd42 	bl	8000b18 <__aeabi_dcmpgt>
 8008094:	2800      	cmp	r0, #0
 8008096:	d093      	beq.n	8007fc0 <_strtod_l+0x9f0>
 8008098:	e4c4      	b.n	8007a24 <_strtod_l+0x454>
 800809a:	bf00      	nop
 800809c:	f3af 8000 	nop.w
 80080a0:	00000000 	.word	0x00000000
 80080a4:	bff00000 	.word	0xbff00000
 80080a8:	00000000 	.word	0x00000000
 80080ac:	3ff00000 	.word	0x3ff00000
 80080b0:	94a03595 	.word	0x94a03595
 80080b4:	3fdfffff 	.word	0x3fdfffff
 80080b8:	35afe535 	.word	0x35afe535
 80080bc:	3fe00000 	.word	0x3fe00000
 80080c0:	000fffff 	.word	0x000fffff
 80080c4:	7ff00000 	.word	0x7ff00000
 80080c8:	7fefffff 	.word	0x7fefffff
 80080cc:	3ff00000 	.word	0x3ff00000
 80080d0:	3fe00000 	.word	0x3fe00000
 80080d4:	7fe00000 	.word	0x7fe00000
 80080d8:	7c9fffff 	.word	0x7c9fffff
 80080dc:	9b08      	ldr	r3, [sp, #32]
 80080de:	b323      	cbz	r3, 800812a <_strtod_l+0xb5a>
 80080e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80080e4:	d821      	bhi.n	800812a <_strtod_l+0xb5a>
 80080e6:	a328      	add	r3, pc, #160	@ (adr r3, 8008188 <_strtod_l+0xbb8>)
 80080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ec:	4630      	mov	r0, r6
 80080ee:	4639      	mov	r1, r7
 80080f0:	f7f8 fcfe 	bl	8000af0 <__aeabi_dcmple>
 80080f4:	b1a0      	cbz	r0, 8008120 <_strtod_l+0xb50>
 80080f6:	4639      	mov	r1, r7
 80080f8:	4630      	mov	r0, r6
 80080fa:	f7f8 fd55 	bl	8000ba8 <__aeabi_d2uiz>
 80080fe:	2801      	cmp	r0, #1
 8008100:	bf38      	it	cc
 8008102:	2001      	movcc	r0, #1
 8008104:	f7f8 f9fe 	bl	8000504 <__aeabi_ui2d>
 8008108:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800810a:	4606      	mov	r6, r0
 800810c:	460f      	mov	r7, r1
 800810e:	b9fb      	cbnz	r3, 8008150 <_strtod_l+0xb80>
 8008110:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008114:	9014      	str	r0, [sp, #80]	@ 0x50
 8008116:	9315      	str	r3, [sp, #84]	@ 0x54
 8008118:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800811c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008120:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008122:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008126:	1b5b      	subs	r3, r3, r5
 8008128:	9311      	str	r3, [sp, #68]	@ 0x44
 800812a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800812e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008132:	f7ff f8f1 	bl	8007318 <__ulp>
 8008136:	4650      	mov	r0, sl
 8008138:	ec53 2b10 	vmov	r2, r3, d0
 800813c:	4659      	mov	r1, fp
 800813e:	f7f8 fa5b 	bl	80005f8 <__aeabi_dmul>
 8008142:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008146:	f7f8 f8a1 	bl	800028c <__adddf3>
 800814a:	4682      	mov	sl, r0
 800814c:	468b      	mov	fp, r1
 800814e:	e770      	b.n	8008032 <_strtod_l+0xa62>
 8008150:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008154:	e7e0      	b.n	8008118 <_strtod_l+0xb48>
 8008156:	a30e      	add	r3, pc, #56	@ (adr r3, 8008190 <_strtod_l+0xbc0>)
 8008158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815c:	f7f8 fcbe 	bl	8000adc <__aeabi_dcmplt>
 8008160:	e798      	b.n	8008094 <_strtod_l+0xac4>
 8008162:	2300      	movs	r3, #0
 8008164:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008166:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008168:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800816a:	6013      	str	r3, [r2, #0]
 800816c:	f7ff ba6d 	b.w	800764a <_strtod_l+0x7a>
 8008170:	2a65      	cmp	r2, #101	@ 0x65
 8008172:	f43f ab66 	beq.w	8007842 <_strtod_l+0x272>
 8008176:	2a45      	cmp	r2, #69	@ 0x45
 8008178:	f43f ab63 	beq.w	8007842 <_strtod_l+0x272>
 800817c:	2301      	movs	r3, #1
 800817e:	f7ff bb9e 	b.w	80078be <_strtod_l+0x2ee>
 8008182:	bf00      	nop
 8008184:	f3af 8000 	nop.w
 8008188:	ffc00000 	.word	0xffc00000
 800818c:	41dfffff 	.word	0x41dfffff
 8008190:	94a03595 	.word	0x94a03595
 8008194:	3fcfffff 	.word	0x3fcfffff

08008198 <_strtod_r>:
 8008198:	4b01      	ldr	r3, [pc, #4]	@ (80081a0 <_strtod_r+0x8>)
 800819a:	f7ff ba19 	b.w	80075d0 <_strtod_l>
 800819e:	bf00      	nop
 80081a0:	20000068 	.word	0x20000068

080081a4 <_strtol_l.constprop.0>:
 80081a4:	2b24      	cmp	r3, #36	@ 0x24
 80081a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081aa:	4686      	mov	lr, r0
 80081ac:	4690      	mov	r8, r2
 80081ae:	d801      	bhi.n	80081b4 <_strtol_l.constprop.0+0x10>
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d106      	bne.n	80081c2 <_strtol_l.constprop.0+0x1e>
 80081b4:	f7fd fdbc 	bl	8005d30 <__errno>
 80081b8:	2316      	movs	r3, #22
 80081ba:	6003      	str	r3, [r0, #0]
 80081bc:	2000      	movs	r0, #0
 80081be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c2:	4834      	ldr	r0, [pc, #208]	@ (8008294 <_strtol_l.constprop.0+0xf0>)
 80081c4:	460d      	mov	r5, r1
 80081c6:	462a      	mov	r2, r5
 80081c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081cc:	5d06      	ldrb	r6, [r0, r4]
 80081ce:	f016 0608 	ands.w	r6, r6, #8
 80081d2:	d1f8      	bne.n	80081c6 <_strtol_l.constprop.0+0x22>
 80081d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80081d6:	d12d      	bne.n	8008234 <_strtol_l.constprop.0+0x90>
 80081d8:	782c      	ldrb	r4, [r5, #0]
 80081da:	2601      	movs	r6, #1
 80081dc:	1c95      	adds	r5, r2, #2
 80081de:	f033 0210 	bics.w	r2, r3, #16
 80081e2:	d109      	bne.n	80081f8 <_strtol_l.constprop.0+0x54>
 80081e4:	2c30      	cmp	r4, #48	@ 0x30
 80081e6:	d12a      	bne.n	800823e <_strtol_l.constprop.0+0x9a>
 80081e8:	782a      	ldrb	r2, [r5, #0]
 80081ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081ee:	2a58      	cmp	r2, #88	@ 0x58
 80081f0:	d125      	bne.n	800823e <_strtol_l.constprop.0+0x9a>
 80081f2:	786c      	ldrb	r4, [r5, #1]
 80081f4:	2310      	movs	r3, #16
 80081f6:	3502      	adds	r5, #2
 80081f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80081fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008200:	2200      	movs	r2, #0
 8008202:	fbbc f9f3 	udiv	r9, ip, r3
 8008206:	4610      	mov	r0, r2
 8008208:	fb03 ca19 	mls	sl, r3, r9, ip
 800820c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008210:	2f09      	cmp	r7, #9
 8008212:	d81b      	bhi.n	800824c <_strtol_l.constprop.0+0xa8>
 8008214:	463c      	mov	r4, r7
 8008216:	42a3      	cmp	r3, r4
 8008218:	dd27      	ble.n	800826a <_strtol_l.constprop.0+0xc6>
 800821a:	1c57      	adds	r7, r2, #1
 800821c:	d007      	beq.n	800822e <_strtol_l.constprop.0+0x8a>
 800821e:	4581      	cmp	r9, r0
 8008220:	d320      	bcc.n	8008264 <_strtol_l.constprop.0+0xc0>
 8008222:	d101      	bne.n	8008228 <_strtol_l.constprop.0+0x84>
 8008224:	45a2      	cmp	sl, r4
 8008226:	db1d      	blt.n	8008264 <_strtol_l.constprop.0+0xc0>
 8008228:	fb00 4003 	mla	r0, r0, r3, r4
 800822c:	2201      	movs	r2, #1
 800822e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008232:	e7eb      	b.n	800820c <_strtol_l.constprop.0+0x68>
 8008234:	2c2b      	cmp	r4, #43	@ 0x2b
 8008236:	bf04      	itt	eq
 8008238:	782c      	ldrbeq	r4, [r5, #0]
 800823a:	1c95      	addeq	r5, r2, #2
 800823c:	e7cf      	b.n	80081de <_strtol_l.constprop.0+0x3a>
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1da      	bne.n	80081f8 <_strtol_l.constprop.0+0x54>
 8008242:	2c30      	cmp	r4, #48	@ 0x30
 8008244:	bf0c      	ite	eq
 8008246:	2308      	moveq	r3, #8
 8008248:	230a      	movne	r3, #10
 800824a:	e7d5      	b.n	80081f8 <_strtol_l.constprop.0+0x54>
 800824c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008250:	2f19      	cmp	r7, #25
 8008252:	d801      	bhi.n	8008258 <_strtol_l.constprop.0+0xb4>
 8008254:	3c37      	subs	r4, #55	@ 0x37
 8008256:	e7de      	b.n	8008216 <_strtol_l.constprop.0+0x72>
 8008258:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800825c:	2f19      	cmp	r7, #25
 800825e:	d804      	bhi.n	800826a <_strtol_l.constprop.0+0xc6>
 8008260:	3c57      	subs	r4, #87	@ 0x57
 8008262:	e7d8      	b.n	8008216 <_strtol_l.constprop.0+0x72>
 8008264:	f04f 32ff 	mov.w	r2, #4294967295
 8008268:	e7e1      	b.n	800822e <_strtol_l.constprop.0+0x8a>
 800826a:	1c53      	adds	r3, r2, #1
 800826c:	d108      	bne.n	8008280 <_strtol_l.constprop.0+0xdc>
 800826e:	2322      	movs	r3, #34	@ 0x22
 8008270:	f8ce 3000 	str.w	r3, [lr]
 8008274:	4660      	mov	r0, ip
 8008276:	f1b8 0f00 	cmp.w	r8, #0
 800827a:	d0a0      	beq.n	80081be <_strtol_l.constprop.0+0x1a>
 800827c:	1e69      	subs	r1, r5, #1
 800827e:	e006      	b.n	800828e <_strtol_l.constprop.0+0xea>
 8008280:	b106      	cbz	r6, 8008284 <_strtol_l.constprop.0+0xe0>
 8008282:	4240      	negs	r0, r0
 8008284:	f1b8 0f00 	cmp.w	r8, #0
 8008288:	d099      	beq.n	80081be <_strtol_l.constprop.0+0x1a>
 800828a:	2a00      	cmp	r2, #0
 800828c:	d1f6      	bne.n	800827c <_strtol_l.constprop.0+0xd8>
 800828e:	f8c8 1000 	str.w	r1, [r8]
 8008292:	e794      	b.n	80081be <_strtol_l.constprop.0+0x1a>
 8008294:	08009719 	.word	0x08009719

08008298 <_strtol_r>:
 8008298:	f7ff bf84 	b.w	80081a4 <_strtol_l.constprop.0>

0800829c <__ssputs_r>:
 800829c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082a0:	688e      	ldr	r6, [r1, #8]
 80082a2:	461f      	mov	r7, r3
 80082a4:	42be      	cmp	r6, r7
 80082a6:	680b      	ldr	r3, [r1, #0]
 80082a8:	4682      	mov	sl, r0
 80082aa:	460c      	mov	r4, r1
 80082ac:	4690      	mov	r8, r2
 80082ae:	d82d      	bhi.n	800830c <__ssputs_r+0x70>
 80082b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80082b8:	d026      	beq.n	8008308 <__ssputs_r+0x6c>
 80082ba:	6965      	ldr	r5, [r4, #20]
 80082bc:	6909      	ldr	r1, [r1, #16]
 80082be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082c2:	eba3 0901 	sub.w	r9, r3, r1
 80082c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082ca:	1c7b      	adds	r3, r7, #1
 80082cc:	444b      	add	r3, r9
 80082ce:	106d      	asrs	r5, r5, #1
 80082d0:	429d      	cmp	r5, r3
 80082d2:	bf38      	it	cc
 80082d4:	461d      	movcc	r5, r3
 80082d6:	0553      	lsls	r3, r2, #21
 80082d8:	d527      	bpl.n	800832a <__ssputs_r+0x8e>
 80082da:	4629      	mov	r1, r5
 80082dc:	f7fe fc1c 	bl	8006b18 <_malloc_r>
 80082e0:	4606      	mov	r6, r0
 80082e2:	b360      	cbz	r0, 800833e <__ssputs_r+0xa2>
 80082e4:	6921      	ldr	r1, [r4, #16]
 80082e6:	464a      	mov	r2, r9
 80082e8:	f000 fa18 	bl	800871c <memcpy>
 80082ec:	89a3      	ldrh	r3, [r4, #12]
 80082ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80082f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082f6:	81a3      	strh	r3, [r4, #12]
 80082f8:	6126      	str	r6, [r4, #16]
 80082fa:	6165      	str	r5, [r4, #20]
 80082fc:	444e      	add	r6, r9
 80082fe:	eba5 0509 	sub.w	r5, r5, r9
 8008302:	6026      	str	r6, [r4, #0]
 8008304:	60a5      	str	r5, [r4, #8]
 8008306:	463e      	mov	r6, r7
 8008308:	42be      	cmp	r6, r7
 800830a:	d900      	bls.n	800830e <__ssputs_r+0x72>
 800830c:	463e      	mov	r6, r7
 800830e:	6820      	ldr	r0, [r4, #0]
 8008310:	4632      	mov	r2, r6
 8008312:	4641      	mov	r1, r8
 8008314:	f000 f9c6 	bl	80086a4 <memmove>
 8008318:	68a3      	ldr	r3, [r4, #8]
 800831a:	1b9b      	subs	r3, r3, r6
 800831c:	60a3      	str	r3, [r4, #8]
 800831e:	6823      	ldr	r3, [r4, #0]
 8008320:	4433      	add	r3, r6
 8008322:	6023      	str	r3, [r4, #0]
 8008324:	2000      	movs	r0, #0
 8008326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800832a:	462a      	mov	r2, r5
 800832c:	f000 fd89 	bl	8008e42 <_realloc_r>
 8008330:	4606      	mov	r6, r0
 8008332:	2800      	cmp	r0, #0
 8008334:	d1e0      	bne.n	80082f8 <__ssputs_r+0x5c>
 8008336:	6921      	ldr	r1, [r4, #16]
 8008338:	4650      	mov	r0, sl
 800833a:	f7fe fb79 	bl	8006a30 <_free_r>
 800833e:	230c      	movs	r3, #12
 8008340:	f8ca 3000 	str.w	r3, [sl]
 8008344:	89a3      	ldrh	r3, [r4, #12]
 8008346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800834a:	81a3      	strh	r3, [r4, #12]
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	e7e9      	b.n	8008326 <__ssputs_r+0x8a>
	...

08008354 <_svfiprintf_r>:
 8008354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008358:	4698      	mov	r8, r3
 800835a:	898b      	ldrh	r3, [r1, #12]
 800835c:	061b      	lsls	r3, r3, #24
 800835e:	b09d      	sub	sp, #116	@ 0x74
 8008360:	4607      	mov	r7, r0
 8008362:	460d      	mov	r5, r1
 8008364:	4614      	mov	r4, r2
 8008366:	d510      	bpl.n	800838a <_svfiprintf_r+0x36>
 8008368:	690b      	ldr	r3, [r1, #16]
 800836a:	b973      	cbnz	r3, 800838a <_svfiprintf_r+0x36>
 800836c:	2140      	movs	r1, #64	@ 0x40
 800836e:	f7fe fbd3 	bl	8006b18 <_malloc_r>
 8008372:	6028      	str	r0, [r5, #0]
 8008374:	6128      	str	r0, [r5, #16]
 8008376:	b930      	cbnz	r0, 8008386 <_svfiprintf_r+0x32>
 8008378:	230c      	movs	r3, #12
 800837a:	603b      	str	r3, [r7, #0]
 800837c:	f04f 30ff 	mov.w	r0, #4294967295
 8008380:	b01d      	add	sp, #116	@ 0x74
 8008382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008386:	2340      	movs	r3, #64	@ 0x40
 8008388:	616b      	str	r3, [r5, #20]
 800838a:	2300      	movs	r3, #0
 800838c:	9309      	str	r3, [sp, #36]	@ 0x24
 800838e:	2320      	movs	r3, #32
 8008390:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008394:	f8cd 800c 	str.w	r8, [sp, #12]
 8008398:	2330      	movs	r3, #48	@ 0x30
 800839a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008538 <_svfiprintf_r+0x1e4>
 800839e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083a2:	f04f 0901 	mov.w	r9, #1
 80083a6:	4623      	mov	r3, r4
 80083a8:	469a      	mov	sl, r3
 80083aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083ae:	b10a      	cbz	r2, 80083b4 <_svfiprintf_r+0x60>
 80083b0:	2a25      	cmp	r2, #37	@ 0x25
 80083b2:	d1f9      	bne.n	80083a8 <_svfiprintf_r+0x54>
 80083b4:	ebba 0b04 	subs.w	fp, sl, r4
 80083b8:	d00b      	beq.n	80083d2 <_svfiprintf_r+0x7e>
 80083ba:	465b      	mov	r3, fp
 80083bc:	4622      	mov	r2, r4
 80083be:	4629      	mov	r1, r5
 80083c0:	4638      	mov	r0, r7
 80083c2:	f7ff ff6b 	bl	800829c <__ssputs_r>
 80083c6:	3001      	adds	r0, #1
 80083c8:	f000 80a7 	beq.w	800851a <_svfiprintf_r+0x1c6>
 80083cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083ce:	445a      	add	r2, fp
 80083d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80083d2:	f89a 3000 	ldrb.w	r3, [sl]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 809f 	beq.w	800851a <_svfiprintf_r+0x1c6>
 80083dc:	2300      	movs	r3, #0
 80083de:	f04f 32ff 	mov.w	r2, #4294967295
 80083e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083e6:	f10a 0a01 	add.w	sl, sl, #1
 80083ea:	9304      	str	r3, [sp, #16]
 80083ec:	9307      	str	r3, [sp, #28]
 80083ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80083f4:	4654      	mov	r4, sl
 80083f6:	2205      	movs	r2, #5
 80083f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083fc:	484e      	ldr	r0, [pc, #312]	@ (8008538 <_svfiprintf_r+0x1e4>)
 80083fe:	f7f7 fee7 	bl	80001d0 <memchr>
 8008402:	9a04      	ldr	r2, [sp, #16]
 8008404:	b9d8      	cbnz	r0, 800843e <_svfiprintf_r+0xea>
 8008406:	06d0      	lsls	r0, r2, #27
 8008408:	bf44      	itt	mi
 800840a:	2320      	movmi	r3, #32
 800840c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008410:	0711      	lsls	r1, r2, #28
 8008412:	bf44      	itt	mi
 8008414:	232b      	movmi	r3, #43	@ 0x2b
 8008416:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800841a:	f89a 3000 	ldrb.w	r3, [sl]
 800841e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008420:	d015      	beq.n	800844e <_svfiprintf_r+0xfa>
 8008422:	9a07      	ldr	r2, [sp, #28]
 8008424:	4654      	mov	r4, sl
 8008426:	2000      	movs	r0, #0
 8008428:	f04f 0c0a 	mov.w	ip, #10
 800842c:	4621      	mov	r1, r4
 800842e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008432:	3b30      	subs	r3, #48	@ 0x30
 8008434:	2b09      	cmp	r3, #9
 8008436:	d94b      	bls.n	80084d0 <_svfiprintf_r+0x17c>
 8008438:	b1b0      	cbz	r0, 8008468 <_svfiprintf_r+0x114>
 800843a:	9207      	str	r2, [sp, #28]
 800843c:	e014      	b.n	8008468 <_svfiprintf_r+0x114>
 800843e:	eba0 0308 	sub.w	r3, r0, r8
 8008442:	fa09 f303 	lsl.w	r3, r9, r3
 8008446:	4313      	orrs	r3, r2
 8008448:	9304      	str	r3, [sp, #16]
 800844a:	46a2      	mov	sl, r4
 800844c:	e7d2      	b.n	80083f4 <_svfiprintf_r+0xa0>
 800844e:	9b03      	ldr	r3, [sp, #12]
 8008450:	1d19      	adds	r1, r3, #4
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	9103      	str	r1, [sp, #12]
 8008456:	2b00      	cmp	r3, #0
 8008458:	bfbb      	ittet	lt
 800845a:	425b      	neglt	r3, r3
 800845c:	f042 0202 	orrlt.w	r2, r2, #2
 8008460:	9307      	strge	r3, [sp, #28]
 8008462:	9307      	strlt	r3, [sp, #28]
 8008464:	bfb8      	it	lt
 8008466:	9204      	strlt	r2, [sp, #16]
 8008468:	7823      	ldrb	r3, [r4, #0]
 800846a:	2b2e      	cmp	r3, #46	@ 0x2e
 800846c:	d10a      	bne.n	8008484 <_svfiprintf_r+0x130>
 800846e:	7863      	ldrb	r3, [r4, #1]
 8008470:	2b2a      	cmp	r3, #42	@ 0x2a
 8008472:	d132      	bne.n	80084da <_svfiprintf_r+0x186>
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	1d1a      	adds	r2, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	9203      	str	r2, [sp, #12]
 800847c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008480:	3402      	adds	r4, #2
 8008482:	9305      	str	r3, [sp, #20]
 8008484:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008548 <_svfiprintf_r+0x1f4>
 8008488:	7821      	ldrb	r1, [r4, #0]
 800848a:	2203      	movs	r2, #3
 800848c:	4650      	mov	r0, sl
 800848e:	f7f7 fe9f 	bl	80001d0 <memchr>
 8008492:	b138      	cbz	r0, 80084a4 <_svfiprintf_r+0x150>
 8008494:	9b04      	ldr	r3, [sp, #16]
 8008496:	eba0 000a 	sub.w	r0, r0, sl
 800849a:	2240      	movs	r2, #64	@ 0x40
 800849c:	4082      	lsls	r2, r0
 800849e:	4313      	orrs	r3, r2
 80084a0:	3401      	adds	r4, #1
 80084a2:	9304      	str	r3, [sp, #16]
 80084a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084a8:	4824      	ldr	r0, [pc, #144]	@ (800853c <_svfiprintf_r+0x1e8>)
 80084aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084ae:	2206      	movs	r2, #6
 80084b0:	f7f7 fe8e 	bl	80001d0 <memchr>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d036      	beq.n	8008526 <_svfiprintf_r+0x1d2>
 80084b8:	4b21      	ldr	r3, [pc, #132]	@ (8008540 <_svfiprintf_r+0x1ec>)
 80084ba:	bb1b      	cbnz	r3, 8008504 <_svfiprintf_r+0x1b0>
 80084bc:	9b03      	ldr	r3, [sp, #12]
 80084be:	3307      	adds	r3, #7
 80084c0:	f023 0307 	bic.w	r3, r3, #7
 80084c4:	3308      	adds	r3, #8
 80084c6:	9303      	str	r3, [sp, #12]
 80084c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ca:	4433      	add	r3, r6
 80084cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ce:	e76a      	b.n	80083a6 <_svfiprintf_r+0x52>
 80084d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80084d4:	460c      	mov	r4, r1
 80084d6:	2001      	movs	r0, #1
 80084d8:	e7a8      	b.n	800842c <_svfiprintf_r+0xd8>
 80084da:	2300      	movs	r3, #0
 80084dc:	3401      	adds	r4, #1
 80084de:	9305      	str	r3, [sp, #20]
 80084e0:	4619      	mov	r1, r3
 80084e2:	f04f 0c0a 	mov.w	ip, #10
 80084e6:	4620      	mov	r0, r4
 80084e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ec:	3a30      	subs	r2, #48	@ 0x30
 80084ee:	2a09      	cmp	r2, #9
 80084f0:	d903      	bls.n	80084fa <_svfiprintf_r+0x1a6>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d0c6      	beq.n	8008484 <_svfiprintf_r+0x130>
 80084f6:	9105      	str	r1, [sp, #20]
 80084f8:	e7c4      	b.n	8008484 <_svfiprintf_r+0x130>
 80084fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80084fe:	4604      	mov	r4, r0
 8008500:	2301      	movs	r3, #1
 8008502:	e7f0      	b.n	80084e6 <_svfiprintf_r+0x192>
 8008504:	ab03      	add	r3, sp, #12
 8008506:	9300      	str	r3, [sp, #0]
 8008508:	462a      	mov	r2, r5
 800850a:	4b0e      	ldr	r3, [pc, #56]	@ (8008544 <_svfiprintf_r+0x1f0>)
 800850c:	a904      	add	r1, sp, #16
 800850e:	4638      	mov	r0, r7
 8008510:	f7fc fcca 	bl	8004ea8 <_printf_float>
 8008514:	1c42      	adds	r2, r0, #1
 8008516:	4606      	mov	r6, r0
 8008518:	d1d6      	bne.n	80084c8 <_svfiprintf_r+0x174>
 800851a:	89ab      	ldrh	r3, [r5, #12]
 800851c:	065b      	lsls	r3, r3, #25
 800851e:	f53f af2d 	bmi.w	800837c <_svfiprintf_r+0x28>
 8008522:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008524:	e72c      	b.n	8008380 <_svfiprintf_r+0x2c>
 8008526:	ab03      	add	r3, sp, #12
 8008528:	9300      	str	r3, [sp, #0]
 800852a:	462a      	mov	r2, r5
 800852c:	4b05      	ldr	r3, [pc, #20]	@ (8008544 <_svfiprintf_r+0x1f0>)
 800852e:	a904      	add	r1, sp, #16
 8008530:	4638      	mov	r0, r7
 8008532:	f7fc ff51 	bl	80053d8 <_printf_i>
 8008536:	e7ed      	b.n	8008514 <_svfiprintf_r+0x1c0>
 8008538:	08009819 	.word	0x08009819
 800853c:	08009823 	.word	0x08009823
 8008540:	08004ea9 	.word	0x08004ea9
 8008544:	0800829d 	.word	0x0800829d
 8008548:	0800981f 	.word	0x0800981f

0800854c <__sflush_r>:
 800854c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008554:	0716      	lsls	r6, r2, #28
 8008556:	4605      	mov	r5, r0
 8008558:	460c      	mov	r4, r1
 800855a:	d454      	bmi.n	8008606 <__sflush_r+0xba>
 800855c:	684b      	ldr	r3, [r1, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	dc02      	bgt.n	8008568 <__sflush_r+0x1c>
 8008562:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008564:	2b00      	cmp	r3, #0
 8008566:	dd48      	ble.n	80085fa <__sflush_r+0xae>
 8008568:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800856a:	2e00      	cmp	r6, #0
 800856c:	d045      	beq.n	80085fa <__sflush_r+0xae>
 800856e:	2300      	movs	r3, #0
 8008570:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008574:	682f      	ldr	r7, [r5, #0]
 8008576:	6a21      	ldr	r1, [r4, #32]
 8008578:	602b      	str	r3, [r5, #0]
 800857a:	d030      	beq.n	80085de <__sflush_r+0x92>
 800857c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800857e:	89a3      	ldrh	r3, [r4, #12]
 8008580:	0759      	lsls	r1, r3, #29
 8008582:	d505      	bpl.n	8008590 <__sflush_r+0x44>
 8008584:	6863      	ldr	r3, [r4, #4]
 8008586:	1ad2      	subs	r2, r2, r3
 8008588:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800858a:	b10b      	cbz	r3, 8008590 <__sflush_r+0x44>
 800858c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800858e:	1ad2      	subs	r2, r2, r3
 8008590:	2300      	movs	r3, #0
 8008592:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008594:	6a21      	ldr	r1, [r4, #32]
 8008596:	4628      	mov	r0, r5
 8008598:	47b0      	blx	r6
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	89a3      	ldrh	r3, [r4, #12]
 800859e:	d106      	bne.n	80085ae <__sflush_r+0x62>
 80085a0:	6829      	ldr	r1, [r5, #0]
 80085a2:	291d      	cmp	r1, #29
 80085a4:	d82b      	bhi.n	80085fe <__sflush_r+0xb2>
 80085a6:	4a2a      	ldr	r2, [pc, #168]	@ (8008650 <__sflush_r+0x104>)
 80085a8:	410a      	asrs	r2, r1
 80085aa:	07d6      	lsls	r6, r2, #31
 80085ac:	d427      	bmi.n	80085fe <__sflush_r+0xb2>
 80085ae:	2200      	movs	r2, #0
 80085b0:	6062      	str	r2, [r4, #4]
 80085b2:	04d9      	lsls	r1, r3, #19
 80085b4:	6922      	ldr	r2, [r4, #16]
 80085b6:	6022      	str	r2, [r4, #0]
 80085b8:	d504      	bpl.n	80085c4 <__sflush_r+0x78>
 80085ba:	1c42      	adds	r2, r0, #1
 80085bc:	d101      	bne.n	80085c2 <__sflush_r+0x76>
 80085be:	682b      	ldr	r3, [r5, #0]
 80085c0:	b903      	cbnz	r3, 80085c4 <__sflush_r+0x78>
 80085c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80085c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085c6:	602f      	str	r7, [r5, #0]
 80085c8:	b1b9      	cbz	r1, 80085fa <__sflush_r+0xae>
 80085ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085ce:	4299      	cmp	r1, r3
 80085d0:	d002      	beq.n	80085d8 <__sflush_r+0x8c>
 80085d2:	4628      	mov	r0, r5
 80085d4:	f7fe fa2c 	bl	8006a30 <_free_r>
 80085d8:	2300      	movs	r3, #0
 80085da:	6363      	str	r3, [r4, #52]	@ 0x34
 80085dc:	e00d      	b.n	80085fa <__sflush_r+0xae>
 80085de:	2301      	movs	r3, #1
 80085e0:	4628      	mov	r0, r5
 80085e2:	47b0      	blx	r6
 80085e4:	4602      	mov	r2, r0
 80085e6:	1c50      	adds	r0, r2, #1
 80085e8:	d1c9      	bne.n	800857e <__sflush_r+0x32>
 80085ea:	682b      	ldr	r3, [r5, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d0c6      	beq.n	800857e <__sflush_r+0x32>
 80085f0:	2b1d      	cmp	r3, #29
 80085f2:	d001      	beq.n	80085f8 <__sflush_r+0xac>
 80085f4:	2b16      	cmp	r3, #22
 80085f6:	d11e      	bne.n	8008636 <__sflush_r+0xea>
 80085f8:	602f      	str	r7, [r5, #0]
 80085fa:	2000      	movs	r0, #0
 80085fc:	e022      	b.n	8008644 <__sflush_r+0xf8>
 80085fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008602:	b21b      	sxth	r3, r3
 8008604:	e01b      	b.n	800863e <__sflush_r+0xf2>
 8008606:	690f      	ldr	r7, [r1, #16]
 8008608:	2f00      	cmp	r7, #0
 800860a:	d0f6      	beq.n	80085fa <__sflush_r+0xae>
 800860c:	0793      	lsls	r3, r2, #30
 800860e:	680e      	ldr	r6, [r1, #0]
 8008610:	bf08      	it	eq
 8008612:	694b      	ldreq	r3, [r1, #20]
 8008614:	600f      	str	r7, [r1, #0]
 8008616:	bf18      	it	ne
 8008618:	2300      	movne	r3, #0
 800861a:	eba6 0807 	sub.w	r8, r6, r7
 800861e:	608b      	str	r3, [r1, #8]
 8008620:	f1b8 0f00 	cmp.w	r8, #0
 8008624:	dde9      	ble.n	80085fa <__sflush_r+0xae>
 8008626:	6a21      	ldr	r1, [r4, #32]
 8008628:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800862a:	4643      	mov	r3, r8
 800862c:	463a      	mov	r2, r7
 800862e:	4628      	mov	r0, r5
 8008630:	47b0      	blx	r6
 8008632:	2800      	cmp	r0, #0
 8008634:	dc08      	bgt.n	8008648 <__sflush_r+0xfc>
 8008636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800863a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800863e:	81a3      	strh	r3, [r4, #12]
 8008640:	f04f 30ff 	mov.w	r0, #4294967295
 8008644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008648:	4407      	add	r7, r0
 800864a:	eba8 0800 	sub.w	r8, r8, r0
 800864e:	e7e7      	b.n	8008620 <__sflush_r+0xd4>
 8008650:	dfbffffe 	.word	0xdfbffffe

08008654 <_fflush_r>:
 8008654:	b538      	push	{r3, r4, r5, lr}
 8008656:	690b      	ldr	r3, [r1, #16]
 8008658:	4605      	mov	r5, r0
 800865a:	460c      	mov	r4, r1
 800865c:	b913      	cbnz	r3, 8008664 <_fflush_r+0x10>
 800865e:	2500      	movs	r5, #0
 8008660:	4628      	mov	r0, r5
 8008662:	bd38      	pop	{r3, r4, r5, pc}
 8008664:	b118      	cbz	r0, 800866e <_fflush_r+0x1a>
 8008666:	6a03      	ldr	r3, [r0, #32]
 8008668:	b90b      	cbnz	r3, 800866e <_fflush_r+0x1a>
 800866a:	f7fd fa75 	bl	8005b58 <__sinit>
 800866e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d0f3      	beq.n	800865e <_fflush_r+0xa>
 8008676:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008678:	07d0      	lsls	r0, r2, #31
 800867a:	d404      	bmi.n	8008686 <_fflush_r+0x32>
 800867c:	0599      	lsls	r1, r3, #22
 800867e:	d402      	bmi.n	8008686 <_fflush_r+0x32>
 8008680:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008682:	f7fd fb80 	bl	8005d86 <__retarget_lock_acquire_recursive>
 8008686:	4628      	mov	r0, r5
 8008688:	4621      	mov	r1, r4
 800868a:	f7ff ff5f 	bl	800854c <__sflush_r>
 800868e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008690:	07da      	lsls	r2, r3, #31
 8008692:	4605      	mov	r5, r0
 8008694:	d4e4      	bmi.n	8008660 <_fflush_r+0xc>
 8008696:	89a3      	ldrh	r3, [r4, #12]
 8008698:	059b      	lsls	r3, r3, #22
 800869a:	d4e1      	bmi.n	8008660 <_fflush_r+0xc>
 800869c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800869e:	f7fd fb73 	bl	8005d88 <__retarget_lock_release_recursive>
 80086a2:	e7dd      	b.n	8008660 <_fflush_r+0xc>

080086a4 <memmove>:
 80086a4:	4288      	cmp	r0, r1
 80086a6:	b510      	push	{r4, lr}
 80086a8:	eb01 0402 	add.w	r4, r1, r2
 80086ac:	d902      	bls.n	80086b4 <memmove+0x10>
 80086ae:	4284      	cmp	r4, r0
 80086b0:	4623      	mov	r3, r4
 80086b2:	d807      	bhi.n	80086c4 <memmove+0x20>
 80086b4:	1e43      	subs	r3, r0, #1
 80086b6:	42a1      	cmp	r1, r4
 80086b8:	d008      	beq.n	80086cc <memmove+0x28>
 80086ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086c2:	e7f8      	b.n	80086b6 <memmove+0x12>
 80086c4:	4402      	add	r2, r0
 80086c6:	4601      	mov	r1, r0
 80086c8:	428a      	cmp	r2, r1
 80086ca:	d100      	bne.n	80086ce <memmove+0x2a>
 80086cc:	bd10      	pop	{r4, pc}
 80086ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086d6:	e7f7      	b.n	80086c8 <memmove+0x24>

080086d8 <strncmp>:
 80086d8:	b510      	push	{r4, lr}
 80086da:	b16a      	cbz	r2, 80086f8 <strncmp+0x20>
 80086dc:	3901      	subs	r1, #1
 80086de:	1884      	adds	r4, r0, r2
 80086e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d103      	bne.n	80086f4 <strncmp+0x1c>
 80086ec:	42a0      	cmp	r0, r4
 80086ee:	d001      	beq.n	80086f4 <strncmp+0x1c>
 80086f0:	2a00      	cmp	r2, #0
 80086f2:	d1f5      	bne.n	80086e0 <strncmp+0x8>
 80086f4:	1ad0      	subs	r0, r2, r3
 80086f6:	bd10      	pop	{r4, pc}
 80086f8:	4610      	mov	r0, r2
 80086fa:	e7fc      	b.n	80086f6 <strncmp+0x1e>

080086fc <_sbrk_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4d06      	ldr	r5, [pc, #24]	@ (8008718 <_sbrk_r+0x1c>)
 8008700:	2300      	movs	r3, #0
 8008702:	4604      	mov	r4, r0
 8008704:	4608      	mov	r0, r1
 8008706:	602b      	str	r3, [r5, #0]
 8008708:	f7f9 f974 	bl	80019f4 <_sbrk>
 800870c:	1c43      	adds	r3, r0, #1
 800870e:	d102      	bne.n	8008716 <_sbrk_r+0x1a>
 8008710:	682b      	ldr	r3, [r5, #0]
 8008712:	b103      	cbz	r3, 8008716 <_sbrk_r+0x1a>
 8008714:	6023      	str	r3, [r4, #0]
 8008716:	bd38      	pop	{r3, r4, r5, pc}
 8008718:	2000047c 	.word	0x2000047c

0800871c <memcpy>:
 800871c:	440a      	add	r2, r1
 800871e:	4291      	cmp	r1, r2
 8008720:	f100 33ff 	add.w	r3, r0, #4294967295
 8008724:	d100      	bne.n	8008728 <memcpy+0xc>
 8008726:	4770      	bx	lr
 8008728:	b510      	push	{r4, lr}
 800872a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800872e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008732:	4291      	cmp	r1, r2
 8008734:	d1f9      	bne.n	800872a <memcpy+0xe>
 8008736:	bd10      	pop	{r4, pc}

08008738 <nan>:
 8008738:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008740 <nan+0x8>
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop
 8008740:	00000000 	.word	0x00000000
 8008744:	7ff80000 	.word	0x7ff80000

08008748 <__assert_func>:
 8008748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800874a:	4614      	mov	r4, r2
 800874c:	461a      	mov	r2, r3
 800874e:	4b09      	ldr	r3, [pc, #36]	@ (8008774 <__assert_func+0x2c>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4605      	mov	r5, r0
 8008754:	68d8      	ldr	r0, [r3, #12]
 8008756:	b954      	cbnz	r4, 800876e <__assert_func+0x26>
 8008758:	4b07      	ldr	r3, [pc, #28]	@ (8008778 <__assert_func+0x30>)
 800875a:	461c      	mov	r4, r3
 800875c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008760:	9100      	str	r1, [sp, #0]
 8008762:	462b      	mov	r3, r5
 8008764:	4905      	ldr	r1, [pc, #20]	@ (800877c <__assert_func+0x34>)
 8008766:	f000 fba7 	bl	8008eb8 <fiprintf>
 800876a:	f000 fbb7 	bl	8008edc <abort>
 800876e:	4b04      	ldr	r3, [pc, #16]	@ (8008780 <__assert_func+0x38>)
 8008770:	e7f4      	b.n	800875c <__assert_func+0x14>
 8008772:	bf00      	nop
 8008774:	20000018 	.word	0x20000018
 8008778:	0800986d 	.word	0x0800986d
 800877c:	0800983f 	.word	0x0800983f
 8008780:	08009832 	.word	0x08009832

08008784 <_calloc_r>:
 8008784:	b570      	push	{r4, r5, r6, lr}
 8008786:	fba1 5402 	umull	r5, r4, r1, r2
 800878a:	b93c      	cbnz	r4, 800879c <_calloc_r+0x18>
 800878c:	4629      	mov	r1, r5
 800878e:	f7fe f9c3 	bl	8006b18 <_malloc_r>
 8008792:	4606      	mov	r6, r0
 8008794:	b928      	cbnz	r0, 80087a2 <_calloc_r+0x1e>
 8008796:	2600      	movs	r6, #0
 8008798:	4630      	mov	r0, r6
 800879a:	bd70      	pop	{r4, r5, r6, pc}
 800879c:	220c      	movs	r2, #12
 800879e:	6002      	str	r2, [r0, #0]
 80087a0:	e7f9      	b.n	8008796 <_calloc_r+0x12>
 80087a2:	462a      	mov	r2, r5
 80087a4:	4621      	mov	r1, r4
 80087a6:	f7fd fa70 	bl	8005c8a <memset>
 80087aa:	e7f5      	b.n	8008798 <_calloc_r+0x14>

080087ac <rshift>:
 80087ac:	6903      	ldr	r3, [r0, #16]
 80087ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80087b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80087b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80087ba:	f100 0414 	add.w	r4, r0, #20
 80087be:	dd45      	ble.n	800884c <rshift+0xa0>
 80087c0:	f011 011f 	ands.w	r1, r1, #31
 80087c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80087c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80087cc:	d10c      	bne.n	80087e8 <rshift+0x3c>
 80087ce:	f100 0710 	add.w	r7, r0, #16
 80087d2:	4629      	mov	r1, r5
 80087d4:	42b1      	cmp	r1, r6
 80087d6:	d334      	bcc.n	8008842 <rshift+0x96>
 80087d8:	1a9b      	subs	r3, r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	1eea      	subs	r2, r5, #3
 80087de:	4296      	cmp	r6, r2
 80087e0:	bf38      	it	cc
 80087e2:	2300      	movcc	r3, #0
 80087e4:	4423      	add	r3, r4
 80087e6:	e015      	b.n	8008814 <rshift+0x68>
 80087e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80087ec:	f1c1 0820 	rsb	r8, r1, #32
 80087f0:	40cf      	lsrs	r7, r1
 80087f2:	f105 0e04 	add.w	lr, r5, #4
 80087f6:	46a1      	mov	r9, r4
 80087f8:	4576      	cmp	r6, lr
 80087fa:	46f4      	mov	ip, lr
 80087fc:	d815      	bhi.n	800882a <rshift+0x7e>
 80087fe:	1a9a      	subs	r2, r3, r2
 8008800:	0092      	lsls	r2, r2, #2
 8008802:	3a04      	subs	r2, #4
 8008804:	3501      	adds	r5, #1
 8008806:	42ae      	cmp	r6, r5
 8008808:	bf38      	it	cc
 800880a:	2200      	movcc	r2, #0
 800880c:	18a3      	adds	r3, r4, r2
 800880e:	50a7      	str	r7, [r4, r2]
 8008810:	b107      	cbz	r7, 8008814 <rshift+0x68>
 8008812:	3304      	adds	r3, #4
 8008814:	1b1a      	subs	r2, r3, r4
 8008816:	42a3      	cmp	r3, r4
 8008818:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800881c:	bf08      	it	eq
 800881e:	2300      	moveq	r3, #0
 8008820:	6102      	str	r2, [r0, #16]
 8008822:	bf08      	it	eq
 8008824:	6143      	streq	r3, [r0, #20]
 8008826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800882a:	f8dc c000 	ldr.w	ip, [ip]
 800882e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008832:	ea4c 0707 	orr.w	r7, ip, r7
 8008836:	f849 7b04 	str.w	r7, [r9], #4
 800883a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800883e:	40cf      	lsrs	r7, r1
 8008840:	e7da      	b.n	80087f8 <rshift+0x4c>
 8008842:	f851 cb04 	ldr.w	ip, [r1], #4
 8008846:	f847 cf04 	str.w	ip, [r7, #4]!
 800884a:	e7c3      	b.n	80087d4 <rshift+0x28>
 800884c:	4623      	mov	r3, r4
 800884e:	e7e1      	b.n	8008814 <rshift+0x68>

08008850 <__hexdig_fun>:
 8008850:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008854:	2b09      	cmp	r3, #9
 8008856:	d802      	bhi.n	800885e <__hexdig_fun+0xe>
 8008858:	3820      	subs	r0, #32
 800885a:	b2c0      	uxtb	r0, r0
 800885c:	4770      	bx	lr
 800885e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008862:	2b05      	cmp	r3, #5
 8008864:	d801      	bhi.n	800886a <__hexdig_fun+0x1a>
 8008866:	3847      	subs	r0, #71	@ 0x47
 8008868:	e7f7      	b.n	800885a <__hexdig_fun+0xa>
 800886a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800886e:	2b05      	cmp	r3, #5
 8008870:	d801      	bhi.n	8008876 <__hexdig_fun+0x26>
 8008872:	3827      	subs	r0, #39	@ 0x27
 8008874:	e7f1      	b.n	800885a <__hexdig_fun+0xa>
 8008876:	2000      	movs	r0, #0
 8008878:	4770      	bx	lr
	...

0800887c <__gethex>:
 800887c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	b085      	sub	sp, #20
 8008882:	468a      	mov	sl, r1
 8008884:	9302      	str	r3, [sp, #8]
 8008886:	680b      	ldr	r3, [r1, #0]
 8008888:	9001      	str	r0, [sp, #4]
 800888a:	4690      	mov	r8, r2
 800888c:	1c9c      	adds	r4, r3, #2
 800888e:	46a1      	mov	r9, r4
 8008890:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008894:	2830      	cmp	r0, #48	@ 0x30
 8008896:	d0fa      	beq.n	800888e <__gethex+0x12>
 8008898:	eba9 0303 	sub.w	r3, r9, r3
 800889c:	f1a3 0b02 	sub.w	fp, r3, #2
 80088a0:	f7ff ffd6 	bl	8008850 <__hexdig_fun>
 80088a4:	4605      	mov	r5, r0
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d168      	bne.n	800897c <__gethex+0x100>
 80088aa:	49a0      	ldr	r1, [pc, #640]	@ (8008b2c <__gethex+0x2b0>)
 80088ac:	2201      	movs	r2, #1
 80088ae:	4648      	mov	r0, r9
 80088b0:	f7ff ff12 	bl	80086d8 <strncmp>
 80088b4:	4607      	mov	r7, r0
 80088b6:	2800      	cmp	r0, #0
 80088b8:	d167      	bne.n	800898a <__gethex+0x10e>
 80088ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 80088be:	4626      	mov	r6, r4
 80088c0:	f7ff ffc6 	bl	8008850 <__hexdig_fun>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	d062      	beq.n	800898e <__gethex+0x112>
 80088c8:	4623      	mov	r3, r4
 80088ca:	7818      	ldrb	r0, [r3, #0]
 80088cc:	2830      	cmp	r0, #48	@ 0x30
 80088ce:	4699      	mov	r9, r3
 80088d0:	f103 0301 	add.w	r3, r3, #1
 80088d4:	d0f9      	beq.n	80088ca <__gethex+0x4e>
 80088d6:	f7ff ffbb 	bl	8008850 <__hexdig_fun>
 80088da:	fab0 f580 	clz	r5, r0
 80088de:	096d      	lsrs	r5, r5, #5
 80088e0:	f04f 0b01 	mov.w	fp, #1
 80088e4:	464a      	mov	r2, r9
 80088e6:	4616      	mov	r6, r2
 80088e8:	3201      	adds	r2, #1
 80088ea:	7830      	ldrb	r0, [r6, #0]
 80088ec:	f7ff ffb0 	bl	8008850 <__hexdig_fun>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	d1f8      	bne.n	80088e6 <__gethex+0x6a>
 80088f4:	498d      	ldr	r1, [pc, #564]	@ (8008b2c <__gethex+0x2b0>)
 80088f6:	2201      	movs	r2, #1
 80088f8:	4630      	mov	r0, r6
 80088fa:	f7ff feed 	bl	80086d8 <strncmp>
 80088fe:	2800      	cmp	r0, #0
 8008900:	d13f      	bne.n	8008982 <__gethex+0x106>
 8008902:	b944      	cbnz	r4, 8008916 <__gethex+0x9a>
 8008904:	1c74      	adds	r4, r6, #1
 8008906:	4622      	mov	r2, r4
 8008908:	4616      	mov	r6, r2
 800890a:	3201      	adds	r2, #1
 800890c:	7830      	ldrb	r0, [r6, #0]
 800890e:	f7ff ff9f 	bl	8008850 <__hexdig_fun>
 8008912:	2800      	cmp	r0, #0
 8008914:	d1f8      	bne.n	8008908 <__gethex+0x8c>
 8008916:	1ba4      	subs	r4, r4, r6
 8008918:	00a7      	lsls	r7, r4, #2
 800891a:	7833      	ldrb	r3, [r6, #0]
 800891c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008920:	2b50      	cmp	r3, #80	@ 0x50
 8008922:	d13e      	bne.n	80089a2 <__gethex+0x126>
 8008924:	7873      	ldrb	r3, [r6, #1]
 8008926:	2b2b      	cmp	r3, #43	@ 0x2b
 8008928:	d033      	beq.n	8008992 <__gethex+0x116>
 800892a:	2b2d      	cmp	r3, #45	@ 0x2d
 800892c:	d034      	beq.n	8008998 <__gethex+0x11c>
 800892e:	1c71      	adds	r1, r6, #1
 8008930:	2400      	movs	r4, #0
 8008932:	7808      	ldrb	r0, [r1, #0]
 8008934:	f7ff ff8c 	bl	8008850 <__hexdig_fun>
 8008938:	1e43      	subs	r3, r0, #1
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b18      	cmp	r3, #24
 800893e:	d830      	bhi.n	80089a2 <__gethex+0x126>
 8008940:	f1a0 0210 	sub.w	r2, r0, #16
 8008944:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008948:	f7ff ff82 	bl	8008850 <__hexdig_fun>
 800894c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008950:	fa5f fc8c 	uxtb.w	ip, ip
 8008954:	f1bc 0f18 	cmp.w	ip, #24
 8008958:	f04f 030a 	mov.w	r3, #10
 800895c:	d91e      	bls.n	800899c <__gethex+0x120>
 800895e:	b104      	cbz	r4, 8008962 <__gethex+0xe6>
 8008960:	4252      	negs	r2, r2
 8008962:	4417      	add	r7, r2
 8008964:	f8ca 1000 	str.w	r1, [sl]
 8008968:	b1ed      	cbz	r5, 80089a6 <__gethex+0x12a>
 800896a:	f1bb 0f00 	cmp.w	fp, #0
 800896e:	bf0c      	ite	eq
 8008970:	2506      	moveq	r5, #6
 8008972:	2500      	movne	r5, #0
 8008974:	4628      	mov	r0, r5
 8008976:	b005      	add	sp, #20
 8008978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897c:	2500      	movs	r5, #0
 800897e:	462c      	mov	r4, r5
 8008980:	e7b0      	b.n	80088e4 <__gethex+0x68>
 8008982:	2c00      	cmp	r4, #0
 8008984:	d1c7      	bne.n	8008916 <__gethex+0x9a>
 8008986:	4627      	mov	r7, r4
 8008988:	e7c7      	b.n	800891a <__gethex+0x9e>
 800898a:	464e      	mov	r6, r9
 800898c:	462f      	mov	r7, r5
 800898e:	2501      	movs	r5, #1
 8008990:	e7c3      	b.n	800891a <__gethex+0x9e>
 8008992:	2400      	movs	r4, #0
 8008994:	1cb1      	adds	r1, r6, #2
 8008996:	e7cc      	b.n	8008932 <__gethex+0xb6>
 8008998:	2401      	movs	r4, #1
 800899a:	e7fb      	b.n	8008994 <__gethex+0x118>
 800899c:	fb03 0002 	mla	r0, r3, r2, r0
 80089a0:	e7ce      	b.n	8008940 <__gethex+0xc4>
 80089a2:	4631      	mov	r1, r6
 80089a4:	e7de      	b.n	8008964 <__gethex+0xe8>
 80089a6:	eba6 0309 	sub.w	r3, r6, r9
 80089aa:	3b01      	subs	r3, #1
 80089ac:	4629      	mov	r1, r5
 80089ae:	2b07      	cmp	r3, #7
 80089b0:	dc0a      	bgt.n	80089c8 <__gethex+0x14c>
 80089b2:	9801      	ldr	r0, [sp, #4]
 80089b4:	f7fe f93c 	bl	8006c30 <_Balloc>
 80089b8:	4604      	mov	r4, r0
 80089ba:	b940      	cbnz	r0, 80089ce <__gethex+0x152>
 80089bc:	4b5c      	ldr	r3, [pc, #368]	@ (8008b30 <__gethex+0x2b4>)
 80089be:	4602      	mov	r2, r0
 80089c0:	21e4      	movs	r1, #228	@ 0xe4
 80089c2:	485c      	ldr	r0, [pc, #368]	@ (8008b34 <__gethex+0x2b8>)
 80089c4:	f7ff fec0 	bl	8008748 <__assert_func>
 80089c8:	3101      	adds	r1, #1
 80089ca:	105b      	asrs	r3, r3, #1
 80089cc:	e7ef      	b.n	80089ae <__gethex+0x132>
 80089ce:	f100 0a14 	add.w	sl, r0, #20
 80089d2:	2300      	movs	r3, #0
 80089d4:	4655      	mov	r5, sl
 80089d6:	469b      	mov	fp, r3
 80089d8:	45b1      	cmp	r9, r6
 80089da:	d337      	bcc.n	8008a4c <__gethex+0x1d0>
 80089dc:	f845 bb04 	str.w	fp, [r5], #4
 80089e0:	eba5 050a 	sub.w	r5, r5, sl
 80089e4:	10ad      	asrs	r5, r5, #2
 80089e6:	6125      	str	r5, [r4, #16]
 80089e8:	4658      	mov	r0, fp
 80089ea:	f7fe fa13 	bl	8006e14 <__hi0bits>
 80089ee:	016d      	lsls	r5, r5, #5
 80089f0:	f8d8 6000 	ldr.w	r6, [r8]
 80089f4:	1a2d      	subs	r5, r5, r0
 80089f6:	42b5      	cmp	r5, r6
 80089f8:	dd54      	ble.n	8008aa4 <__gethex+0x228>
 80089fa:	1bad      	subs	r5, r5, r6
 80089fc:	4629      	mov	r1, r5
 80089fe:	4620      	mov	r0, r4
 8008a00:	f7fe fda7 	bl	8007552 <__any_on>
 8008a04:	4681      	mov	r9, r0
 8008a06:	b178      	cbz	r0, 8008a28 <__gethex+0x1ac>
 8008a08:	1e6b      	subs	r3, r5, #1
 8008a0a:	1159      	asrs	r1, r3, #5
 8008a0c:	f003 021f 	and.w	r2, r3, #31
 8008a10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008a14:	f04f 0901 	mov.w	r9, #1
 8008a18:	fa09 f202 	lsl.w	r2, r9, r2
 8008a1c:	420a      	tst	r2, r1
 8008a1e:	d003      	beq.n	8008a28 <__gethex+0x1ac>
 8008a20:	454b      	cmp	r3, r9
 8008a22:	dc36      	bgt.n	8008a92 <__gethex+0x216>
 8008a24:	f04f 0902 	mov.w	r9, #2
 8008a28:	4629      	mov	r1, r5
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f7ff febe 	bl	80087ac <rshift>
 8008a30:	442f      	add	r7, r5
 8008a32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a36:	42bb      	cmp	r3, r7
 8008a38:	da42      	bge.n	8008ac0 <__gethex+0x244>
 8008a3a:	9801      	ldr	r0, [sp, #4]
 8008a3c:	4621      	mov	r1, r4
 8008a3e:	f7fe f937 	bl	8006cb0 <_Bfree>
 8008a42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a44:	2300      	movs	r3, #0
 8008a46:	6013      	str	r3, [r2, #0]
 8008a48:	25a3      	movs	r5, #163	@ 0xa3
 8008a4a:	e793      	b.n	8008974 <__gethex+0xf8>
 8008a4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008a50:	2a2e      	cmp	r2, #46	@ 0x2e
 8008a52:	d012      	beq.n	8008a7a <__gethex+0x1fe>
 8008a54:	2b20      	cmp	r3, #32
 8008a56:	d104      	bne.n	8008a62 <__gethex+0x1e6>
 8008a58:	f845 bb04 	str.w	fp, [r5], #4
 8008a5c:	f04f 0b00 	mov.w	fp, #0
 8008a60:	465b      	mov	r3, fp
 8008a62:	7830      	ldrb	r0, [r6, #0]
 8008a64:	9303      	str	r3, [sp, #12]
 8008a66:	f7ff fef3 	bl	8008850 <__hexdig_fun>
 8008a6a:	9b03      	ldr	r3, [sp, #12]
 8008a6c:	f000 000f 	and.w	r0, r0, #15
 8008a70:	4098      	lsls	r0, r3
 8008a72:	ea4b 0b00 	orr.w	fp, fp, r0
 8008a76:	3304      	adds	r3, #4
 8008a78:	e7ae      	b.n	80089d8 <__gethex+0x15c>
 8008a7a:	45b1      	cmp	r9, r6
 8008a7c:	d8ea      	bhi.n	8008a54 <__gethex+0x1d8>
 8008a7e:	492b      	ldr	r1, [pc, #172]	@ (8008b2c <__gethex+0x2b0>)
 8008a80:	9303      	str	r3, [sp, #12]
 8008a82:	2201      	movs	r2, #1
 8008a84:	4630      	mov	r0, r6
 8008a86:	f7ff fe27 	bl	80086d8 <strncmp>
 8008a8a:	9b03      	ldr	r3, [sp, #12]
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	d1e1      	bne.n	8008a54 <__gethex+0x1d8>
 8008a90:	e7a2      	b.n	80089d8 <__gethex+0x15c>
 8008a92:	1ea9      	subs	r1, r5, #2
 8008a94:	4620      	mov	r0, r4
 8008a96:	f7fe fd5c 	bl	8007552 <__any_on>
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	d0c2      	beq.n	8008a24 <__gethex+0x1a8>
 8008a9e:	f04f 0903 	mov.w	r9, #3
 8008aa2:	e7c1      	b.n	8008a28 <__gethex+0x1ac>
 8008aa4:	da09      	bge.n	8008aba <__gethex+0x23e>
 8008aa6:	1b75      	subs	r5, r6, r5
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	9801      	ldr	r0, [sp, #4]
 8008aac:	462a      	mov	r2, r5
 8008aae:	f7fe fb17 	bl	80070e0 <__lshift>
 8008ab2:	1b7f      	subs	r7, r7, r5
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	f100 0a14 	add.w	sl, r0, #20
 8008aba:	f04f 0900 	mov.w	r9, #0
 8008abe:	e7b8      	b.n	8008a32 <__gethex+0x1b6>
 8008ac0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008ac4:	42bd      	cmp	r5, r7
 8008ac6:	dd6f      	ble.n	8008ba8 <__gethex+0x32c>
 8008ac8:	1bed      	subs	r5, r5, r7
 8008aca:	42ae      	cmp	r6, r5
 8008acc:	dc34      	bgt.n	8008b38 <__gethex+0x2bc>
 8008ace:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d022      	beq.n	8008b1c <__gethex+0x2a0>
 8008ad6:	2b03      	cmp	r3, #3
 8008ad8:	d024      	beq.n	8008b24 <__gethex+0x2a8>
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d115      	bne.n	8008b0a <__gethex+0x28e>
 8008ade:	42ae      	cmp	r6, r5
 8008ae0:	d113      	bne.n	8008b0a <__gethex+0x28e>
 8008ae2:	2e01      	cmp	r6, #1
 8008ae4:	d10b      	bne.n	8008afe <__gethex+0x282>
 8008ae6:	9a02      	ldr	r2, [sp, #8]
 8008ae8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008aec:	6013      	str	r3, [r2, #0]
 8008aee:	2301      	movs	r3, #1
 8008af0:	6123      	str	r3, [r4, #16]
 8008af2:	f8ca 3000 	str.w	r3, [sl]
 8008af6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008af8:	2562      	movs	r5, #98	@ 0x62
 8008afa:	601c      	str	r4, [r3, #0]
 8008afc:	e73a      	b.n	8008974 <__gethex+0xf8>
 8008afe:	1e71      	subs	r1, r6, #1
 8008b00:	4620      	mov	r0, r4
 8008b02:	f7fe fd26 	bl	8007552 <__any_on>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	d1ed      	bne.n	8008ae6 <__gethex+0x26a>
 8008b0a:	9801      	ldr	r0, [sp, #4]
 8008b0c:	4621      	mov	r1, r4
 8008b0e:	f7fe f8cf 	bl	8006cb0 <_Bfree>
 8008b12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b14:	2300      	movs	r3, #0
 8008b16:	6013      	str	r3, [r2, #0]
 8008b18:	2550      	movs	r5, #80	@ 0x50
 8008b1a:	e72b      	b.n	8008974 <__gethex+0xf8>
 8008b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d1f3      	bne.n	8008b0a <__gethex+0x28e>
 8008b22:	e7e0      	b.n	8008ae6 <__gethex+0x26a>
 8008b24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1dd      	bne.n	8008ae6 <__gethex+0x26a>
 8008b2a:	e7ee      	b.n	8008b0a <__gethex+0x28e>
 8008b2c:	080096c0 	.word	0x080096c0
 8008b30:	08009559 	.word	0x08009559
 8008b34:	0800986e 	.word	0x0800986e
 8008b38:	1e6f      	subs	r7, r5, #1
 8008b3a:	f1b9 0f00 	cmp.w	r9, #0
 8008b3e:	d130      	bne.n	8008ba2 <__gethex+0x326>
 8008b40:	b127      	cbz	r7, 8008b4c <__gethex+0x2d0>
 8008b42:	4639      	mov	r1, r7
 8008b44:	4620      	mov	r0, r4
 8008b46:	f7fe fd04 	bl	8007552 <__any_on>
 8008b4a:	4681      	mov	r9, r0
 8008b4c:	117a      	asrs	r2, r7, #5
 8008b4e:	2301      	movs	r3, #1
 8008b50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008b54:	f007 071f 	and.w	r7, r7, #31
 8008b58:	40bb      	lsls	r3, r7
 8008b5a:	4213      	tst	r3, r2
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	4620      	mov	r0, r4
 8008b60:	bf18      	it	ne
 8008b62:	f049 0902 	orrne.w	r9, r9, #2
 8008b66:	f7ff fe21 	bl	80087ac <rshift>
 8008b6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008b6e:	1b76      	subs	r6, r6, r5
 8008b70:	2502      	movs	r5, #2
 8008b72:	f1b9 0f00 	cmp.w	r9, #0
 8008b76:	d047      	beq.n	8008c08 <__gethex+0x38c>
 8008b78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d015      	beq.n	8008bac <__gethex+0x330>
 8008b80:	2b03      	cmp	r3, #3
 8008b82:	d017      	beq.n	8008bb4 <__gethex+0x338>
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	d109      	bne.n	8008b9c <__gethex+0x320>
 8008b88:	f019 0f02 	tst.w	r9, #2
 8008b8c:	d006      	beq.n	8008b9c <__gethex+0x320>
 8008b8e:	f8da 3000 	ldr.w	r3, [sl]
 8008b92:	ea49 0903 	orr.w	r9, r9, r3
 8008b96:	f019 0f01 	tst.w	r9, #1
 8008b9a:	d10e      	bne.n	8008bba <__gethex+0x33e>
 8008b9c:	f045 0510 	orr.w	r5, r5, #16
 8008ba0:	e032      	b.n	8008c08 <__gethex+0x38c>
 8008ba2:	f04f 0901 	mov.w	r9, #1
 8008ba6:	e7d1      	b.n	8008b4c <__gethex+0x2d0>
 8008ba8:	2501      	movs	r5, #1
 8008baa:	e7e2      	b.n	8008b72 <__gethex+0x2f6>
 8008bac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bae:	f1c3 0301 	rsb	r3, r3, #1
 8008bb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d0f0      	beq.n	8008b9c <__gethex+0x320>
 8008bba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008bbe:	f104 0314 	add.w	r3, r4, #20
 8008bc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008bc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008bca:	f04f 0c00 	mov.w	ip, #0
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008bd8:	d01b      	beq.n	8008c12 <__gethex+0x396>
 8008bda:	3201      	adds	r2, #1
 8008bdc:	6002      	str	r2, [r0, #0]
 8008bde:	2d02      	cmp	r5, #2
 8008be0:	f104 0314 	add.w	r3, r4, #20
 8008be4:	d13c      	bne.n	8008c60 <__gethex+0x3e4>
 8008be6:	f8d8 2000 	ldr.w	r2, [r8]
 8008bea:	3a01      	subs	r2, #1
 8008bec:	42b2      	cmp	r2, r6
 8008bee:	d109      	bne.n	8008c04 <__gethex+0x388>
 8008bf0:	1171      	asrs	r1, r6, #5
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008bf8:	f006 061f 	and.w	r6, r6, #31
 8008bfc:	fa02 f606 	lsl.w	r6, r2, r6
 8008c00:	421e      	tst	r6, r3
 8008c02:	d13a      	bne.n	8008c7a <__gethex+0x3fe>
 8008c04:	f045 0520 	orr.w	r5, r5, #32
 8008c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c0a:	601c      	str	r4, [r3, #0]
 8008c0c:	9b02      	ldr	r3, [sp, #8]
 8008c0e:	601f      	str	r7, [r3, #0]
 8008c10:	e6b0      	b.n	8008974 <__gethex+0xf8>
 8008c12:	4299      	cmp	r1, r3
 8008c14:	f843 cc04 	str.w	ip, [r3, #-4]
 8008c18:	d8d9      	bhi.n	8008bce <__gethex+0x352>
 8008c1a:	68a3      	ldr	r3, [r4, #8]
 8008c1c:	459b      	cmp	fp, r3
 8008c1e:	db17      	blt.n	8008c50 <__gethex+0x3d4>
 8008c20:	6861      	ldr	r1, [r4, #4]
 8008c22:	9801      	ldr	r0, [sp, #4]
 8008c24:	3101      	adds	r1, #1
 8008c26:	f7fe f803 	bl	8006c30 <_Balloc>
 8008c2a:	4681      	mov	r9, r0
 8008c2c:	b918      	cbnz	r0, 8008c36 <__gethex+0x3ba>
 8008c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8008c98 <__gethex+0x41c>)
 8008c30:	4602      	mov	r2, r0
 8008c32:	2184      	movs	r1, #132	@ 0x84
 8008c34:	e6c5      	b.n	80089c2 <__gethex+0x146>
 8008c36:	6922      	ldr	r2, [r4, #16]
 8008c38:	3202      	adds	r2, #2
 8008c3a:	f104 010c 	add.w	r1, r4, #12
 8008c3e:	0092      	lsls	r2, r2, #2
 8008c40:	300c      	adds	r0, #12
 8008c42:	f7ff fd6b 	bl	800871c <memcpy>
 8008c46:	4621      	mov	r1, r4
 8008c48:	9801      	ldr	r0, [sp, #4]
 8008c4a:	f7fe f831 	bl	8006cb0 <_Bfree>
 8008c4e:	464c      	mov	r4, r9
 8008c50:	6923      	ldr	r3, [r4, #16]
 8008c52:	1c5a      	adds	r2, r3, #1
 8008c54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c58:	6122      	str	r2, [r4, #16]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	615a      	str	r2, [r3, #20]
 8008c5e:	e7be      	b.n	8008bde <__gethex+0x362>
 8008c60:	6922      	ldr	r2, [r4, #16]
 8008c62:	455a      	cmp	r2, fp
 8008c64:	dd0b      	ble.n	8008c7e <__gethex+0x402>
 8008c66:	2101      	movs	r1, #1
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f7ff fd9f 	bl	80087ac <rshift>
 8008c6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c72:	3701      	adds	r7, #1
 8008c74:	42bb      	cmp	r3, r7
 8008c76:	f6ff aee0 	blt.w	8008a3a <__gethex+0x1be>
 8008c7a:	2501      	movs	r5, #1
 8008c7c:	e7c2      	b.n	8008c04 <__gethex+0x388>
 8008c7e:	f016 061f 	ands.w	r6, r6, #31
 8008c82:	d0fa      	beq.n	8008c7a <__gethex+0x3fe>
 8008c84:	4453      	add	r3, sl
 8008c86:	f1c6 0620 	rsb	r6, r6, #32
 8008c8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008c8e:	f7fe f8c1 	bl	8006e14 <__hi0bits>
 8008c92:	42b0      	cmp	r0, r6
 8008c94:	dbe7      	blt.n	8008c66 <__gethex+0x3ea>
 8008c96:	e7f0      	b.n	8008c7a <__gethex+0x3fe>
 8008c98:	08009559 	.word	0x08009559

08008c9c <L_shift>:
 8008c9c:	f1c2 0208 	rsb	r2, r2, #8
 8008ca0:	0092      	lsls	r2, r2, #2
 8008ca2:	b570      	push	{r4, r5, r6, lr}
 8008ca4:	f1c2 0620 	rsb	r6, r2, #32
 8008ca8:	6843      	ldr	r3, [r0, #4]
 8008caa:	6804      	ldr	r4, [r0, #0]
 8008cac:	fa03 f506 	lsl.w	r5, r3, r6
 8008cb0:	432c      	orrs	r4, r5
 8008cb2:	40d3      	lsrs	r3, r2
 8008cb4:	6004      	str	r4, [r0, #0]
 8008cb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008cba:	4288      	cmp	r0, r1
 8008cbc:	d3f4      	bcc.n	8008ca8 <L_shift+0xc>
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}

08008cc0 <__match>:
 8008cc0:	b530      	push	{r4, r5, lr}
 8008cc2:	6803      	ldr	r3, [r0, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cca:	b914      	cbnz	r4, 8008cd2 <__match+0x12>
 8008ccc:	6003      	str	r3, [r0, #0]
 8008cce:	2001      	movs	r0, #1
 8008cd0:	bd30      	pop	{r4, r5, pc}
 8008cd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008cda:	2d19      	cmp	r5, #25
 8008cdc:	bf98      	it	ls
 8008cde:	3220      	addls	r2, #32
 8008ce0:	42a2      	cmp	r2, r4
 8008ce2:	d0f0      	beq.n	8008cc6 <__match+0x6>
 8008ce4:	2000      	movs	r0, #0
 8008ce6:	e7f3      	b.n	8008cd0 <__match+0x10>

08008ce8 <__hexnan>:
 8008ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cec:	680b      	ldr	r3, [r1, #0]
 8008cee:	6801      	ldr	r1, [r0, #0]
 8008cf0:	115e      	asrs	r6, r3, #5
 8008cf2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008cf6:	f013 031f 	ands.w	r3, r3, #31
 8008cfa:	b087      	sub	sp, #28
 8008cfc:	bf18      	it	ne
 8008cfe:	3604      	addne	r6, #4
 8008d00:	2500      	movs	r5, #0
 8008d02:	1f37      	subs	r7, r6, #4
 8008d04:	4682      	mov	sl, r0
 8008d06:	4690      	mov	r8, r2
 8008d08:	9301      	str	r3, [sp, #4]
 8008d0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008d0e:	46b9      	mov	r9, r7
 8008d10:	463c      	mov	r4, r7
 8008d12:	9502      	str	r5, [sp, #8]
 8008d14:	46ab      	mov	fp, r5
 8008d16:	784a      	ldrb	r2, [r1, #1]
 8008d18:	1c4b      	adds	r3, r1, #1
 8008d1a:	9303      	str	r3, [sp, #12]
 8008d1c:	b342      	cbz	r2, 8008d70 <__hexnan+0x88>
 8008d1e:	4610      	mov	r0, r2
 8008d20:	9105      	str	r1, [sp, #20]
 8008d22:	9204      	str	r2, [sp, #16]
 8008d24:	f7ff fd94 	bl	8008850 <__hexdig_fun>
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	d151      	bne.n	8008dd0 <__hexnan+0xe8>
 8008d2c:	9a04      	ldr	r2, [sp, #16]
 8008d2e:	9905      	ldr	r1, [sp, #20]
 8008d30:	2a20      	cmp	r2, #32
 8008d32:	d818      	bhi.n	8008d66 <__hexnan+0x7e>
 8008d34:	9b02      	ldr	r3, [sp, #8]
 8008d36:	459b      	cmp	fp, r3
 8008d38:	dd13      	ble.n	8008d62 <__hexnan+0x7a>
 8008d3a:	454c      	cmp	r4, r9
 8008d3c:	d206      	bcs.n	8008d4c <__hexnan+0x64>
 8008d3e:	2d07      	cmp	r5, #7
 8008d40:	dc04      	bgt.n	8008d4c <__hexnan+0x64>
 8008d42:	462a      	mov	r2, r5
 8008d44:	4649      	mov	r1, r9
 8008d46:	4620      	mov	r0, r4
 8008d48:	f7ff ffa8 	bl	8008c9c <L_shift>
 8008d4c:	4544      	cmp	r4, r8
 8008d4e:	d952      	bls.n	8008df6 <__hexnan+0x10e>
 8008d50:	2300      	movs	r3, #0
 8008d52:	f1a4 0904 	sub.w	r9, r4, #4
 8008d56:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d5a:	f8cd b008 	str.w	fp, [sp, #8]
 8008d5e:	464c      	mov	r4, r9
 8008d60:	461d      	mov	r5, r3
 8008d62:	9903      	ldr	r1, [sp, #12]
 8008d64:	e7d7      	b.n	8008d16 <__hexnan+0x2e>
 8008d66:	2a29      	cmp	r2, #41	@ 0x29
 8008d68:	d157      	bne.n	8008e1a <__hexnan+0x132>
 8008d6a:	3102      	adds	r1, #2
 8008d6c:	f8ca 1000 	str.w	r1, [sl]
 8008d70:	f1bb 0f00 	cmp.w	fp, #0
 8008d74:	d051      	beq.n	8008e1a <__hexnan+0x132>
 8008d76:	454c      	cmp	r4, r9
 8008d78:	d206      	bcs.n	8008d88 <__hexnan+0xa0>
 8008d7a:	2d07      	cmp	r5, #7
 8008d7c:	dc04      	bgt.n	8008d88 <__hexnan+0xa0>
 8008d7e:	462a      	mov	r2, r5
 8008d80:	4649      	mov	r1, r9
 8008d82:	4620      	mov	r0, r4
 8008d84:	f7ff ff8a 	bl	8008c9c <L_shift>
 8008d88:	4544      	cmp	r4, r8
 8008d8a:	d936      	bls.n	8008dfa <__hexnan+0x112>
 8008d8c:	f1a8 0204 	sub.w	r2, r8, #4
 8008d90:	4623      	mov	r3, r4
 8008d92:	f853 1b04 	ldr.w	r1, [r3], #4
 8008d96:	f842 1f04 	str.w	r1, [r2, #4]!
 8008d9a:	429f      	cmp	r7, r3
 8008d9c:	d2f9      	bcs.n	8008d92 <__hexnan+0xaa>
 8008d9e:	1b3b      	subs	r3, r7, r4
 8008da0:	f023 0303 	bic.w	r3, r3, #3
 8008da4:	3304      	adds	r3, #4
 8008da6:	3401      	adds	r4, #1
 8008da8:	3e03      	subs	r6, #3
 8008daa:	42b4      	cmp	r4, r6
 8008dac:	bf88      	it	hi
 8008dae:	2304      	movhi	r3, #4
 8008db0:	4443      	add	r3, r8
 8008db2:	2200      	movs	r2, #0
 8008db4:	f843 2b04 	str.w	r2, [r3], #4
 8008db8:	429f      	cmp	r7, r3
 8008dba:	d2fb      	bcs.n	8008db4 <__hexnan+0xcc>
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	b91b      	cbnz	r3, 8008dc8 <__hexnan+0xe0>
 8008dc0:	4547      	cmp	r7, r8
 8008dc2:	d128      	bne.n	8008e16 <__hexnan+0x12e>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	2005      	movs	r0, #5
 8008dca:	b007      	add	sp, #28
 8008dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd0:	3501      	adds	r5, #1
 8008dd2:	2d08      	cmp	r5, #8
 8008dd4:	f10b 0b01 	add.w	fp, fp, #1
 8008dd8:	dd06      	ble.n	8008de8 <__hexnan+0x100>
 8008dda:	4544      	cmp	r4, r8
 8008ddc:	d9c1      	bls.n	8008d62 <__hexnan+0x7a>
 8008dde:	2300      	movs	r3, #0
 8008de0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008de4:	2501      	movs	r5, #1
 8008de6:	3c04      	subs	r4, #4
 8008de8:	6822      	ldr	r2, [r4, #0]
 8008dea:	f000 000f 	and.w	r0, r0, #15
 8008dee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008df2:	6020      	str	r0, [r4, #0]
 8008df4:	e7b5      	b.n	8008d62 <__hexnan+0x7a>
 8008df6:	2508      	movs	r5, #8
 8008df8:	e7b3      	b.n	8008d62 <__hexnan+0x7a>
 8008dfa:	9b01      	ldr	r3, [sp, #4]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0dd      	beq.n	8008dbc <__hexnan+0xd4>
 8008e00:	f1c3 0320 	rsb	r3, r3, #32
 8008e04:	f04f 32ff 	mov.w	r2, #4294967295
 8008e08:	40da      	lsrs	r2, r3
 8008e0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008e0e:	4013      	ands	r3, r2
 8008e10:	f846 3c04 	str.w	r3, [r6, #-4]
 8008e14:	e7d2      	b.n	8008dbc <__hexnan+0xd4>
 8008e16:	3f04      	subs	r7, #4
 8008e18:	e7d0      	b.n	8008dbc <__hexnan+0xd4>
 8008e1a:	2004      	movs	r0, #4
 8008e1c:	e7d5      	b.n	8008dca <__hexnan+0xe2>

08008e1e <__ascii_mbtowc>:
 8008e1e:	b082      	sub	sp, #8
 8008e20:	b901      	cbnz	r1, 8008e24 <__ascii_mbtowc+0x6>
 8008e22:	a901      	add	r1, sp, #4
 8008e24:	b142      	cbz	r2, 8008e38 <__ascii_mbtowc+0x1a>
 8008e26:	b14b      	cbz	r3, 8008e3c <__ascii_mbtowc+0x1e>
 8008e28:	7813      	ldrb	r3, [r2, #0]
 8008e2a:	600b      	str	r3, [r1, #0]
 8008e2c:	7812      	ldrb	r2, [r2, #0]
 8008e2e:	1e10      	subs	r0, r2, #0
 8008e30:	bf18      	it	ne
 8008e32:	2001      	movne	r0, #1
 8008e34:	b002      	add	sp, #8
 8008e36:	4770      	bx	lr
 8008e38:	4610      	mov	r0, r2
 8008e3a:	e7fb      	b.n	8008e34 <__ascii_mbtowc+0x16>
 8008e3c:	f06f 0001 	mvn.w	r0, #1
 8008e40:	e7f8      	b.n	8008e34 <__ascii_mbtowc+0x16>

08008e42 <_realloc_r>:
 8008e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e46:	4680      	mov	r8, r0
 8008e48:	4615      	mov	r5, r2
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	b921      	cbnz	r1, 8008e58 <_realloc_r+0x16>
 8008e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e52:	4611      	mov	r1, r2
 8008e54:	f7fd be60 	b.w	8006b18 <_malloc_r>
 8008e58:	b92a      	cbnz	r2, 8008e66 <_realloc_r+0x24>
 8008e5a:	f7fd fde9 	bl	8006a30 <_free_r>
 8008e5e:	2400      	movs	r4, #0
 8008e60:	4620      	mov	r0, r4
 8008e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e66:	f000 f840 	bl	8008eea <_malloc_usable_size_r>
 8008e6a:	4285      	cmp	r5, r0
 8008e6c:	4606      	mov	r6, r0
 8008e6e:	d802      	bhi.n	8008e76 <_realloc_r+0x34>
 8008e70:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008e74:	d8f4      	bhi.n	8008e60 <_realloc_r+0x1e>
 8008e76:	4629      	mov	r1, r5
 8008e78:	4640      	mov	r0, r8
 8008e7a:	f7fd fe4d 	bl	8006b18 <_malloc_r>
 8008e7e:	4607      	mov	r7, r0
 8008e80:	2800      	cmp	r0, #0
 8008e82:	d0ec      	beq.n	8008e5e <_realloc_r+0x1c>
 8008e84:	42b5      	cmp	r5, r6
 8008e86:	462a      	mov	r2, r5
 8008e88:	4621      	mov	r1, r4
 8008e8a:	bf28      	it	cs
 8008e8c:	4632      	movcs	r2, r6
 8008e8e:	f7ff fc45 	bl	800871c <memcpy>
 8008e92:	4621      	mov	r1, r4
 8008e94:	4640      	mov	r0, r8
 8008e96:	f7fd fdcb 	bl	8006a30 <_free_r>
 8008e9a:	463c      	mov	r4, r7
 8008e9c:	e7e0      	b.n	8008e60 <_realloc_r+0x1e>

08008e9e <__ascii_wctomb>:
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	b141      	cbz	r1, 8008eb6 <__ascii_wctomb+0x18>
 8008ea4:	2aff      	cmp	r2, #255	@ 0xff
 8008ea6:	d904      	bls.n	8008eb2 <__ascii_wctomb+0x14>
 8008ea8:	228a      	movs	r2, #138	@ 0x8a
 8008eaa:	601a      	str	r2, [r3, #0]
 8008eac:	f04f 30ff 	mov.w	r0, #4294967295
 8008eb0:	4770      	bx	lr
 8008eb2:	700a      	strb	r2, [r1, #0]
 8008eb4:	2001      	movs	r0, #1
 8008eb6:	4770      	bx	lr

08008eb8 <fiprintf>:
 8008eb8:	b40e      	push	{r1, r2, r3}
 8008eba:	b503      	push	{r0, r1, lr}
 8008ebc:	4601      	mov	r1, r0
 8008ebe:	ab03      	add	r3, sp, #12
 8008ec0:	4805      	ldr	r0, [pc, #20]	@ (8008ed8 <fiprintf+0x20>)
 8008ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ec6:	6800      	ldr	r0, [r0, #0]
 8008ec8:	9301      	str	r3, [sp, #4]
 8008eca:	f000 f83f 	bl	8008f4c <_vfiprintf_r>
 8008ece:	b002      	add	sp, #8
 8008ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ed4:	b003      	add	sp, #12
 8008ed6:	4770      	bx	lr
 8008ed8:	20000018 	.word	0x20000018

08008edc <abort>:
 8008edc:	b508      	push	{r3, lr}
 8008ede:	2006      	movs	r0, #6
 8008ee0:	f000 fa08 	bl	80092f4 <raise>
 8008ee4:	2001      	movs	r0, #1
 8008ee6:	f7f8 fd0d 	bl	8001904 <_exit>

08008eea <_malloc_usable_size_r>:
 8008eea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eee:	1f18      	subs	r0, r3, #4
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	bfbc      	itt	lt
 8008ef4:	580b      	ldrlt	r3, [r1, r0]
 8008ef6:	18c0      	addlt	r0, r0, r3
 8008ef8:	4770      	bx	lr

08008efa <__sfputc_r>:
 8008efa:	6893      	ldr	r3, [r2, #8]
 8008efc:	3b01      	subs	r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	b410      	push	{r4}
 8008f02:	6093      	str	r3, [r2, #8]
 8008f04:	da08      	bge.n	8008f18 <__sfputc_r+0x1e>
 8008f06:	6994      	ldr	r4, [r2, #24]
 8008f08:	42a3      	cmp	r3, r4
 8008f0a:	db01      	blt.n	8008f10 <__sfputc_r+0x16>
 8008f0c:	290a      	cmp	r1, #10
 8008f0e:	d103      	bne.n	8008f18 <__sfputc_r+0x1e>
 8008f10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f14:	f000 b932 	b.w	800917c <__swbuf_r>
 8008f18:	6813      	ldr	r3, [r2, #0]
 8008f1a:	1c58      	adds	r0, r3, #1
 8008f1c:	6010      	str	r0, [r2, #0]
 8008f1e:	7019      	strb	r1, [r3, #0]
 8008f20:	4608      	mov	r0, r1
 8008f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <__sfputs_r>:
 8008f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	460f      	mov	r7, r1
 8008f2e:	4614      	mov	r4, r2
 8008f30:	18d5      	adds	r5, r2, r3
 8008f32:	42ac      	cmp	r4, r5
 8008f34:	d101      	bne.n	8008f3a <__sfputs_r+0x12>
 8008f36:	2000      	movs	r0, #0
 8008f38:	e007      	b.n	8008f4a <__sfputs_r+0x22>
 8008f3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f3e:	463a      	mov	r2, r7
 8008f40:	4630      	mov	r0, r6
 8008f42:	f7ff ffda 	bl	8008efa <__sfputc_r>
 8008f46:	1c43      	adds	r3, r0, #1
 8008f48:	d1f3      	bne.n	8008f32 <__sfputs_r+0xa>
 8008f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008f4c <_vfiprintf_r>:
 8008f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f50:	460d      	mov	r5, r1
 8008f52:	b09d      	sub	sp, #116	@ 0x74
 8008f54:	4614      	mov	r4, r2
 8008f56:	4698      	mov	r8, r3
 8008f58:	4606      	mov	r6, r0
 8008f5a:	b118      	cbz	r0, 8008f64 <_vfiprintf_r+0x18>
 8008f5c:	6a03      	ldr	r3, [r0, #32]
 8008f5e:	b90b      	cbnz	r3, 8008f64 <_vfiprintf_r+0x18>
 8008f60:	f7fc fdfa 	bl	8005b58 <__sinit>
 8008f64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f66:	07d9      	lsls	r1, r3, #31
 8008f68:	d405      	bmi.n	8008f76 <_vfiprintf_r+0x2a>
 8008f6a:	89ab      	ldrh	r3, [r5, #12]
 8008f6c:	059a      	lsls	r2, r3, #22
 8008f6e:	d402      	bmi.n	8008f76 <_vfiprintf_r+0x2a>
 8008f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f72:	f7fc ff08 	bl	8005d86 <__retarget_lock_acquire_recursive>
 8008f76:	89ab      	ldrh	r3, [r5, #12]
 8008f78:	071b      	lsls	r3, r3, #28
 8008f7a:	d501      	bpl.n	8008f80 <_vfiprintf_r+0x34>
 8008f7c:	692b      	ldr	r3, [r5, #16]
 8008f7e:	b99b      	cbnz	r3, 8008fa8 <_vfiprintf_r+0x5c>
 8008f80:	4629      	mov	r1, r5
 8008f82:	4630      	mov	r0, r6
 8008f84:	f000 f938 	bl	80091f8 <__swsetup_r>
 8008f88:	b170      	cbz	r0, 8008fa8 <_vfiprintf_r+0x5c>
 8008f8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f8c:	07dc      	lsls	r4, r3, #31
 8008f8e:	d504      	bpl.n	8008f9a <_vfiprintf_r+0x4e>
 8008f90:	f04f 30ff 	mov.w	r0, #4294967295
 8008f94:	b01d      	add	sp, #116	@ 0x74
 8008f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9a:	89ab      	ldrh	r3, [r5, #12]
 8008f9c:	0598      	lsls	r0, r3, #22
 8008f9e:	d4f7      	bmi.n	8008f90 <_vfiprintf_r+0x44>
 8008fa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fa2:	f7fc fef1 	bl	8005d88 <__retarget_lock_release_recursive>
 8008fa6:	e7f3      	b.n	8008f90 <_vfiprintf_r+0x44>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fac:	2320      	movs	r3, #32
 8008fae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fb6:	2330      	movs	r3, #48	@ 0x30
 8008fb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009168 <_vfiprintf_r+0x21c>
 8008fbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fc0:	f04f 0901 	mov.w	r9, #1
 8008fc4:	4623      	mov	r3, r4
 8008fc6:	469a      	mov	sl, r3
 8008fc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fcc:	b10a      	cbz	r2, 8008fd2 <_vfiprintf_r+0x86>
 8008fce:	2a25      	cmp	r2, #37	@ 0x25
 8008fd0:	d1f9      	bne.n	8008fc6 <_vfiprintf_r+0x7a>
 8008fd2:	ebba 0b04 	subs.w	fp, sl, r4
 8008fd6:	d00b      	beq.n	8008ff0 <_vfiprintf_r+0xa4>
 8008fd8:	465b      	mov	r3, fp
 8008fda:	4622      	mov	r2, r4
 8008fdc:	4629      	mov	r1, r5
 8008fde:	4630      	mov	r0, r6
 8008fe0:	f7ff ffa2 	bl	8008f28 <__sfputs_r>
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	f000 80a7 	beq.w	8009138 <_vfiprintf_r+0x1ec>
 8008fea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fec:	445a      	add	r2, fp
 8008fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	f000 809f 	beq.w	8009138 <_vfiprintf_r+0x1ec>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8009000:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009004:	f10a 0a01 	add.w	sl, sl, #1
 8009008:	9304      	str	r3, [sp, #16]
 800900a:	9307      	str	r3, [sp, #28]
 800900c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009010:	931a      	str	r3, [sp, #104]	@ 0x68
 8009012:	4654      	mov	r4, sl
 8009014:	2205      	movs	r2, #5
 8009016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800901a:	4853      	ldr	r0, [pc, #332]	@ (8009168 <_vfiprintf_r+0x21c>)
 800901c:	f7f7 f8d8 	bl	80001d0 <memchr>
 8009020:	9a04      	ldr	r2, [sp, #16]
 8009022:	b9d8      	cbnz	r0, 800905c <_vfiprintf_r+0x110>
 8009024:	06d1      	lsls	r1, r2, #27
 8009026:	bf44      	itt	mi
 8009028:	2320      	movmi	r3, #32
 800902a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800902e:	0713      	lsls	r3, r2, #28
 8009030:	bf44      	itt	mi
 8009032:	232b      	movmi	r3, #43	@ 0x2b
 8009034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009038:	f89a 3000 	ldrb.w	r3, [sl]
 800903c:	2b2a      	cmp	r3, #42	@ 0x2a
 800903e:	d015      	beq.n	800906c <_vfiprintf_r+0x120>
 8009040:	9a07      	ldr	r2, [sp, #28]
 8009042:	4654      	mov	r4, sl
 8009044:	2000      	movs	r0, #0
 8009046:	f04f 0c0a 	mov.w	ip, #10
 800904a:	4621      	mov	r1, r4
 800904c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009050:	3b30      	subs	r3, #48	@ 0x30
 8009052:	2b09      	cmp	r3, #9
 8009054:	d94b      	bls.n	80090ee <_vfiprintf_r+0x1a2>
 8009056:	b1b0      	cbz	r0, 8009086 <_vfiprintf_r+0x13a>
 8009058:	9207      	str	r2, [sp, #28]
 800905a:	e014      	b.n	8009086 <_vfiprintf_r+0x13a>
 800905c:	eba0 0308 	sub.w	r3, r0, r8
 8009060:	fa09 f303 	lsl.w	r3, r9, r3
 8009064:	4313      	orrs	r3, r2
 8009066:	9304      	str	r3, [sp, #16]
 8009068:	46a2      	mov	sl, r4
 800906a:	e7d2      	b.n	8009012 <_vfiprintf_r+0xc6>
 800906c:	9b03      	ldr	r3, [sp, #12]
 800906e:	1d19      	adds	r1, r3, #4
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	9103      	str	r1, [sp, #12]
 8009074:	2b00      	cmp	r3, #0
 8009076:	bfbb      	ittet	lt
 8009078:	425b      	neglt	r3, r3
 800907a:	f042 0202 	orrlt.w	r2, r2, #2
 800907e:	9307      	strge	r3, [sp, #28]
 8009080:	9307      	strlt	r3, [sp, #28]
 8009082:	bfb8      	it	lt
 8009084:	9204      	strlt	r2, [sp, #16]
 8009086:	7823      	ldrb	r3, [r4, #0]
 8009088:	2b2e      	cmp	r3, #46	@ 0x2e
 800908a:	d10a      	bne.n	80090a2 <_vfiprintf_r+0x156>
 800908c:	7863      	ldrb	r3, [r4, #1]
 800908e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009090:	d132      	bne.n	80090f8 <_vfiprintf_r+0x1ac>
 8009092:	9b03      	ldr	r3, [sp, #12]
 8009094:	1d1a      	adds	r2, r3, #4
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	9203      	str	r2, [sp, #12]
 800909a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800909e:	3402      	adds	r4, #2
 80090a0:	9305      	str	r3, [sp, #20]
 80090a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009178 <_vfiprintf_r+0x22c>
 80090a6:	7821      	ldrb	r1, [r4, #0]
 80090a8:	2203      	movs	r2, #3
 80090aa:	4650      	mov	r0, sl
 80090ac:	f7f7 f890 	bl	80001d0 <memchr>
 80090b0:	b138      	cbz	r0, 80090c2 <_vfiprintf_r+0x176>
 80090b2:	9b04      	ldr	r3, [sp, #16]
 80090b4:	eba0 000a 	sub.w	r0, r0, sl
 80090b8:	2240      	movs	r2, #64	@ 0x40
 80090ba:	4082      	lsls	r2, r0
 80090bc:	4313      	orrs	r3, r2
 80090be:	3401      	adds	r4, #1
 80090c0:	9304      	str	r3, [sp, #16]
 80090c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c6:	4829      	ldr	r0, [pc, #164]	@ (800916c <_vfiprintf_r+0x220>)
 80090c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090cc:	2206      	movs	r2, #6
 80090ce:	f7f7 f87f 	bl	80001d0 <memchr>
 80090d2:	2800      	cmp	r0, #0
 80090d4:	d03f      	beq.n	8009156 <_vfiprintf_r+0x20a>
 80090d6:	4b26      	ldr	r3, [pc, #152]	@ (8009170 <_vfiprintf_r+0x224>)
 80090d8:	bb1b      	cbnz	r3, 8009122 <_vfiprintf_r+0x1d6>
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	3307      	adds	r3, #7
 80090de:	f023 0307 	bic.w	r3, r3, #7
 80090e2:	3308      	adds	r3, #8
 80090e4:	9303      	str	r3, [sp, #12]
 80090e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e8:	443b      	add	r3, r7
 80090ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ec:	e76a      	b.n	8008fc4 <_vfiprintf_r+0x78>
 80090ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80090f2:	460c      	mov	r4, r1
 80090f4:	2001      	movs	r0, #1
 80090f6:	e7a8      	b.n	800904a <_vfiprintf_r+0xfe>
 80090f8:	2300      	movs	r3, #0
 80090fa:	3401      	adds	r4, #1
 80090fc:	9305      	str	r3, [sp, #20]
 80090fe:	4619      	mov	r1, r3
 8009100:	f04f 0c0a 	mov.w	ip, #10
 8009104:	4620      	mov	r0, r4
 8009106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800910a:	3a30      	subs	r2, #48	@ 0x30
 800910c:	2a09      	cmp	r2, #9
 800910e:	d903      	bls.n	8009118 <_vfiprintf_r+0x1cc>
 8009110:	2b00      	cmp	r3, #0
 8009112:	d0c6      	beq.n	80090a2 <_vfiprintf_r+0x156>
 8009114:	9105      	str	r1, [sp, #20]
 8009116:	e7c4      	b.n	80090a2 <_vfiprintf_r+0x156>
 8009118:	fb0c 2101 	mla	r1, ip, r1, r2
 800911c:	4604      	mov	r4, r0
 800911e:	2301      	movs	r3, #1
 8009120:	e7f0      	b.n	8009104 <_vfiprintf_r+0x1b8>
 8009122:	ab03      	add	r3, sp, #12
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	462a      	mov	r2, r5
 8009128:	4b12      	ldr	r3, [pc, #72]	@ (8009174 <_vfiprintf_r+0x228>)
 800912a:	a904      	add	r1, sp, #16
 800912c:	4630      	mov	r0, r6
 800912e:	f7fb febb 	bl	8004ea8 <_printf_float>
 8009132:	4607      	mov	r7, r0
 8009134:	1c78      	adds	r0, r7, #1
 8009136:	d1d6      	bne.n	80090e6 <_vfiprintf_r+0x19a>
 8009138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800913a:	07d9      	lsls	r1, r3, #31
 800913c:	d405      	bmi.n	800914a <_vfiprintf_r+0x1fe>
 800913e:	89ab      	ldrh	r3, [r5, #12]
 8009140:	059a      	lsls	r2, r3, #22
 8009142:	d402      	bmi.n	800914a <_vfiprintf_r+0x1fe>
 8009144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009146:	f7fc fe1f 	bl	8005d88 <__retarget_lock_release_recursive>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	065b      	lsls	r3, r3, #25
 800914e:	f53f af1f 	bmi.w	8008f90 <_vfiprintf_r+0x44>
 8009152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009154:	e71e      	b.n	8008f94 <_vfiprintf_r+0x48>
 8009156:	ab03      	add	r3, sp, #12
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	462a      	mov	r2, r5
 800915c:	4b05      	ldr	r3, [pc, #20]	@ (8009174 <_vfiprintf_r+0x228>)
 800915e:	a904      	add	r1, sp, #16
 8009160:	4630      	mov	r0, r6
 8009162:	f7fc f939 	bl	80053d8 <_printf_i>
 8009166:	e7e4      	b.n	8009132 <_vfiprintf_r+0x1e6>
 8009168:	08009819 	.word	0x08009819
 800916c:	08009823 	.word	0x08009823
 8009170:	08004ea9 	.word	0x08004ea9
 8009174:	08008f29 	.word	0x08008f29
 8009178:	0800981f 	.word	0x0800981f

0800917c <__swbuf_r>:
 800917c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800917e:	460e      	mov	r6, r1
 8009180:	4614      	mov	r4, r2
 8009182:	4605      	mov	r5, r0
 8009184:	b118      	cbz	r0, 800918e <__swbuf_r+0x12>
 8009186:	6a03      	ldr	r3, [r0, #32]
 8009188:	b90b      	cbnz	r3, 800918e <__swbuf_r+0x12>
 800918a:	f7fc fce5 	bl	8005b58 <__sinit>
 800918e:	69a3      	ldr	r3, [r4, #24]
 8009190:	60a3      	str	r3, [r4, #8]
 8009192:	89a3      	ldrh	r3, [r4, #12]
 8009194:	071a      	lsls	r2, r3, #28
 8009196:	d501      	bpl.n	800919c <__swbuf_r+0x20>
 8009198:	6923      	ldr	r3, [r4, #16]
 800919a:	b943      	cbnz	r3, 80091ae <__swbuf_r+0x32>
 800919c:	4621      	mov	r1, r4
 800919e:	4628      	mov	r0, r5
 80091a0:	f000 f82a 	bl	80091f8 <__swsetup_r>
 80091a4:	b118      	cbz	r0, 80091ae <__swbuf_r+0x32>
 80091a6:	f04f 37ff 	mov.w	r7, #4294967295
 80091aa:	4638      	mov	r0, r7
 80091ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ae:	6823      	ldr	r3, [r4, #0]
 80091b0:	6922      	ldr	r2, [r4, #16]
 80091b2:	1a98      	subs	r0, r3, r2
 80091b4:	6963      	ldr	r3, [r4, #20]
 80091b6:	b2f6      	uxtb	r6, r6
 80091b8:	4283      	cmp	r3, r0
 80091ba:	4637      	mov	r7, r6
 80091bc:	dc05      	bgt.n	80091ca <__swbuf_r+0x4e>
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f7ff fa47 	bl	8008654 <_fflush_r>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	d1ed      	bne.n	80091a6 <__swbuf_r+0x2a>
 80091ca:	68a3      	ldr	r3, [r4, #8]
 80091cc:	3b01      	subs	r3, #1
 80091ce:	60a3      	str	r3, [r4, #8]
 80091d0:	6823      	ldr	r3, [r4, #0]
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	6022      	str	r2, [r4, #0]
 80091d6:	701e      	strb	r6, [r3, #0]
 80091d8:	6962      	ldr	r2, [r4, #20]
 80091da:	1c43      	adds	r3, r0, #1
 80091dc:	429a      	cmp	r2, r3
 80091de:	d004      	beq.n	80091ea <__swbuf_r+0x6e>
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	07db      	lsls	r3, r3, #31
 80091e4:	d5e1      	bpl.n	80091aa <__swbuf_r+0x2e>
 80091e6:	2e0a      	cmp	r6, #10
 80091e8:	d1df      	bne.n	80091aa <__swbuf_r+0x2e>
 80091ea:	4621      	mov	r1, r4
 80091ec:	4628      	mov	r0, r5
 80091ee:	f7ff fa31 	bl	8008654 <_fflush_r>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	d0d9      	beq.n	80091aa <__swbuf_r+0x2e>
 80091f6:	e7d6      	b.n	80091a6 <__swbuf_r+0x2a>

080091f8 <__swsetup_r>:
 80091f8:	b538      	push	{r3, r4, r5, lr}
 80091fa:	4b29      	ldr	r3, [pc, #164]	@ (80092a0 <__swsetup_r+0xa8>)
 80091fc:	4605      	mov	r5, r0
 80091fe:	6818      	ldr	r0, [r3, #0]
 8009200:	460c      	mov	r4, r1
 8009202:	b118      	cbz	r0, 800920c <__swsetup_r+0x14>
 8009204:	6a03      	ldr	r3, [r0, #32]
 8009206:	b90b      	cbnz	r3, 800920c <__swsetup_r+0x14>
 8009208:	f7fc fca6 	bl	8005b58 <__sinit>
 800920c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009210:	0719      	lsls	r1, r3, #28
 8009212:	d422      	bmi.n	800925a <__swsetup_r+0x62>
 8009214:	06da      	lsls	r2, r3, #27
 8009216:	d407      	bmi.n	8009228 <__swsetup_r+0x30>
 8009218:	2209      	movs	r2, #9
 800921a:	602a      	str	r2, [r5, #0]
 800921c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	f04f 30ff 	mov.w	r0, #4294967295
 8009226:	e033      	b.n	8009290 <__swsetup_r+0x98>
 8009228:	0758      	lsls	r0, r3, #29
 800922a:	d512      	bpl.n	8009252 <__swsetup_r+0x5a>
 800922c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800922e:	b141      	cbz	r1, 8009242 <__swsetup_r+0x4a>
 8009230:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009234:	4299      	cmp	r1, r3
 8009236:	d002      	beq.n	800923e <__swsetup_r+0x46>
 8009238:	4628      	mov	r0, r5
 800923a:	f7fd fbf9 	bl	8006a30 <_free_r>
 800923e:	2300      	movs	r3, #0
 8009240:	6363      	str	r3, [r4, #52]	@ 0x34
 8009242:	89a3      	ldrh	r3, [r4, #12]
 8009244:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009248:	81a3      	strh	r3, [r4, #12]
 800924a:	2300      	movs	r3, #0
 800924c:	6063      	str	r3, [r4, #4]
 800924e:	6923      	ldr	r3, [r4, #16]
 8009250:	6023      	str	r3, [r4, #0]
 8009252:	89a3      	ldrh	r3, [r4, #12]
 8009254:	f043 0308 	orr.w	r3, r3, #8
 8009258:	81a3      	strh	r3, [r4, #12]
 800925a:	6923      	ldr	r3, [r4, #16]
 800925c:	b94b      	cbnz	r3, 8009272 <__swsetup_r+0x7a>
 800925e:	89a3      	ldrh	r3, [r4, #12]
 8009260:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009268:	d003      	beq.n	8009272 <__swsetup_r+0x7a>
 800926a:	4621      	mov	r1, r4
 800926c:	4628      	mov	r0, r5
 800926e:	f000 f883 	bl	8009378 <__smakebuf_r>
 8009272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009276:	f013 0201 	ands.w	r2, r3, #1
 800927a:	d00a      	beq.n	8009292 <__swsetup_r+0x9a>
 800927c:	2200      	movs	r2, #0
 800927e:	60a2      	str	r2, [r4, #8]
 8009280:	6962      	ldr	r2, [r4, #20]
 8009282:	4252      	negs	r2, r2
 8009284:	61a2      	str	r2, [r4, #24]
 8009286:	6922      	ldr	r2, [r4, #16]
 8009288:	b942      	cbnz	r2, 800929c <__swsetup_r+0xa4>
 800928a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800928e:	d1c5      	bne.n	800921c <__swsetup_r+0x24>
 8009290:	bd38      	pop	{r3, r4, r5, pc}
 8009292:	0799      	lsls	r1, r3, #30
 8009294:	bf58      	it	pl
 8009296:	6962      	ldrpl	r2, [r4, #20]
 8009298:	60a2      	str	r2, [r4, #8]
 800929a:	e7f4      	b.n	8009286 <__swsetup_r+0x8e>
 800929c:	2000      	movs	r0, #0
 800929e:	e7f7      	b.n	8009290 <__swsetup_r+0x98>
 80092a0:	20000018 	.word	0x20000018

080092a4 <_raise_r>:
 80092a4:	291f      	cmp	r1, #31
 80092a6:	b538      	push	{r3, r4, r5, lr}
 80092a8:	4605      	mov	r5, r0
 80092aa:	460c      	mov	r4, r1
 80092ac:	d904      	bls.n	80092b8 <_raise_r+0x14>
 80092ae:	2316      	movs	r3, #22
 80092b0:	6003      	str	r3, [r0, #0]
 80092b2:	f04f 30ff 	mov.w	r0, #4294967295
 80092b6:	bd38      	pop	{r3, r4, r5, pc}
 80092b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80092ba:	b112      	cbz	r2, 80092c2 <_raise_r+0x1e>
 80092bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092c0:	b94b      	cbnz	r3, 80092d6 <_raise_r+0x32>
 80092c2:	4628      	mov	r0, r5
 80092c4:	f000 f830 	bl	8009328 <_getpid_r>
 80092c8:	4622      	mov	r2, r4
 80092ca:	4601      	mov	r1, r0
 80092cc:	4628      	mov	r0, r5
 80092ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092d2:	f000 b817 	b.w	8009304 <_kill_r>
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d00a      	beq.n	80092f0 <_raise_r+0x4c>
 80092da:	1c59      	adds	r1, r3, #1
 80092dc:	d103      	bne.n	80092e6 <_raise_r+0x42>
 80092de:	2316      	movs	r3, #22
 80092e0:	6003      	str	r3, [r0, #0]
 80092e2:	2001      	movs	r0, #1
 80092e4:	e7e7      	b.n	80092b6 <_raise_r+0x12>
 80092e6:	2100      	movs	r1, #0
 80092e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80092ec:	4620      	mov	r0, r4
 80092ee:	4798      	blx	r3
 80092f0:	2000      	movs	r0, #0
 80092f2:	e7e0      	b.n	80092b6 <_raise_r+0x12>

080092f4 <raise>:
 80092f4:	4b02      	ldr	r3, [pc, #8]	@ (8009300 <raise+0xc>)
 80092f6:	4601      	mov	r1, r0
 80092f8:	6818      	ldr	r0, [r3, #0]
 80092fa:	f7ff bfd3 	b.w	80092a4 <_raise_r>
 80092fe:	bf00      	nop
 8009300:	20000018 	.word	0x20000018

08009304 <_kill_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4d07      	ldr	r5, [pc, #28]	@ (8009324 <_kill_r+0x20>)
 8009308:	2300      	movs	r3, #0
 800930a:	4604      	mov	r4, r0
 800930c:	4608      	mov	r0, r1
 800930e:	4611      	mov	r1, r2
 8009310:	602b      	str	r3, [r5, #0]
 8009312:	f7f8 fae7 	bl	80018e4 <_kill>
 8009316:	1c43      	adds	r3, r0, #1
 8009318:	d102      	bne.n	8009320 <_kill_r+0x1c>
 800931a:	682b      	ldr	r3, [r5, #0]
 800931c:	b103      	cbz	r3, 8009320 <_kill_r+0x1c>
 800931e:	6023      	str	r3, [r4, #0]
 8009320:	bd38      	pop	{r3, r4, r5, pc}
 8009322:	bf00      	nop
 8009324:	2000047c 	.word	0x2000047c

08009328 <_getpid_r>:
 8009328:	f7f8 bad4 	b.w	80018d4 <_getpid>

0800932c <__swhatbuf_r>:
 800932c:	b570      	push	{r4, r5, r6, lr}
 800932e:	460c      	mov	r4, r1
 8009330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009334:	2900      	cmp	r1, #0
 8009336:	b096      	sub	sp, #88	@ 0x58
 8009338:	4615      	mov	r5, r2
 800933a:	461e      	mov	r6, r3
 800933c:	da0d      	bge.n	800935a <__swhatbuf_r+0x2e>
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009344:	f04f 0100 	mov.w	r1, #0
 8009348:	bf14      	ite	ne
 800934a:	2340      	movne	r3, #64	@ 0x40
 800934c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009350:	2000      	movs	r0, #0
 8009352:	6031      	str	r1, [r6, #0]
 8009354:	602b      	str	r3, [r5, #0]
 8009356:	b016      	add	sp, #88	@ 0x58
 8009358:	bd70      	pop	{r4, r5, r6, pc}
 800935a:	466a      	mov	r2, sp
 800935c:	f000 f848 	bl	80093f0 <_fstat_r>
 8009360:	2800      	cmp	r0, #0
 8009362:	dbec      	blt.n	800933e <__swhatbuf_r+0x12>
 8009364:	9901      	ldr	r1, [sp, #4]
 8009366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800936a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800936e:	4259      	negs	r1, r3
 8009370:	4159      	adcs	r1, r3
 8009372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009376:	e7eb      	b.n	8009350 <__swhatbuf_r+0x24>

08009378 <__smakebuf_r>:
 8009378:	898b      	ldrh	r3, [r1, #12]
 800937a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800937c:	079d      	lsls	r5, r3, #30
 800937e:	4606      	mov	r6, r0
 8009380:	460c      	mov	r4, r1
 8009382:	d507      	bpl.n	8009394 <__smakebuf_r+0x1c>
 8009384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009388:	6023      	str	r3, [r4, #0]
 800938a:	6123      	str	r3, [r4, #16]
 800938c:	2301      	movs	r3, #1
 800938e:	6163      	str	r3, [r4, #20]
 8009390:	b003      	add	sp, #12
 8009392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009394:	ab01      	add	r3, sp, #4
 8009396:	466a      	mov	r2, sp
 8009398:	f7ff ffc8 	bl	800932c <__swhatbuf_r>
 800939c:	9f00      	ldr	r7, [sp, #0]
 800939e:	4605      	mov	r5, r0
 80093a0:	4639      	mov	r1, r7
 80093a2:	4630      	mov	r0, r6
 80093a4:	f7fd fbb8 	bl	8006b18 <_malloc_r>
 80093a8:	b948      	cbnz	r0, 80093be <__smakebuf_r+0x46>
 80093aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ae:	059a      	lsls	r2, r3, #22
 80093b0:	d4ee      	bmi.n	8009390 <__smakebuf_r+0x18>
 80093b2:	f023 0303 	bic.w	r3, r3, #3
 80093b6:	f043 0302 	orr.w	r3, r3, #2
 80093ba:	81a3      	strh	r3, [r4, #12]
 80093bc:	e7e2      	b.n	8009384 <__smakebuf_r+0xc>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	6020      	str	r0, [r4, #0]
 80093c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093c6:	81a3      	strh	r3, [r4, #12]
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80093ce:	b15b      	cbz	r3, 80093e8 <__smakebuf_r+0x70>
 80093d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093d4:	4630      	mov	r0, r6
 80093d6:	f000 f81d 	bl	8009414 <_isatty_r>
 80093da:	b128      	cbz	r0, 80093e8 <__smakebuf_r+0x70>
 80093dc:	89a3      	ldrh	r3, [r4, #12]
 80093de:	f023 0303 	bic.w	r3, r3, #3
 80093e2:	f043 0301 	orr.w	r3, r3, #1
 80093e6:	81a3      	strh	r3, [r4, #12]
 80093e8:	89a3      	ldrh	r3, [r4, #12]
 80093ea:	431d      	orrs	r5, r3
 80093ec:	81a5      	strh	r5, [r4, #12]
 80093ee:	e7cf      	b.n	8009390 <__smakebuf_r+0x18>

080093f0 <_fstat_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4d07      	ldr	r5, [pc, #28]	@ (8009410 <_fstat_r+0x20>)
 80093f4:	2300      	movs	r3, #0
 80093f6:	4604      	mov	r4, r0
 80093f8:	4608      	mov	r0, r1
 80093fa:	4611      	mov	r1, r2
 80093fc:	602b      	str	r3, [r5, #0]
 80093fe:	f7f8 fad1 	bl	80019a4 <_fstat>
 8009402:	1c43      	adds	r3, r0, #1
 8009404:	d102      	bne.n	800940c <_fstat_r+0x1c>
 8009406:	682b      	ldr	r3, [r5, #0]
 8009408:	b103      	cbz	r3, 800940c <_fstat_r+0x1c>
 800940a:	6023      	str	r3, [r4, #0]
 800940c:	bd38      	pop	{r3, r4, r5, pc}
 800940e:	bf00      	nop
 8009410:	2000047c 	.word	0x2000047c

08009414 <_isatty_r>:
 8009414:	b538      	push	{r3, r4, r5, lr}
 8009416:	4d06      	ldr	r5, [pc, #24]	@ (8009430 <_isatty_r+0x1c>)
 8009418:	2300      	movs	r3, #0
 800941a:	4604      	mov	r4, r0
 800941c:	4608      	mov	r0, r1
 800941e:	602b      	str	r3, [r5, #0]
 8009420:	f7f8 fad0 	bl	80019c4 <_isatty>
 8009424:	1c43      	adds	r3, r0, #1
 8009426:	d102      	bne.n	800942e <_isatty_r+0x1a>
 8009428:	682b      	ldr	r3, [r5, #0]
 800942a:	b103      	cbz	r3, 800942e <_isatty_r+0x1a>
 800942c:	6023      	str	r3, [r4, #0]
 800942e:	bd38      	pop	{r3, r4, r5, pc}
 8009430:	2000047c 	.word	0x2000047c

08009434 <_init>:
 8009434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009436:	bf00      	nop
 8009438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800943a:	bc08      	pop	{r3}
 800943c:	469e      	mov	lr, r3
 800943e:	4770      	bx	lr

08009440 <_fini>:
 8009440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009442:	bf00      	nop
 8009444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009446:	bc08      	pop	{r3}
 8009448:	469e      	mov	lr, r3
 800944a:	4770      	bx	lr
