{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v " "Source file: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1467150265235 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1467150265235 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v " "Source file: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1467150265298 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1467150265298 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v " "Source file: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1467150265376 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1467150265376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467150319479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467150319479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 17:44:29 2016 " "Processing started: Tue Jun 28 17:44:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467150319479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150319479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150319479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1467150320041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/goal.v 1 1 " "Found 1 design units, including 1 entities, in source file v/goal.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal " "Found entity 1: goal" {  } { { "V/goal.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/button_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/button_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_clock_generator " "Found entity 1: button_clock_generator" {  } { { "V/button_clock_generator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/button_clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab2 " "Found entity 1: eecs301_lab2" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332240 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/quadriture_decoder.v " "Can't analyze file -- file V/quadriture_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "up_down_counter.v " "Can't analyze file -- file up_down_counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_down_counter.v(6) " "Verilog HDL information at up_down_counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "V/up_down_counter.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "V/up_down_counter.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/duty_cycle_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/duty_cycle_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 duty_cycle_calculator " "Found entity 1: duty_cycle_calculator" {  } { { "V/duty_cycle_calculator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "V/adder.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file v/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "V/multiplier.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332256 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flipflops.v(8) " "Verilog HDL information at flipflops.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "V/flipflops.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/flipflops.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflops.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflops " "Found entity 1: flipflops" {  } { { "V/flipflops.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/flipflops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/velocity_register.v 1 1 " "Found 1 design units, including 1 entities, in source file v/velocity_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 velocity_register " "Found entity 1: velocity_register" {  } { { "V/velocity_register.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/velocity_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/srst_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/srst_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 srst_clock_generator " "Found entity 1: srst_clock_generator" {  } { { "V/srst_clock_generator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/srst_clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150332271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock eecs301_lab2.v(101) " "Verilog HDL Implicit Net warning at eecs301_lab2.v(101): created implicit net for \"clock\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(97) " "Verilog HDL Instantiation warning at eecs301_lab2.v(97): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(98) " "Verilog HDL Instantiation warning at eecs301_lab2.v(98): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(99) " "Verilog HDL Instantiation warning at eecs301_lab2.v(99): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(100) " "Verilog HDL Instantiation warning at eecs301_lab2.v(100): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(101) " "Verilog HDL Instantiation warning at eecs301_lab2.v(101): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(102) " "Verilog HDL Instantiation warning at eecs301_lab2.v(102): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duty_cycle_calculator.v(9) " "Verilog HDL Instantiation warning at duty_cycle_calculator.v(9): instance has no name" {  } { { "V/duty_cycle_calculator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duty_cycle_calculator.v(10) " "Verilog HDL Instantiation warning at duty_cycle_calculator.v(10): instance has no name" {  } { { "V/duty_cycle_calculator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "eecs301_lab2.v(103) " "Verilog HDL Instantiation warning at eecs301_lab2.v(103): instance has no name" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1467150332271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab2 " "Elaborating entity \"eecs301_lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "motor_in\[0\] 0 eecs301_lab2.v(57) " "Net \"motor_in\[0\]\" at eecs301_lab2.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1..0\] eecs301_lab2.v(31) " "Output port \"LEDR\[1..0\]\" at eecs301_lab2.v(31) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab2.v(37) " "Output port \"VGA_B\" at eecs301_lab2.v(37) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab2.v(40) " "Output port \"VGA_G\" at eecs301_lab2.v(40) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab2.v(42) " "Output port \"VGA_R\" at eecs301_lab2.v(42) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab2.v(8) " "Output port \"ADC_CONVST\" at eecs301_lab2.v(8) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab2.v(9) " "Output port \"ADC_DIN\" at eecs301_lab2.v(9) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab2.v(11) " "Output port \"ADC_SCLK\" at eecs301_lab2.v(11) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab2.v(38) " "Output port \"VGA_BLANK_N\" at eecs301_lab2.v(38) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab2.v(39) " "Output port \"VGA_CLK\" at eecs301_lab2.v(39) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab2.v(41) " "Output port \"VGA_HS\" at eecs301_lab2.v(41) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab2.v(43) " "Output port \"VGA_SYNC_N\" at eecs301_lab2.v(43) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab2.v(44) " "Output port \"VGA_VS\" at eecs301_lab2.v(44) has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1467150332349 "|eecs301_lab2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_clock_generator button_clock_generator:comb_68 " "Elaborating entity \"button_clock_generator\" for hierarchy \"button_clock_generator:comb_68\"" {  } { { "eecs301_lab2.v" "comb_68" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 button_clock_generator.v(13) " "Verilog HDL assignment warning at button_clock_generator.v(13): truncated value with size 32 to match size of target (22)" {  } { { "V/button_clock_generator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/button_clock_generator.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467150332381 "|eecs301_lab2|button_clock_generator:comb_68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srst_clock_generator srst_clock_generator:comb_69 " "Elaborating entity \"srst_clock_generator\" for hierarchy \"srst_clock_generator:comb_69\"" {  } { { "eecs301_lab2.v" "comb_69" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 srst_clock_generator.v(13) " "Verilog HDL assignment warning at srst_clock_generator.v(13): truncated value with size 32 to match size of target (22)" {  } { { "V/srst_clock_generator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/srst_clock_generator.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467150332381 "|eecs301_lab2|srst_clock_generator:comb_69"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal goal:comb_70 " "Elaborating entity \"goal\" for hierarchy \"goal:comb_70\"" {  } { { "eecs301_lab2.v" "comb_70" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 goal.v(14) " "Verilog HDL assignment warning at goal.v(14): truncated value with size 32 to match size of target (8)" {  } { { "V/goal.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467150332396 "|eecs301_lab2|goal:comb_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 goal.v(16) " "Verilog HDL assignment warning at goal.v(16): truncated value with size 32 to match size of target (8)" {  } { { "V/goal.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/goal.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1467150332396 "|eecs301_lab2|goal:comb_70"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflops flipflops:comb_74 " "Elaborating entity \"flipflops\" for hierarchy \"flipflops:comb_74\"" {  } { { "eecs301_lab2.v" "comb_74" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter up_down_counter:comb_75 " "Elaborating entity \"up_down_counter\" for hierarchy \"up_down_counter:comb_75\"" {  } { { "eecs301_lab2.v" "comb_75" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "velocity_register velocity_register:comb_76 " "Elaborating entity \"velocity_register\" for hierarchy \"velocity_register:comb_76\"" {  } { { "eecs301_lab2.v" "comb_76" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_cycle_calculator duty_cycle_calculator:comb_77 " "Elaborating entity \"duty_cycle_calculator\" for hierarchy \"duty_cycle_calculator:comb_77\"" {  } { { "eecs301_lab2.v" "comb_77" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder duty_cycle_calculator:comb_77\|adder:comb_3 " "Elaborating entity \"adder\" for hierarchy \"duty_cycle_calculator:comb_77\|adder:comb_3\"" {  } { { "V/duty_cycle_calculator.v" "comb_3" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier duty_cycle_calculator:comb_77\|multiplier:comb_4 " "Elaborating entity \"multiplier\" for hierarchy \"duty_cycle_calculator:comb_77\|multiplier:comb_4\"" {  } { { "V/duty_cycle_calculator.v" "comb_4" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/V/duty_cycle_calculator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150332459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m184.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m184.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m184 " "Found entity 1: altsyncram_m184" {  } { { "db/altsyncram_m184.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/altsyncram_m184.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b7i " "Found entity 1: cntr_b7i" {  } { { "db/cntr_b7i.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_b7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150334960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150334960 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1467150335258 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1467150335336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.28.17:45:42 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl " "2016.06.28.17:45:42 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150342304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150345085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150345304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150346210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150346258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150346290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150346352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150346352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150346368 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1467150347071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4209acef/alt_sld_fab.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150347227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150347259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150347259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150347290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347322 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150347322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1467150347353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150347353 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1467150347790 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1467150347790 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1467150347790 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1467150347790 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1467150347790 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1467150348415 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1467150348525 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1467150348525 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1467150348525 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1467150348525 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1467150348525 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] VCC pin " "The pin \"GPIO_0\[3\]\" is fed by VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1467150348540 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1467150348540 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1467150348540 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150348587 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150348587 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1467150348587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1467150348587 "|eecs301_lab2|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1467150348587 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1467150348603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1467150348618 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1467150348618 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1467150348618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1467150348618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1467150348618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.map.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150348759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467150349181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 17:45:49 2016 " "Processing ended: Tue Jun 28 17:45:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467150349181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467150349181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467150349181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1467150349181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1467150384178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467150384179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 17:45:53 2016 " "Processing started: Tue Jun 28 17:45:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467150384179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1467150384179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off eecs301_lab2 -c eecs301_lab2 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off eecs301_lab2 -c eecs301_lab2 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1467150384179 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1467150384492 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1467150384492 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384492 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384510 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384528 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 39 0 0 6 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Design Software" 0 -1 1467150384583 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1467150384584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1467150384606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1467150384868 "|eecs301_lab2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1467150384868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "732 " "Implemented 732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1467150384872 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1467150384872 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1467150384872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "549 " "Implemented 549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1467150384872 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1467150384872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1467150384872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 20 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467150384974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 17:46:24 2016 " "Processing ended: Tue Jun 28 17:46:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467150384974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467150384974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467150384974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1467150384974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467150410109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467150410110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 17:46:29 2016 " "Processing started: Tue Jun 28 17:46:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467150410110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1467150410110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eecs301_lab2 -c eecs301_lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eecs301_lab2 -c eecs301_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1467150410110 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1467150410226 ""}
{ "Info" "0" "" "Project  = eecs301_lab2" {  } {  } 0 0 "Project  = eecs301_lab2" 0 0 "Fitter" 0 0 1467150410226 ""}
{ "Info" "0" "" "Revision = eecs301_lab2" {  } {  } 0 0 "Revision = eecs301_lab2" 0 0 "Fitter" 0 0 1467150410226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1467150410382 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eecs301_lab2 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"eecs301_lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467150410486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467150410540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467150410540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467150410996 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1467150411234 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467150411252 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1467150423884 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 128 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1467150424273 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1467150424273 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467150424275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467150424283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467150424284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467150424289 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1467150424291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1467150424291 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467150424293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467150424293 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1467150424295 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467150424295 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467150424451 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467150433470 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467150433470 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467150433470 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1467150433470 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1467150433470 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab2.sdc " "Reading SDC File: 'eecs301_lab2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1467150433475 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1467150433476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1467150433477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab2.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab2.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1467150433477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab2.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab2.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1467150433478 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1467150433478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab2.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab2.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1467150433478 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1467150433478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1467150433485 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1467150433486 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1467150433486 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1467150433486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467150433499 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1467150433742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467150441268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467150450031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467150451349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467150451349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467150453943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1467150461301 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467150461301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1467150462785 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467150462785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467150462785 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1467150465035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467150465223 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467150466442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467150466567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467150467731 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467150495315 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 118 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 119 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 120 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 121 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 122 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 123 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 124 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 142 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 143 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 144 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 145 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 146 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 147 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 148 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 149 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 150 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 151 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 165 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "eecs301_lab2.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1467150495833 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1467150495833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.fit.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467150495970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2314 " "Peak virtual memory: 2314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467150497087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 17:48:17 2016 " "Processing ended: Tue Jun 28 17:48:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467150497087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467150497087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467150497087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467150497087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1467150512316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467150512316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 17:48:22 2016 " "Processing started: Tue Jun 28 17:48:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467150512316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1467150512316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eecs301_lab2 -c eecs301_lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eecs301_lab2 -c eecs301_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1467150512317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1467150519370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467150522581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 17:48:42 2016 " "Processing ended: Tue Jun 28 17:48:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467150522581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467150522581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467150522581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1467150522581 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1467150523240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1467150547290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467150547291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 17:48:46 2016 " "Processing started: Tue Jun 28 17:48:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467150547291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150547291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eecs301_lab2 -c eecs301_lab2 " "Command: quartus_sta eecs301_lab2 -c eecs301_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150547291 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1467150547414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548202 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467150548903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467150548903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1467150548903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1467150548903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548903 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab2.sdc " "Reading SDC File: 'eecs301_lab2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548911 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab2.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab2.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab2.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab2.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1467150548915 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab2.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab2.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1467150548915 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 2/Lab 2 Code/eecs301_lab2.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150548915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549245 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1467150549246 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1467150549260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.159 " "Worst-case setup slack is 10.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.159               0.000 altera_reserved_tck  " "   10.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.478               0.000 CLOCK_50  " "   15.478               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.958 " "Worst-case recovery slack is 18.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.958               0.000 altera_reserved_tck  " "   18.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.752 " "Worst-case removal slack is 0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 altera_reserved_tck  " "    0.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.926 " "Worst-case minimum pulse width slack is 8.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.926               0.000 CLOCK_50  " "    8.926               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.612               0.000 altera_reserved_tck  " "   18.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150549326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150549339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150549339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150549339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150549339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.938 ns " "Worst Case Available Settling Time: 51.938 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150549339 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150549339 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549339 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1467150549344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150549394 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150551586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150552044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.440 " "Worst-case setup slack is 10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150552074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150552074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150552074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.527               0.000 CLOCK_50  " "   15.527               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150552074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150552074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 altera_reserved_tck  " "    0.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 CLOCK_50  " "    0.269               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150553087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.016 " "Worst-case recovery slack is 19.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.016               0.000 altera_reserved_tck  " "   19.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150553093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.720 " "Worst-case removal slack is 0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 altera_reserved_tck  " "    0.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150553099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.958 " "Worst-case minimum pulse width slack is 8.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.958               0.000 CLOCK_50  " "    8.958               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.616               0.000 altera_reserved_tck  " "   18.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150553101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150553101 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150553116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150553116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150553116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150553116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.090 ns " "Worst Case Available Settling Time: 52.090 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150553116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150553116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150553116 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1467150554120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150554318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150556240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150556683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.273 " "Worst-case setup slack is 12.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150556692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150556692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.273               0.000 altera_reserved_tck  " "   12.273               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150556692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.344               0.000 CLOCK_50  " "   17.344               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150556692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150556692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.037 " "Worst-case hold slack is 0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 altera_reserved_tck  " "    0.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLOCK_50  " "    0.167               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150557705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.790 " "Worst-case recovery slack is 19.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.790               0.000 altera_reserved_tck  " "   19.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150557711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.365 " "Worst-case removal slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 altera_reserved_tck  " "    0.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150557716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.507 " "Worst-case minimum pulse width slack is 8.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.507               0.000 CLOCK_50  " "    8.507               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.268               0.000 altera_reserved_tck  " "   18.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150557719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150557719 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150557734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150557734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150557734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150557734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.269 ns " "Worst Case Available Settling Time: 55.269 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150557734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150557734 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150557734 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1467150558738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150559268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.583               0.000 CLOCK_50  " "   17.583               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150559277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 altera_reserved_tck  " "    0.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 CLOCK_50  " "    0.116               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150559287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150559287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.901 " "Worst-case recovery slack is 19.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.901               0.000 altera_reserved_tck  " "   19.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150560294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.323 " "Worst-case removal slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150560299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.461 " "Worst-case minimum pulse width slack is 8.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.461               0.000 CLOCK_50  " "    8.461               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.239               0.000 altera_reserved_tck  " "   18.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1467150560302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150560302 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150560318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150560318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150560318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150560318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.775 ns " "Worst Case Available Settling Time: 55.775 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150560318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1467150560318 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150560318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150563519 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150563520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1190 " "Peak virtual memory: 1190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467150564640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 17:49:24 2016 " "Processing ended: Tue Jun 28 17:49:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467150564640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467150564640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467150564640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150564640 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150565445 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 223 s " "Quartus Prime Full Compilation was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1467150565446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467150579489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467150579489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 17:49:29 2016 " "Processing started: Tue Jun 28 17:49:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467150579489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1467150579489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp eecs301_lab2 -c eecs301_lab2 --netlist_type=sgate " "Command: quartus_npp eecs301_lab2 -c eecs301_lab2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1467150579489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467150579692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 17:49:39 2016 " "Processing ended: Tue Jun 28 17:49:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467150579692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467150579692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467150579692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1467150579692 ""}
