-- Template for division lookup table

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.support.all;

entity reciprocal_lookup is
    generic (
        LOOKUP_DELAY : natural
    );
    port (
        clk_i : in std_ulogic;
        data_i : in unsigned(10 downto 0);
        data_o : out unsigned(16 downto 0)
    );
end;

architecture arch of reciprocal_lookup is
    signal lookup_table : unsigned_array(0 to 2047)(16 downto 0) := (
        @TABLE_BODY@
    );

    attribute ram_style : string;
    attribute ram_style of lookup_table : signal is "BLOCK";

    signal result : unsigned(16 downto 0) := (others => '0');
    signal data_out : unsigned(16 downto 0) := (others => '0');

begin
    -- To ensure that all the required registers are folded into the lookup
    -- table, we need the following 2 stages:
    --      data_i => result => data_o
    assert LOOKUP_DELAY = 2
        report "Invalid LOOKUP_DELAY: " & to_string(LOOKUP_DELAY)
        severity failure;

    -- Double-buffered table lookup to help with BRAM registers.
    process (clk_i) begin
        if rising_edge(clk_i) then
            result <= lookup_table(to_integer(data_i));
            data_out <= result;
        end if;
    end process;

    data_o <= data_out;
end;

-- vim: set filetype=vhdl:
