// Seed: 4096690013
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    output wand  id_2,
    output uwire id_3,
    input  wand  id_4
);
  always #1 begin : LABEL_0
    id_2 = id_4;
  end
  assign id_3 = id_4 & id_0;
  assign id_3 = 1'b0;
  wand id_6 = 1;
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1,
    input  wand  id_2
    , id_5,
    input  uwire id_3
);
  wire id_6;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_3
  );
endmodule
