Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,450
design__inferred_latch__count,0
design__instance__count,1788
design__instance__area,9909.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00018920516595244408
power__switching__total,0.0001284795143874362
power__leakage__total,1.9994295996639266E-8
power__total,0.00031770466011948884
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-5.86423903812939
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.12070454699624156
timing__hold__ws__corner:nom_tt_025C_1v80,0.6443283866604923
timing__setup__ws__corner:nom_tt_025C_1v80,5.517236601522849
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.644328
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-5.955924810809664
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.1362621026803116
timing__hold__ws__corner:nom_ss_100C_1v60,1.3821661983930853
timing__setup__ws__corner:nom_ss_100C_1v60,-0.2324380753661599
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.6155360839701666
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.2324380753661599
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.382166
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,4
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-5.811173040586757
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.11464028661962504
timing__hold__ws__corner:nom_ff_n40C_1v95,0.36746851046590623
timing__setup__ws__corner:nom_ff_n40C_1v95,7.187399323585501
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.367469
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-5.810179168907005
clock__skew__worst_setup,0.11393507293443833
timing__hold__ws,0.3577658270900865
timing__setup__ws,-0.4901394984167664
timing__hold__tns,0.0
timing__setup__tns,-2.6424143621119063
timing__hold__wns,0
timing__setup__wns,-0.4901394984167664
timing__hold_vio__count,0
timing__hold_r2r__ws,0.357766
timing__hold_r2r_vio__count,0
timing__setup_vio__count,21
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 400.0 200.0
design__core__bbox,10.12 10.88 389.62 187.68
design__io,141
design__die__area,80000
design__core__area,67095.6
design__instance__count__stdcell,1788
design__instance__area__stdcell,9909.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.147692
design__instance__utilization__stdcell,0.147692
design__instance__count__class:buffer,25
design__instance__count__class:inverter,9
design__instance__count__class:sequential_cell,36
design__instance__count__class:multi_input_combinational_cell,114
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5327
design__instance__count__class:tap_cell,971
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,301.08
design__instance__displacement__mean,0.156
design__instance__displacement__max,18.32
route__wirelength__estimated,31946.8
design__violations,0
design__instance__count__class:timing_repair_buffer,586
design__instance__count__class:clock_buffer,8
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
antenna__violating__nets,8
antenna__violating__pins,8
route__antenna_violation__count,8
antenna_diodes_count,39
design__instance__count__class:antenna_cell,39
route__net,849
route__net__special,2
route__drc_errors__iter:1,265
route__wirelength__iter:1,32659
route__drc_errors__iter:2,233
route__wirelength__iter:2,32480
route__drc_errors__iter:3,232
route__wirelength__iter:3,32448
route__drc_errors__iter:4,7
route__wirelength__iter:4,32445
route__drc_errors__iter:5,0
route__wirelength__iter:5,32440
route__drc_errors,0
route__wirelength,32440
route__vias,4573
route__vias__singlecut,4573
route__vias__multicut,0
design__disconnected_pin__count,36
design__critical_disconnected_pin__count,0
route__wirelength__max,406.3
timing__unannotated_net__count__corner:nom_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-5.863027118641433
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.11979927111635925
timing__hold__ws__corner:min_tt_025C_1v80,0.6284870579633025
timing__setup__ws__corner:min_tt_025C_1v80,5.609481038444915
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.628487
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-5.9542168436602765
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.1346840316284785
timing__hold__ws__corner:min_ss_100C_1v60,1.3528929470748898
timing__setup__ws__corner:min_ss_100C_1v60,0.07951328709402335
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.352893
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-5.810179168907005
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.11393507293443833
timing__hold__ws__corner:min_ff_n40C_1v95,0.3577658270900865
timing__setup__ws__corner:min_ff_n40C_1v95,7.248706728917614
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.357766
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-5.865933682602106
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.12233502057631901
timing__hold__ws__corner:max_tt_025C_1v80,0.661348550198569
timing__setup__ws__corner:max_tt_025C_1v80,5.455421158120299
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.661349
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-5.95791610688295
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.13882805020739522
timing__hold__ws__corner:max_ss_100C_1v60,1.4130583769715757
timing__setup__ws__corner:max_ss_100C_1v60,-0.4901394984167664
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2.6424143621119063
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.4901394984167664
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.413058
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,17
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-5.812661627660275
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.11599897759558771
timing__hold__ws__corner:max_ff_n40C_1v95,0.3780724729186066
timing__setup__ws__corner:max_ff_n40C_1v95,7.141910376355624
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.378072
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000143098
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000157571
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000876027
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000157571
design_powergrid__voltage__worst,0.000157571
design_powergrid__voltage__worst__net:vccd1,1.79986
design_powergrid__drop__worst,0.000157571
design_powergrid__drop__worst__net:vccd1,0.000143098
design_powergrid__voltage__worst__net:vssd1,0.000157571
design_powergrid__drop__worst__net:vssd1,0.000157571
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007730000000000000528999587190437381423180340789258480072021484375
ir__drop__worst,0.000143000000000000006446232436729815162834711372852325439453125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
