$date
	Fri Sep 06 19:52:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module InterruptController $end
$var wire 1 ! clk $end
$var wire 1 " interrupt $end
$var reg 1 # interruptSignal $end
$upscope $end
$scope module tb_Processor $end
$var wire 8 $ dataOut [7:0] $end
$var reg 1 % clk $end
$var reg 8 & dataIn [7:0] $end
$var reg 8 ' instruction [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
bx $
x#
z"
z!
$end
#5
1%
#10
0%
b10000 &
#15
1%
#20
0%
#25
1%
#30
0%
b101 &
b100000 '
#35
1%
#40
0%
#45
1%
#50
0%
b11 &
b110000 '
#55
1%
#60
0%
#65
1%
#70
bx0000 $
0%
b11110000 &
b1000000 '
#75
1%
#80
0%
#85
1%
#90
bx1111 $
0%
b1111 &
b1010000 '
#95
1%
#100
0%
#105
1%
#110
bx $
0%
b11111111 &
b1100000 '
#115
1%
#120
0%
#125
1%
#130
0%
b1110000 '
#135
1%
#140
0%
#145
1%
#150
0%
b10000 '
#155
1%
#160
0%
#165
1%
#170
0%
