

================================================================
== Vivado HLS Report for 'p_bsf32_hw'
================================================================
* Date:           Mon Jul 14 21:51:13 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      3.36|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.36ns
ST_1: bus_read [1/1] 0.00ns
._crit_edge.0:0  %bus_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bus_r)

ST_1: tmp [1/1] 0.00ns
._crit_edge.0:1  %tmp = trunc i32 %bus_read to i1

ST_1: stg_4 [1/1] 2.47ns
._crit_edge.0:2  br i1 %tmp, label %.loopexit, label %._crit_edge.1

ST_1: tmp_10 [1/1] 0.00ns
._crit_edge.1:0  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 1)

ST_1: stg_6 [1/1] 2.47ns
._crit_edge.1:1  br i1 %tmp_10, label %.loopexit, label %._crit_edge.2

ST_1: tmp_11 [1/1] 0.00ns
._crit_edge.2:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 2)

ST_1: stg_8 [1/1] 2.47ns
._crit_edge.2:1  br i1 %tmp_11, label %.loopexit, label %._crit_edge.3

ST_1: tmp_12 [1/1] 0.00ns
._crit_edge.3:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 3)

ST_1: stg_10 [1/1] 2.47ns
._crit_edge.3:1  br i1 %tmp_12, label %.loopexit, label %._crit_edge.4

ST_1: tmp_13 [1/1] 0.00ns
._crit_edge.4:0  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 4)

ST_1: stg_12 [1/1] 2.47ns
._crit_edge.4:1  br i1 %tmp_13, label %.loopexit, label %._crit_edge.5

ST_1: tmp_14 [1/1] 0.00ns
._crit_edge.5:0  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 5)

ST_1: stg_14 [1/1] 2.47ns
._crit_edge.5:1  br i1 %tmp_14, label %.loopexit, label %._crit_edge.6

ST_1: tmp_15 [1/1] 0.00ns
._crit_edge.6:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 6)

ST_1: stg_16 [1/1] 2.47ns
._crit_edge.6:1  br i1 %tmp_15, label %.loopexit, label %._crit_edge.7

ST_1: tmp_16 [1/1] 0.00ns
._crit_edge.7:0  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 7)

ST_1: stg_18 [1/1] 2.47ns
._crit_edge.7:1  br i1 %tmp_16, label %.loopexit, label %._crit_edge.8

ST_1: tmp_17 [1/1] 0.00ns
._crit_edge.8:0  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 8)

ST_1: stg_20 [1/1] 2.47ns
._crit_edge.8:1  br i1 %tmp_17, label %.loopexit, label %._crit_edge.9

ST_1: tmp_18 [1/1] 0.00ns
._crit_edge.9:0  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 9)

ST_1: stg_22 [1/1] 2.47ns
._crit_edge.9:1  br i1 %tmp_18, label %.loopexit, label %._crit_edge.10

ST_1: tmp_19 [1/1] 0.00ns
._crit_edge.10:0  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 10)

ST_1: stg_24 [1/1] 2.47ns
._crit_edge.10:1  br i1 %tmp_19, label %.loopexit, label %._crit_edge.11

ST_1: tmp_20 [1/1] 0.00ns
._crit_edge.11:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 11)

ST_1: stg_26 [1/1] 2.47ns
._crit_edge.11:1  br i1 %tmp_20, label %.loopexit, label %._crit_edge.12

ST_1: tmp_21 [1/1] 0.00ns
._crit_edge.12:0  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 12)

ST_1: stg_28 [1/1] 2.47ns
._crit_edge.12:1  br i1 %tmp_21, label %.loopexit, label %._crit_edge.13

ST_1: tmp_22 [1/1] 0.00ns
._crit_edge.13:0  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 13)

ST_1: stg_30 [1/1] 2.47ns
._crit_edge.13:1  br i1 %tmp_22, label %.loopexit, label %._crit_edge.14

ST_1: tmp_23 [1/1] 0.00ns
._crit_edge.14:0  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 14)

ST_1: stg_32 [1/1] 2.47ns
._crit_edge.14:1  br i1 %tmp_23, label %.loopexit, label %._crit_edge.15

ST_1: tmp_24 [1/1] 0.00ns
._crit_edge.15:0  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 15)

ST_1: stg_34 [1/1] 2.47ns
._crit_edge.15:1  br i1 %tmp_24, label %.loopexit, label %._crit_edge.16

ST_1: tmp_25 [1/1] 0.00ns
._crit_edge.16:0  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 16)

ST_1: stg_36 [1/1] 2.47ns
._crit_edge.16:1  br i1 %tmp_25, label %.loopexit, label %._crit_edge.17

ST_1: tmp_26 [1/1] 0.00ns
._crit_edge.17:0  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 17)

ST_1: stg_38 [1/1] 2.47ns
._crit_edge.17:1  br i1 %tmp_26, label %.loopexit, label %._crit_edge.18

ST_1: tmp_27 [1/1] 0.00ns
._crit_edge.18:0  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 18)

ST_1: stg_40 [1/1] 2.47ns
._crit_edge.18:1  br i1 %tmp_27, label %.loopexit, label %._crit_edge.19

ST_1: tmp_28 [1/1] 0.00ns
._crit_edge.19:0  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 19)

ST_1: stg_42 [1/1] 2.47ns
._crit_edge.19:1  br i1 %tmp_28, label %.loopexit, label %._crit_edge.20

ST_1: tmp_29 [1/1] 0.00ns
._crit_edge.20:0  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 20)

ST_1: stg_44 [1/1] 2.47ns
._crit_edge.20:1  br i1 %tmp_29, label %.loopexit, label %._crit_edge.21

ST_1: tmp_30 [1/1] 0.00ns
._crit_edge.21:0  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 21)

ST_1: stg_46 [1/1] 2.47ns
._crit_edge.21:1  br i1 %tmp_30, label %.loopexit, label %._crit_edge.22

ST_1: tmp_31 [1/1] 0.00ns
._crit_edge.22:0  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 22)

ST_1: stg_48 [1/1] 2.47ns
._crit_edge.22:1  br i1 %tmp_31, label %.loopexit, label %._crit_edge.23

ST_1: tmp_32 [1/1] 0.00ns
._crit_edge.23:0  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 23)

ST_1: stg_50 [1/1] 2.47ns
._crit_edge.23:1  br i1 %tmp_32, label %.loopexit, label %._crit_edge.24

ST_1: tmp_33 [1/1] 0.00ns
._crit_edge.24:0  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 24)

ST_1: stg_52 [1/1] 2.47ns
._crit_edge.24:1  br i1 %tmp_33, label %.loopexit, label %._crit_edge.25

ST_1: tmp_34 [1/1] 0.00ns
._crit_edge.25:0  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 25)

ST_1: stg_54 [1/1] 2.47ns
._crit_edge.25:1  br i1 %tmp_34, label %.loopexit, label %._crit_edge.26

ST_1: tmp_35 [1/1] 0.00ns
._crit_edge.26:0  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 26)

ST_1: stg_56 [1/1] 2.47ns
._crit_edge.26:1  br i1 %tmp_35, label %.loopexit, label %._crit_edge.27

ST_1: tmp_36 [1/1] 0.00ns
._crit_edge.27:0  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 27)

ST_1: stg_58 [1/1] 2.47ns
._crit_edge.27:1  br i1 %tmp_36, label %.loopexit, label %._crit_edge.28

ST_1: tmp_37 [1/1] 0.00ns
._crit_edge.28:0  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 28)

ST_1: stg_60 [1/1] 2.47ns
._crit_edge.28:1  br i1 %tmp_37, label %.loopexit, label %._crit_edge.29

ST_1: tmp_38 [1/1] 0.00ns
._crit_edge.29:0  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 29)

ST_1: stg_62 [1/1] 2.47ns
._crit_edge.29:1  br i1 %tmp_38, label %.loopexit, label %._crit_edge.30

ST_1: tmp_39 [1/1] 0.00ns
._crit_edge.30:0  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bus_read, i32 30)

ST_1: stg_64 [1/1] 2.47ns
._crit_edge.30:1  br i1 %tmp_39, label %.loopexit, label %._crit_edge.31

ST_1: p_s [1/1] 0.00ns
.loopexit:0  %p_s = phi i5 [ 0, %._crit_edge.0 ], [ 1, %._crit_edge.1 ], [ 2, %._crit_edge.2 ], [ 3, %._crit_edge.3 ], [ 4, %._crit_edge.4 ], [ 5, %._crit_edge.5 ], [ 6, %._crit_edge.6 ], [ 7, %._crit_edge.7 ], [ 8, %._crit_edge.8 ], [ 9, %._crit_edge.9 ], [ 10, %._crit_edge.10 ], [ 11, %._crit_edge.11 ], [ 12, %._crit_edge.12 ], [ 13, %._crit_edge.13 ], [ 14, %._crit_edge.14 ], [ 15, %._crit_edge.15 ], [ -16, %._crit_edge.16 ], [ -15, %._crit_edge.17 ], [ -14, %._crit_edge.18 ], [ -13, %._crit_edge.19 ], [ -12, %._crit_edge.20 ], [ -11, %._crit_edge.21 ], [ -10, %._crit_edge.22 ], [ -9, %._crit_edge.23 ], [ -8, %._crit_edge.24 ], [ -7, %._crit_edge.25 ], [ -6, %._crit_edge.26 ], [ -5, %._crit_edge.27 ], [ -4, %._crit_edge.28 ], [ -3, %._crit_edge.29 ], [ -2, %._crit_edge.30 ]

ST_1: stg_66 [1/1] 0.89ns
.loopexit:1  br label %._crit_edge.31

ST_1: merge [1/1] 0.00ns
._crit_edge.31:0  %merge = phi i5 [ -1, %._crit_edge.30 ], [ %p_s, %.loopexit ]

ST_1: stg_68 [1/1] 0.00ns
._crit_edge.31:1  ret i5 %merge



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
