# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do logic_processor_8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit {C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:19 on Feb 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit" C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:51:19 on Feb 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit {C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:19 on Feb 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit" C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 20:51:19 on Feb 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit {C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit/testbench_adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:19 on Feb 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit" C:/Users/antho/Desktop/ece385git/lab4/logic_processor_8bit/testbench_adder2.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:51:20 on Feb 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:51:20 on Feb 09,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.adder2
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Success! All test passed!
# End time: 20:53:38 on Feb 09,2020, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
