============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 15:32:39 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1110110101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2775/48 useful/useless nets, 1479/31 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 2276/14 useful/useless nets, 2071/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2260/16 useful/useless nets, 2059/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 618 better
SYN-1014 : Optimize round 2
SYN-1032 : 1755/75 useful/useless nets, 1554/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.783377s wall, 0.859375s user + 0.937500s system = 1.796875s CPU (100.8%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 116 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1783/260 useful/useless nets, 1611/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 122 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2399/4 useful/useless nets, 2227/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9388, tnet num: 2399, tinst num: 2226, tnode num: 11756, tedge num: 13977.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2399 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 379 (3.40), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.32), #lev = 6 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 793 instances into 369 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 580 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.666400s wall, 1.578125s user + 1.062500s system = 2.640625s CPU (99.0%)

RUN-1004 : used memory is 120 MB, reserved memory is 88 MB, peak memory is 143 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (244 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (422 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1540 instances
RUN-0007 : 602 luts, 725 seqs, 107 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1719 nets
RUN-1001 : 833 nets have 2 pins
RUN-1001 : 736 nets have [3 - 5] pins
RUN-1001 : 96 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     305     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     418     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1538 instances, 602 luts, 725 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7870, tnet num: 1717, tinst num: 1538, tnode num: 10658, tedge num: 12975.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1717 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.142442s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 466061
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1538.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 363201, overlap = 67.5
PHY-3002 : Step(2): len = 298575, overlap = 67.5
PHY-3002 : Step(3): len = 262979, overlap = 67.5
PHY-3002 : Step(4): len = 241443, overlap = 67.5
PHY-3002 : Step(5): len = 220862, overlap = 67.5
PHY-3002 : Step(6): len = 200882, overlap = 67.5
PHY-3002 : Step(7): len = 184749, overlap = 67.5
PHY-3002 : Step(8): len = 165761, overlap = 67.5
PHY-3002 : Step(9): len = 150939, overlap = 67.5
PHY-3002 : Step(10): len = 140822, overlap = 67.5
PHY-3002 : Step(11): len = 128321, overlap = 67.5
PHY-3002 : Step(12): len = 118302, overlap = 63
PHY-3002 : Step(13): len = 112558, overlap = 63
PHY-3002 : Step(14): len = 103243, overlap = 67.5
PHY-3002 : Step(15): len = 96121.9, overlap = 67.9375
PHY-3002 : Step(16): len = 93017.7, overlap = 67.9375
PHY-3002 : Step(17): len = 85332, overlap = 68
PHY-3002 : Step(18): len = 80343.3, overlap = 68.5625
PHY-3002 : Step(19): len = 76460.5, overlap = 69.125
PHY-3002 : Step(20): len = 72104.3, overlap = 69.625
PHY-3002 : Step(21): len = 66713.6, overlap = 72.3438
PHY-3002 : Step(22): len = 62982.1, overlap = 74.9062
PHY-3002 : Step(23): len = 58950.3, overlap = 79.375
PHY-3002 : Step(24): len = 55979.2, overlap = 79.4375
PHY-3002 : Step(25): len = 52437.4, overlap = 81.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.94104e-06
PHY-3002 : Step(26): len = 53132.5, overlap = 79.4688
PHY-3002 : Step(27): len = 53584.9, overlap = 79.375
PHY-3002 : Step(28): len = 51935.2, overlap = 80.0625
PHY-3002 : Step(29): len = 51893.7, overlap = 75.9375
PHY-3002 : Step(30): len = 51656.8, overlap = 74.5938
PHY-3002 : Step(31): len = 50829.1, overlap = 74.5625
PHY-3002 : Step(32): len = 50201.5, overlap = 69.875
PHY-3002 : Step(33): len = 49950.4, overlap = 69.5312
PHY-3002 : Step(34): len = 48971.3, overlap = 69.4062
PHY-3002 : Step(35): len = 48459, overlap = 71.4688
PHY-3002 : Step(36): len = 47932.9, overlap = 73.7812
PHY-3002 : Step(37): len = 46641.9, overlap = 73.4375
PHY-3002 : Step(38): len = 45929.4, overlap = 76.25
PHY-3002 : Step(39): len = 45128.5, overlap = 76.5938
PHY-3002 : Step(40): len = 44352.4, overlap = 78.8438
PHY-3002 : Step(41): len = 43528.9, overlap = 78.5
PHY-3002 : Step(42): len = 42715.8, overlap = 77.8125
PHY-3002 : Step(43): len = 41644.7, overlap = 78.5938
PHY-3002 : Step(44): len = 40429.9, overlap = 78.8438
PHY-3002 : Step(45): len = 39085.3, overlap = 74.6875
PHY-3002 : Step(46): len = 38278.1, overlap = 75.3438
PHY-3002 : Step(47): len = 37488, overlap = 76.7188
PHY-3002 : Step(48): len = 36652, overlap = 77.2812
PHY-3002 : Step(49): len = 35800, overlap = 78.9062
PHY-3002 : Step(50): len = 35118.1, overlap = 79.9688
PHY-3002 : Step(51): len = 34955.4, overlap = 81
PHY-3002 : Step(52): len = 34458.4, overlap = 80.9688
PHY-3002 : Step(53): len = 34202.1, overlap = 81.4062
PHY-3002 : Step(54): len = 33742.2, overlap = 81.5
PHY-3002 : Step(55): len = 33530.1, overlap = 81.625
PHY-3002 : Step(56): len = 33530.7, overlap = 81.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.88208e-06
PHY-3002 : Step(57): len = 33546.9, overlap = 86.0312
PHY-3002 : Step(58): len = 33673.6, overlap = 86.0938
PHY-3002 : Step(59): len = 33825, overlap = 86.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.57642e-05
PHY-3002 : Step(60): len = 34304.3, overlap = 77
PHY-3002 : Step(61): len = 34382.9, overlap = 77.1875
PHY-3002 : Step(62): len = 34441.5, overlap = 77.4375
PHY-3002 : Step(63): len = 34459.2, overlap = 72.875
PHY-3002 : Step(64): len = 34482.3, overlap = 72.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.15283e-05
PHY-3002 : Step(65): len = 34737.2, overlap = 72.875
PHY-3002 : Step(66): len = 34918.4, overlap = 77.2812
PHY-3002 : Step(67): len = 35081.9, overlap = 77.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.30566e-05
PHY-3002 : Step(68): len = 35233.2, overlap = 77.3438
PHY-3002 : Step(69): len = 35264.7, overlap = 77.3438
PHY-3002 : Step(70): len = 35429, overlap = 79.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000126113
PHY-3002 : Step(71): len = 35579, overlap = 79.75
PHY-3002 : Step(72): len = 35630, overlap = 79.75
PHY-3002 : Step(73): len = 36232.7, overlap = 82
PHY-3002 : Step(74): len = 36921.3, overlap = 79.5625
PHY-3002 : Step(75): len = 37356.1, overlap = 72.8125
PHY-3002 : Step(76): len = 37200.6, overlap = 70.375
PHY-3002 : Step(77): len = 36990.6, overlap = 81.625
PHY-3002 : Step(78): len = 36564.6, overlap = 72.625
PHY-3002 : Step(79): len = 36398.2, overlap = 72.5625
PHY-3002 : Step(80): len = 36389.4, overlap = 72.5625
PHY-3002 : Step(81): len = 36418, overlap = 72.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000252226
PHY-3002 : Step(82): len = 36623.5, overlap = 70.3438
PHY-3002 : Step(83): len = 36724.9, overlap = 70.3125
PHY-3002 : Step(84): len = 36754, overlap = 74.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000504453
PHY-3002 : Step(85): len = 36755.5, overlap = 74.75
PHY-3002 : Step(86): len = 36768.1, overlap = 74.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000816205
PHY-3002 : Step(87): len = 36753.5, overlap = 76.9688
PHY-3002 : Step(88): len = 36806.1, overlap = 72.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1717 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.71546e-06
PHY-3002 : Step(89): len = 41779.5, overlap = 44.4375
PHY-3002 : Step(90): len = 41895.1, overlap = 44.1875
PHY-3002 : Step(91): len = 42126.1, overlap = 39.2188
PHY-3002 : Step(92): len = 42298.1, overlap = 38.5625
PHY-3002 : Step(93): len = 42314.4, overlap = 38.1875
PHY-3002 : Step(94): len = 42380, overlap = 38
PHY-3002 : Step(95): len = 42287.5, overlap = 36.6562
PHY-3002 : Step(96): len = 42329.2, overlap = 36.1875
PHY-3002 : Step(97): len = 42284.2, overlap = 35
PHY-3002 : Step(98): len = 42343, overlap = 33.9062
PHY-3002 : Step(99): len = 42493.2, overlap = 29.5
PHY-3002 : Step(100): len = 42312.9, overlap = 28.1562
PHY-3002 : Step(101): len = 42286.8, overlap = 28.2812
PHY-3002 : Step(102): len = 42113.4, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74309e-05
PHY-3002 : Step(103): len = 41989.2, overlap = 26.1562
PHY-3002 : Step(104): len = 41989.9, overlap = 25.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.48618e-05
PHY-3002 : Step(105): len = 41933.3, overlap = 25.6875
PHY-3002 : Step(106): len = 41935.6, overlap = 25.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1717 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030696s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38223e-05
PHY-3002 : Step(107): len = 42038.2, overlap = 63.3125
PHY-3002 : Step(108): len = 42088.1, overlap = 62.2188
PHY-3002 : Step(109): len = 42104.2, overlap = 58.9688
PHY-3002 : Step(110): len = 42184.4, overlap = 58.9062
PHY-3002 : Step(111): len = 43724.1, overlap = 48.2188
PHY-3002 : Step(112): len = 43709.2, overlap = 48.6562
PHY-3002 : Step(113): len = 43320.2, overlap = 49.9062
PHY-3002 : Step(114): len = 43338.2, overlap = 47.5
PHY-3002 : Step(115): len = 42894.5, overlap = 49.25
PHY-3002 : Step(116): len = 42815.6, overlap = 49.4688
PHY-3002 : Step(117): len = 42564.9, overlap = 49.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76447e-05
PHY-3002 : Step(118): len = 42385.9, overlap = 49.2188
PHY-3002 : Step(119): len = 42431.1, overlap = 49.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52893e-05
PHY-3002 : Step(120): len = 42517.5, overlap = 48.4688
PHY-3002 : Step(121): len = 42631.9, overlap = 48.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000181331
PHY-3002 : Step(122): len = 42981.8, overlap = 45.625
PHY-3002 : Step(123): len = 43134, overlap = 45.6562
PHY-3002 : Step(124): len = 43385.2, overlap = 43.875
PHY-3002 : Step(125): len = 43681.8, overlap = 43.6562
PHY-3002 : Step(126): len = 44178.3, overlap = 39.8438
PHY-3002 : Step(127): len = 43992.2, overlap = 39.7188
PHY-3002 : Step(128): len = 43992.2, overlap = 39.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000362661
PHY-3002 : Step(129): len = 43998.4, overlap = 39.4688
PHY-3002 : Step(130): len = 43998.4, overlap = 39.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000725322
PHY-3002 : Step(131): len = 44340, overlap = 36.0938
PHY-3002 : Step(132): len = 44591.8, overlap = 34.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7870, tnet num: 1717, tinst num: 1538, tnode num: 10658, tedge num: 12975.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 83.97 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1719.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57304, over cnt = 251(0%), over = 855, worst = 18
PHY-1001 : End global iterations;  0.118246s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 37.31, top5 = 24.10, top10 = 16.65, top15 = 12.00.
PHY-1001 : End incremental global routing;  0.165793s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (103.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1717 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035634s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1521 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1567 instances, 602 luts, 754 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 44897
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7986, tnet num: 1746, tinst num: 1567, tnode num: 10861, tedge num: 13149.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175844s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(133): len = 45219.3, overlap = 4.25
PHY-3002 : Step(134): len = 45696.7, overlap = 4.25
PHY-3002 : Step(135): len = 45868.2, overlap = 4.25
PHY-3002 : Step(136): len = 45868.2, overlap = 4.25
PHY-3002 : Step(137): len = 45843.2, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030234s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000898433
PHY-3002 : Step(138): len = 45880.1, overlap = 34.5938
PHY-3002 : Step(139): len = 45880.1, overlap = 34.5938
PHY-3001 : Final: Len = 45880.1, Over = 34.5938
PHY-3001 : End incremental placement;  0.343373s wall, 0.359375s user + 0.375000s system = 0.734375s CPU (213.9%)

OPT-1001 : Total overflow 83.97 peak overflow 3.25
OPT-1001 : End high-fanout net optimization;  0.578274s wall, 0.578125s user + 0.390625s system = 0.968750s CPU (167.5%)

OPT-1001 : Current memory(MB): used = 187, reserve = 156, peak = 187.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1161/1748.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58776, over cnt = 246(0%), over = 849, worst = 18
PHY-1002 : len = 63688, over cnt = 172(0%), over = 404, worst = 13
PHY-1002 : len = 66816, over cnt = 59(0%), over = 120, worst = 6
PHY-1002 : len = 67576, over cnt = 21(0%), over = 35, worst = 5
PHY-1002 : len = 67984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.184595s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (135.4%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 24.52, top10 = 18.14, top15 = 13.51.
OPT-1001 : End congestion update;  0.216853s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (129.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1746 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026140s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.5%)

OPT-0007 : Start: WNS 142 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 142 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 142 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.244637s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (127.7%)

OPT-1001 : Current memory(MB): used = 185, reserve = 153, peak = 187.
OPT-1001 : End physical optimization;  0.947200s wall, 0.968750s user + 0.437500s system = 1.406250s CPU (148.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 602 LUT to BLE ...
SYN-4008 : Packed 602 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 568 remaining SEQ's ...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 123 single LUT's are left
SYN-4006 : 249 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 851/1144 primitive instances ...
PHY-3001 : End packing;  0.063431s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.5%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 675 instances
RUN-1001 : 314 mslices, 313 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1568 nets
RUN-1001 : 628 nets have 2 pins
RUN-1001 : 788 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 673 instances, 627 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 46715, Over = 52.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6833, tnet num: 1566, tinst num: 673, tnode num: 8865, tedge num: 11547.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141356s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5647e-05
PHY-3002 : Step(140): len = 46453.6, overlap = 51.25
PHY-3002 : Step(141): len = 46652.4, overlap = 51
PHY-3002 : Step(142): len = 46491.2, overlap = 50.75
PHY-3002 : Step(143): len = 46480.8, overlap = 50.5
PHY-3002 : Step(144): len = 46651.5, overlap = 49.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.1294e-05
PHY-3002 : Step(145): len = 46794.2, overlap = 49.25
PHY-3002 : Step(146): len = 47054.7, overlap = 48.25
PHY-3002 : Step(147): len = 47338.1, overlap = 47.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142588
PHY-3002 : Step(148): len = 47786.4, overlap = 45.25
PHY-3002 : Step(149): len = 48462.5, overlap = 47
PHY-3002 : Step(150): len = 48901.7, overlap = 46.25
PHY-3002 : Step(151): len = 49268.3, overlap = 45.5
PHY-3002 : Step(152): len = 49332.1, overlap = 44
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.100930s wall, 0.062500s user + 0.421875s system = 0.484375s CPU (479.9%)

PHY-3001 : Trial Legalized: Len = 62305.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026591s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000783278
PHY-3002 : Step(153): len = 59364.4, overlap = 2.25
PHY-3002 : Step(154): len = 56879.9, overlap = 5
PHY-3002 : Step(155): len = 55082.1, overlap = 9
PHY-3002 : Step(156): len = 53739.1, overlap = 12.5
PHY-3002 : Step(157): len = 53166.1, overlap = 15.75
PHY-3002 : Step(158): len = 52844.3, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00156656
PHY-3002 : Step(159): len = 52975.6, overlap = 15.5
PHY-3002 : Step(160): len = 53011.4, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00313311
PHY-3002 : Step(161): len = 53062.5, overlap = 16.5
PHY-3002 : Step(162): len = 53113.4, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 58013.6, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 12 instances has been re-located, deltaX = 4, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 58493.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6833, tnet num: 1566, tinst num: 673, tnode num: 8865, tedge num: 11547.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75024, over cnt = 204(0%), over = 303, worst = 4
PHY-1002 : len = 75912, over cnt = 128(0%), over = 177, worst = 4
PHY-1002 : len = 77720, over cnt = 22(0%), over = 28, worst = 3
PHY-1002 : len = 77880, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 78152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247973s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (119.7%)

PHY-1001 : Congestion index: top1 = 31.94, top5 = 25.43, top10 = 20.09, top15 = 15.60.
PHY-1001 : End incremental global routing;  0.306186s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (122.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047877s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.387712s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (116.9%)

OPT-1001 : Current memory(MB): used = 186, reserve = 155, peak = 187.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1372/1568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006611s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.94, top5 = 25.43, top10 = 20.09, top15 = 15.60.
OPT-1001 : End congestion update;  0.056240s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036710s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.1%)

OPT-0007 : Start: WNS 5 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 673 instances, 627 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58516, Over = 0
PHY-3001 : End spreading;  0.003382s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58516, Over = 0
PHY-3001 : End incremental legalization;  0.032626s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.8%)

OPT-0007 : Iter 1: improved WNS 55 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 55 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.134072s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.9%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1366/1568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 78224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012623s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 25.43, top10 = 20.11, top15 = 15.62.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036795s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 55 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.586207
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 55ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 673 instances, 627 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58516, Over = 0
PHY-3001 : End spreading;  0.003189s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58516, Over = 0
PHY-3001 : End incremental legalization;  0.031150s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036428s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1370/1568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006826s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.9%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 25.43, top10 = 20.11, top15 = 15.62.
OPT-1001 : End congestion update;  0.056033s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036001s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.8%)

OPT-0007 : Start: WNS 55 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 55 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.093150s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1370/1568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 25.43, top10 = 20.11, top15 = 15.62.
OPT-1001 : End congestion update;  0.048811s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023098s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.3%)

OPT-0007 : Start: WNS 55 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 673 instances, 627 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58396, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003231s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 58460, Over = 0
PHY-3001 : End incremental legalization;  0.024533s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.7%)

OPT-0007 : Iter 1: improved WNS 155 TNS 0 NUM_FEPS 0 with 2 cells processed and 200 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 657 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 673 instances, 627 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58396, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 58460, Over = 0
PHY-3001 : End incremental legalization;  0.024712s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.2%)

OPT-0007 : Iter 2: improved WNS 155 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 658 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 674 instances, 628 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58476, Over = 0
PHY-3001 : End spreading;  0.004400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (355.1%)

PHY-3001 : Final: Len = 58476, Over = 0
PHY-3001 : End incremental legalization;  0.027969s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.7%)

OPT-0007 : Iter 3: improved WNS 155 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 4: improved WNS 155 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.177033s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (185.3%)

OPT-1001 : Current memory(MB): used = 193, reserve = 163, peak = 193.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022392s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 193, reserve = 163, peak = 193.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020692s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.5%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1363/1568.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78192, over cnt = 6(0%), over = 10, worst = 4
PHY-1002 : len = 78296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016684s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.7%)

PHY-1001 : Congestion index: top1 = 31.94, top5 = 25.42, top10 = 20.12, top15 = 15.63.
RUN-1001 : End congestion update;  0.050277s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (124.3%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.071119s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.9%)

OPT-1001 : Current memory(MB): used = 193, reserve = 163, peak = 193.
OPT-1001 : End physical optimization;  1.194402s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (116.4%)

RUN-1003 : finish command "place" in  6.279917s wall, 9.781250s user + 9.640625s system = 19.421875s CPU (309.3%)

RUN-1004 : used memory is 172 MB, reserved memory is 140 MB, peak memory is 193 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 676 instances
RUN-1001 : 314 mslices, 314 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1568 nets
RUN-1001 : 624 nets have 2 pins
RUN-1001 : 792 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6844, tnet num: 1566, tinst num: 674, tnode num: 8880, tedge num: 11561.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 314 mslices, 314 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 74152, over cnt = 213(0%), over = 319, worst = 4
PHY-1002 : len = 75408, over cnt = 112(0%), over = 151, worst = 4
PHY-1002 : len = 77112, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 77416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.216664s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (108.2%)

PHY-1001 : Congestion index: top1 = 31.59, top5 = 25.27, top10 = 20.01, top15 = 15.50.
PHY-1001 : End global routing;  0.260820s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 210, reserve = 179, peak = 221.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 474, reserve = 448, peak = 474.
PHY-1001 : End build detailed router design. 3.299724s wall, 3.265625s user + 0.046875s system = 3.312500s CPU (100.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 39696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.256116s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 506, reserve = 481, peak = 506.
PHY-1001 : End phase 1; 1.261899s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 301432, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 508, reserve = 482, peak = 508.
PHY-1001 : End initial routed; 2.562278s wall, 3.031250s user + 0.140625s system = 3.171875s CPU (123.8%)

PHY-1001 : Update timing.....
PHY-1001 : 148/1415(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.340   |  -4.389   |   5   
RUN-1001 :   Hold   |   0.153   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.246202s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.5%)

PHY-1001 : Current memory(MB): used = 509, reserve = 483, peak = 509.
PHY-1001 : End phase 2; 2.808536s wall, 3.281250s user + 0.140625s system = 3.421875s CPU (121.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -0.941ns STNS -3.772ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.032227s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.0%)

PHY-1022 : len = 301552, over cnt = 66(0%), over = 66, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.046039s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 300896, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.096145s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (81.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 300920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.021503s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.3%)

PHY-1001 : Update timing.....
PHY-1001 : 143/1415(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.941   |  -3.772   |   5   
RUN-1001 :   Hold   |   0.153   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.263658s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 16 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.212258s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.7%)

PHY-1001 : Current memory(MB): used = 523, reserve = 497, peak = 523.
PHY-1001 : End phase 3; 0.815152s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 34 pins with SWNS -0.798ns STNS -3.095ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.084122s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (111.4%)

PHY-1022 : len = 300904, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.093392s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.798ns, -3.095ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 300728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.019131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (163.3%)

PHY-1001 : Update timing.....
PHY-1001 : 143/1415(10%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.798   |  -3.156   |   5   
RUN-1001 :   Hold   |   0.153   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.242656s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.244094s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.4%)

PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End phase 4; 0.612404s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (102.1%)

PHY-1003 : Routed, final wirelength = 300728
PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End export database. 0.009822s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.016516s wall, 9.406250s user + 0.218750s system = 9.625000s CPU (106.7%)

RUN-1003 : finish command "route" in  9.509429s wall, 9.890625s user + 0.218750s system = 10.109375s CPU (106.3%)

RUN-1004 : used memory is 479 MB, reserved memory is 454 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      948   out of  19600    4.84%
#reg                      754   out of  19600    3.85%
#le                      1197
  #lut only               443   out of   1197   37.01%
  #reg only               249   out of   1197   20.80%
  #lut&reg                505   out of   1197   42.19%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                        Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck              225
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0         185
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di              24
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/sel4_syn_527.q0    23
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1         13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1197   |783     |165     |761     |30      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |222    |189     |29      |101     |0       |0       |
|  U3_CRC                             |biss_crc6      |19     |19      |0       |10      |0       |0       |
|  U4_led                             |led            |72     |59      |9       |39      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |882    |515     |127     |603     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |882    |515     |127     |603     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |405    |195     |0       |405     |0       |0       |
|        reg_inst                     |register       |402    |192     |0       |402     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |477    |320     |127     |198     |0       |0       |
|        bus_inst                     |bus_top        |215    |145     |70      |80      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |53     |35      |18      |20      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |23     |15      |8       |11      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |20     |14      |6       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |84     |56      |28      |29      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |27     |17      |10      |10      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |162    |115     |29      |80      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       613   
    #2          2       566   
    #3          3       141   
    #4          4        85   
    #5        5-10      102   
    #6        11-50      38   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.09            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6844, tnet num: 1566, tinst num: 674, tnode num: 8880, tedge num: 11561.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 674
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1568, pip num: 17985
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1451 valid insts, and 46042 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110101110110101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.542680s wall, 20.609375s user + 0.109375s system = 20.718750s CPU (814.8%)

RUN-1004 : used memory is 494 MB, reserved memory is 469 MB, peak memory is 669 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_153239.log"
