<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `os/kernel/kernel/src/ports.rs`."><title>ports.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="kernel" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0-nightly (b6d7ff3aa 2025-11-14)" data-channel="nightly" data-search-js="search-680b2199.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kernel/</div>ports.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! # x86 I/O Port Access
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! This module provides low-level access to the x86/x86-64 I/O port address space,
<a href=#4 id=4 data-nosnippet>4</a>//! offering safe wrappers around the `in` and `out` assembly instructions for
<a href=#5 id=5 data-nosnippet>5</a>//! legacy device communication. It enables kernel drivers to interact with
<a href=#6 id=6 data-nosnippet>6</a>//! hardware that uses port-mapped I/O rather than memory-mapped I/O (MMIO).
<a href=#7 id=7 data-nosnippet>7</a>//!
<a href=#8 id=8 data-nosnippet>8</a>//! ## Overview
<a href=#9 id=9 data-nosnippet>9</a>//!
<a href=#10 id=10 data-nosnippet>10</a>//! The x86 architecture provides two distinct address spaces for device communication:
<a href=#11 id=11 data-nosnippet>11</a>//! - **I/O Port Space**: Legacy 16-bit address space (0x0000-0xFFFF) accessed via
<a href=#12 id=12 data-nosnippet>12</a>//!   special `in`/`out` instructions
<a href=#13 id=13 data-nosnippet>13</a>//! - **Memory Space**: Normal memory addresses accessed via standard load/store
<a href=#14 id=14 data-nosnippet>14</a>//!   instructions (MMIO)
<a href=#15 id=15 data-nosnippet>15</a>//!
<a href=#16 id=16 data-nosnippet>16</a>//! This module handles the I/O port space, which is primarily used by legacy
<a href=#17 id=17 data-nosnippet>17</a>//! devices and some system controllers that maintain backward compatibility.
<a href=#18 id=18 data-nosnippet>18</a>//!
<a href=#19 id=19 data-nosnippet>19</a>//! ## Architecture Details
<a href=#20 id=20 data-nosnippet>20</a>//!
<a href=#21 id=21 data-nosnippet>21</a>//! ### I/O Port Space Characteristics
<a href=#22 id=22 data-nosnippet>22</a>//! * **16-bit Addressing**: Port numbers range from 0x0000 to 0xFFFF
<a href=#23 id=23 data-nosnippet>23</a>//! * **Separate Address Space**: Completely distinct from physical memory
<a href=#24 id=24 data-nosnippet>24</a>//! * **Special Instructions**: Requires `in`/`out` instructions, not memory loads/stores
<a href=#25 id=25 data-nosnippet>25</a>//! * **Privilege Controlled**: Access controlled by CPL, IOPL, and I/O permission bitmap
<a href=#26 id=26 data-nosnippet>26</a>//!
<a href=#27 id=27 data-nosnippet>27</a>//! ### Common Port Ranges
<a href=#28 id=28 data-nosnippet>28</a>//! ```text
<a href=#29 id=29 data-nosnippet>29</a>//! 0x0000-0x001F   DMA Controllers
<a href=#30 id=30 data-nosnippet>30</a>//! 0x0020-0x0021   Programmable Interrupt Controller (PIC) #1
<a href=#31 id=31 data-nosnippet>31</a>//! 0x0040-0x0043   Programmable Interval Timer (PIT)
<a href=#32 id=32 data-nosnippet>32</a>//! 0x0060-0x0064   Keyboard Controller
<a href=#33 id=33 data-nosnippet>33</a>//! 0x0070-0x0071   CMOS/RTC
<a href=#34 id=34 data-nosnippet>34</a>//! 0x00A0-0x00A1   PIC #2
<a href=#35 id=35 data-nosnippet>35</a>//! 0x00F0-0x00FF   Math Coprocessor
<a href=#36 id=36 data-nosnippet>36</a>//! 0x0170-0x0177   Secondary IDE Controller
<a href=#37 id=37 data-nosnippet>37</a>//! 0x01F0-0x01F7   Primary IDE Controller
<a href=#38 id=38 data-nosnippet>38</a>//! 0x0278-0x027A   Parallel Port #2
<a href=#39 id=39 data-nosnippet>39</a>//! 0x02E8-0x02EF   Serial Port #4
<a href=#40 id=40 data-nosnippet>40</a>//! 0x02F8-0x02FF   Serial Port #2
<a href=#41 id=41 data-nosnippet>41</a>//! 0x0378-0x037A   Parallel Port #1
<a href=#42 id=42 data-nosnippet>42</a>//! 0x03E8-0x03EF   Serial Port #3
<a href=#43 id=43 data-nosnippet>43</a>//! 0x03F0-0x03F7   Floppy Disk Controller
<a href=#44 id=44 data-nosnippet>44</a>//! 0x03F8-0x03FF   Serial Port #1
<a href=#45 id=45 data-nosnippet>45</a>//! ```
<a href=#46 id=46 data-nosnippet>46</a>//!
<a href=#47 id=47 data-nosnippet>47</a>//! ## Available Operations
<a href=#48 id=48 data-nosnippet>48</a>//!
<a href=#49 id=49 data-nosnippet>49</a>//! ### Byte Operations
<a href=#50 id=50 data-nosnippet>50</a>//! * [`outb`] - Write a single byte to an I/O port
<a href=#51 id=51 data-nosnippet>51</a>//! * [`inb`] - Read a single byte from an I/O port
<a href=#52 id=52 data-nosnippet>52</a>//!
<a href=#53 id=53 data-nosnippet>53</a>//! ### Usage Example
<a href=#54 id=54 data-nosnippet>54</a>//! ```rust
<a href=#55 id=55 data-nosnippet>55</a>//! use crate::ports::{inb, outb};
<a href=#56 id=56 data-nosnippet>56</a>//!
<a href=#57 id=57 data-nosnippet>57</a>//! // Read keyboard status (port 0x64)
<a href=#58 id=58 data-nosnippet>58</a>//! let status = unsafe { inb(0x64) };
<a href=#59 id=59 data-nosnippet>59</a>//!
<a href=#60 id=60 data-nosnippet>60</a>//! // Write to serial port (port 0x3F8)
<a href=#61 id=61 data-nosnippet>61</a>//! unsafe { outb(0x3F8, b'H') };
<a href=#62 id=62 data-nosnippet>62</a>//! ```
<a href=#63 id=63 data-nosnippet>63</a>//!
<a href=#64 id=64 data-nosnippet>64</a>//! ## Safety Requirements
<a href=#65 id=65 data-nosnippet>65</a>//!
<a href=#66 id=66 data-nosnippet>66</a>//! All I/O port operations are inherently unsafe due to their direct hardware
<a href=#67 id=67 data-nosnippet>67</a>//! interaction and potential system impact. Callers must ensure:
<a href=#68 id=68 data-nosnippet>68</a>//!
<a href=#69 id=69 data-nosnippet>69</a>//! ### Privilege Requirements
<a href=#70 id=70 data-nosnippet>70</a>//! * **Ring 0 Execution**: Most secure when running in kernel mode (CPL 0)
<a href=#71 id=71 data-nosnippet>71</a>//! * **I/O Permission**: If not in ring 0, IOPL bits or I/O permission bitmap
<a href=#72 id=72 data-nosnippet>72</a>//!   must allow access to the specific port
<a href=#73 id=73 data-nosnippet>73</a>//!
<a href=#74 id=74 data-nosnippet>74</a>//! ### Hardware Safety
<a href=#75 id=75 data-nosnippet>75</a>//! * **Correct Port**: Target the intended device register, not arbitrary addresses
<a href=#76 id=76 data-nosnippet>76</a>//! * **Device Presence**: Ensure the device exists and is properly initialized
<a href=#77 id=77 data-nosnippet>77</a>//! * **Protocol Compliance**: Follow device-specific communication protocols
<a href=#78 id=78 data-nosnippet>78</a>//! * **Timing Requirements**: Respect device timing constraints and handshakes
<a href=#79 id=79 data-nosnippet>79</a>//!
<a href=#80 id=80 data-nosnippet>80</a>//! ### Concurrency Safety
<a href=#81 id=81 data-nosnippet>81</a>//! * **Mutual Exclusion**: Coordinate with interrupt handlers and other threads
<a href=#82 id=82 data-nosnippet>82</a>//! * **Atomic Sequences**: Protect multi-step device interactions from interruption
<a href=#83 id=83 data-nosnippet>83</a>//! * **Driver Coordination**: Ensure only one driver controls each device
<a href=#84 id=84 data-nosnippet>84</a>//!
<a href=#85 id=85 data-nosnippet>85</a>//! ### Memory Ordering
<a href=#86 id=86 data-nosnippet>86</a>//! * **I/O Ordering**: `in`/`out` instructions are ordered relative to each other
<a href=#87 id=87 data-nosnippet>87</a>//! * **Memory Barriers**: Insert appropriate fences when coordinating with MMIO
<a href=#88 id=88 data-nosnippet>88</a>//! * **Compiler Barriers**: Prevent unwanted optimization of I/O sequences
<a href=#89 id=89 data-nosnippet>89</a>//!
<a href=#90 id=90 data-nosnippet>90</a>//! ## Design Philosophy
<a href=#91 id=91 data-nosnippet>91</a>//!
<a href=#92 id=92 data-nosnippet>92</a>//! This module follows a minimal, explicit approach:
<a href=#93 id=93 data-nosnippet>93</a>//! * **Thin Wrappers**: Direct exposure of hardware capabilities without abstraction
<a href=#94 id=94 data-nosnippet>94</a>//! * **Safety Documentation**: Comprehensive safety requirements rather than runtime checks
<a href=#95 id=95 data-nosnippet>95</a>//! * **Performance Focus**: Zero-overhead inline assembly with optimal instruction selection
<a href=#96 id=96 data-nosnippet>96</a>//! * **Explicit Unsafe**: All hardware interaction requires explicit acknowledgment of risks
<a href=#97 id=97 data-nosnippet>97</a>//!
<a href=#98 id=98 data-nosnippet>98</a>//! ## Future Extensions
<a href=#99 id=99 data-nosnippet>99</a>//!
<a href=#100 id=100 data-nosnippet>100</a>//! Additional I/O operations may be added as needed:
<a href=#101 id=101 data-nosnippet>101</a>//! * 16-bit operations (`inw`/`outw`) for word-sized transfers
<a href=#102 id=102 data-nosnippet>102</a>//! * 32-bit operations (`inl`/`outl`) for double-word transfers
<a href=#103 id=103 data-nosnippet>103</a>//! * String operations (`insb`/`outsb`) for bulk transfers
<a href=#104 id=104 data-nosnippet>104</a>//! * I/O delay helpers for timing-sensitive devices
<a href=#105 id=105 data-nosnippet>105</a>
<a href=#106 id=106 data-nosnippet>106</a>/// Write one byte to an I/O port (x86).
<a href=#107 id=107 data-nosnippet>107</a>///
<a href=#108 id=108 data-nosnippet>108</a>/// Low-level helper for devices that live in the legacy **I/O port space**
<a href=#109 id=109 data-nosnippet>109</a>/// (not MMIO). Uses `out dx, al`.
<a href=#110 id=110 data-nosnippet>110</a>///
<a href=#111 id=111 data-nosnippet>111</a>/// # Safety
<a href=#112 id=112 data-nosnippet>112</a>/// You must uphold **all** of the following:
<a href=#113 id=113 data-nosnippet>113</a>/// - **Privilege:** Execute at CPL0 **or** have I/O permission (IOPL/IO bitmap)
<a href=#114 id=114 data-nosnippet>114</a>///   that allows access to `port`. Otherwise the CPU raises `#GP`.
<a href=#115 id=115 data-nosnippet>115</a>/// - **Correct port:** `port` must belong to the intended device and be in a
<a href=#116 id=116 data-nosnippet>116</a>///   valid state for this write. Writing the wrong port or wrong value can wedge
<a href=#117 id=117 data-nosnippet>117</a>///   the device or the system (e.g., disabling the PIC, reprogramming timers).
<a href=#118 id=118 data-nosnippet>118</a>/// - **Device presence:** The target device must exist and be decoded on the
<a href=#119 id=119 data-nosnippet>119</a>///   bus. Some platforms hang on accesses to nonexistent ports.
<a href=#120 id=120 data-nosnippet>120</a>/// - **Concurrency:** Coordinate with interrupt handlers and other CPUs/threads
<a href=#121 id=121 data-nosnippet>121</a>///   that touch the same device/port. Use your driver’s locking/serialization
<a href=#122 id=122 data-nosnippet>122</a>///   so register-level protocols aren’t violated.
<a href=#123 id=123 data-nosnippet>123</a>/// - **Ordering:** `out` orders with respect to other I/O instructions to the
<a href=#124 id=124 data-nosnippet>124</a>///   same device but is **not** a general memory fence. If you need ordering
<a href=#125 id=125 data-nosnippet>125</a>///   with normal memory (e.g., MMIO buffers or shared memory), add an
<a href=#126 id=126 data-nosnippet>126</a>///   appropriate compiler/CPU fence around calls.
<a href=#127 id=127 data-nosnippet>127</a>/// - **Environment:** Only use on `x86/x86_64` with an I/O port bus. Never use
<a href=#128 id=128 data-nosnippet>128</a>///   for **memory-mapped** devices (MMIO).
<a href=#129 id=129 data-nosnippet>129</a></span><span class="attr">#[inline]
<a href=#130 id=130 data-nosnippet>130</a></span><span class="kw">pub unsafe fn </span>outb(port: u16, val: u8) {
<a href=#131 id=131 data-nosnippet>131</a>    <span class="kw">unsafe </span>{
<a href=#132 id=132 data-nosnippet>132</a>        <span class="macro">core::arch::asm!</span>(<span class="string">"out dx, al"</span>, <span class="kw">in</span>(<span class="string">"dx"</span>) port, <span class="kw">in</span>(<span class="string">"al"</span>) val, options(nomem, nostack, preserves_flags));
<a href=#133 id=133 data-nosnippet>133</a>    }
<a href=#134 id=134 data-nosnippet>134</a>}
<a href=#135 id=135 data-nosnippet>135</a>
<a href=#136 id=136 data-nosnippet>136</a><span class="doccomment">/// Read one byte from an I/O port (x86).
<a href=#137 id=137 data-nosnippet>137</a>///
<a href=#138 id=138 data-nosnippet>138</a>/// Low-level helper for devices that live in the legacy **I/O port space**.
<a href=#139 id=139 data-nosnippet>139</a>/// Uses `in al, dx`.
<a href=#140 id=140 data-nosnippet>140</a>///
<a href=#141 id=141 data-nosnippet>141</a>/// # Safety
<a href=#142 id=142 data-nosnippet>142</a>/// You must uphold **all** of the following:
<a href=#143 id=143 data-nosnippet>143</a>/// - **Privilege:** Execute at CPL0 **or** have I/O permission (IOPL/IO bitmap)
<a href=#144 id=144 data-nosnippet>144</a>///   that allows access to `port`; otherwise the CPU raises `#GP`.
<a href=#145 id=145 data-nosnippet>145</a>/// - **Correct port:** `port` must be a readable register of the intended
<a href=#146 id=146 data-nosnippet>146</a>///   device; reading from the wrong port can yield undefined garbage or stall
<a href=#147 id=147 data-nosnippet>147</a>///   the device’s protocol.
<a href=#148 id=148 data-nosnippet>148</a>/// - **Device presence:** The target device must exist and be decoding the
<a href=#149 id=149 data-nosnippet>149</a>///   address. Accesses to nonexistent ports may fault or hang on some systems.
<a href=#150 id=150 data-nosnippet>150</a>/// - **Concurrency:** Coordinate with interrupt handlers/other CPUs that
<a href=#151 id=151 data-nosnippet>151</a>///   manipulate the same device/port to avoid tearing multi-step handshakes.
<a href=#152 id=152 data-nosnippet>152</a>/// - **Ordering:** `in` orders with other I/O instructions but is **not** a
<a href=#153 id=153 data-nosnippet>153</a>///   general memory fence. If you must order this read with normal memory
<a href=#154 id=154 data-nosnippet>154</a>///   operations (e.g., reading a status port then consuming an MMIO buffer),
<a href=#155 id=155 data-nosnippet>155</a>///   insert the appropriate compiler/CPU fence.
<a href=#156 id=156 data-nosnippet>156</a>/// - **Environment:** Only for `x86/x86_64` I/O port space. Do not use for MMIO.
<a href=#157 id=157 data-nosnippet>157</a></span><span class="attr">#[inline]
<a href=#158 id=158 data-nosnippet>158</a></span><span class="kw">pub unsafe fn </span>inb(port: u16) -&gt; u8 {
<a href=#159 id=159 data-nosnippet>159</a>    <span class="kw">let </span><span class="kw-2">mut </span>v: u8;
<a href=#160 id=160 data-nosnippet>160</a>    <span class="kw">unsafe </span>{
<a href=#161 id=161 data-nosnippet>161</a>        <span class="macro">core::arch::asm!</span>(<span class="string">"in al, dx"</span>, <span class="kw">in</span>(<span class="string">"dx"</span>) port, out(<span class="string">"al"</span>) v, options(nomem, nostack, preserves_flags));
<a href=#162 id=162 data-nosnippet>162</a>    }
<a href=#163 id=163 data-nosnippet>163</a>    v
<a href=#164 id=164 data-nosnippet>164</a>}
</code></pre></div></section></main></body></html>