

================================================================
== Vitis HLS Report for 'mm2'
================================================================
* Date:           Sat Mar  9 22:18:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16146|    16146|  0.323 ms|  0.323 ms|  16147|  16147|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106  |mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     8203|     8203|  0.164 ms|  0.164 ms|  8203|  8203|       no|
        |grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118  |mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5  |     7938|     7938|  0.159 ms|  0.159 ms|  7938|  7938|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|   150|    7979|    8996|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     165|    -|
|Register         |        -|     -|     296|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|   150|    8275|    9161|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    11|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|   310|   552|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U63                        |fmul_32ns_32ns_32_2_max_dsp_1                 |        0|   3|   128|   135|    0|
    |fptoui_32ns_32_2_no_dsp_1_U64                            |fptoui_32ns_32_2_no_dsp_1                     |        0|   0|     0|     0|    0|
    |gmem_m_axi_U                                             |gmem_m_axi                                    |        0|   0|   710|  1276|    0|
    |grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106  |mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2  |        0|  96|  4289|  4140|    0|
    |grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118  |mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5  |        0|  51|  2542|  2893|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        0| 150|  7979|  8996|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_U  |tmp_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                        |        2|  0|   0|    0|   256|   32|     1|         8192|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  29|          7|    1|          7|
    |gmem_ARADDR    |  13|          3|   64|        192|
    |gmem_ARLEN     |  13|          3|   32|         96|
    |gmem_ARVALID   |  13|          3|    1|          3|
    |gmem_AWVALID   |   9|          2|    1|          2|
    |gmem_BREADY    |   9|          2|    1|          2|
    |gmem_RREADY    |  13|          3|    1|          3|
    |gmem_WVALID    |   9|          2|    1|          2|
    |grp_fu_128_p0  |  13|          3|   32|         96|
    |tmp_address0   |  13|          3|    8|         24|
    |tmp_ce0        |  13|          3|    1|          3|
    |tmp_ce1        |   9|          2|    1|          2|
    |tmp_we0        |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 165|         38|  145|        434|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |A_read_reg_177                                                        |  64|   0|   64|          0|
    |B_read_reg_172                                                        |  64|   0|   64|          0|
    |C_read_reg_167                                                        |  64|   0|   64|          0|
    |D_read_reg_162                                                        |  64|   0|   64|          0|
    |ap_CS_fsm                                                             |   6|   0|    6|          0|
    |grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |reg_146                                                               |  32|   0|   32|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 296|   0|  296|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           mm2|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           mm2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|           mm2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|           mm2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|           mm2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|           mm2|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|alpha                  |   in|   32|     ap_none|         alpha|        scalar|
|beta                   |   in|   32|     ap_none|          beta|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

