Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 17:56:26 2023
| Host         : DESKTOP-CLUEDBE running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu5ev-sfvc784-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 17767 |     0 |          0 |    117120 | 15.17 |
|   LUT as Logic             | 16934 |     0 |          0 |    117120 | 14.46 |
|   LUT as Memory            |   833 |     0 |          0 |     57600 |  1.45 |
|     LUT as Distributed RAM |   416 |     0 |            |           |       |
|     LUT as Shift Register  |   417 |     0 |            |           |       |
| CLB Registers              | 22272 |     0 |          0 |    234240 |  9.51 |
|   Register as Flip Flop    | 22206 |     0 |          0 |    234240 |  9.48 |
|   Register as Latch        |    66 |     0 |          0 |    234240 |  0.03 |
| CARRY8                     |   639 |     0 |          0 |     14640 |  4.36 |
| F7 Muxes                   |  1479 |     0 |          0 |     58560 |  2.53 |
| F8 Muxes                   |   368 |     0 |          0 |     29280 |  1.26 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 79    |          Yes |           - |        Reset |
| 519   |          Yes |         Set |            - |
| 21674 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4556 |     0 |          0 |     14640 | 31.12 |
|   CLBL                                     |  2357 |     0 |            |           |       |
|   CLBM                                     |  2199 |     0 |            |           |       |
| LUT as Logic                               | 16934 |     0 |          0 |    117120 | 14.46 |
|   using O5 output only                     |   115 |       |            |           |       |
|   using O6 output only                     | 12505 |       |            |           |       |
|   using O5 and O6                          |  4314 |       |            |           |       |
| LUT as Memory                              |   833 |     0 |          0 |     57600 |  1.45 |
|   LUT as Distributed RAM                   |   416 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    26 |       |            |           |       |
|     using O5 and O6                        |   390 |       |            |           |       |
|   LUT as Shift Register                    |   417 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   416 |       |            |           |       |
|     using O5 and O6                        |     1 |       |            |           |       |
| CLB Registers                              | 22272 |     0 |          0 |    234240 |  9.51 |
|   Register driven from within the CLB      |  6747 |       |            |           |       |
|   Register driven from outside the CLB     | 15525 |       |            |           |       |
|     LUT in front of the register is unused | 12582 |       |            |           |       |
|     LUT in front of the register is used   |  2943 |       |            |           |       |
| Unique Control Sets                        |   318 |       |          0 |     29280 |  1.09 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   81 |     0 |          0 |       144 | 56.25 |
|   RAMB36/FIFO*    |   78 |     0 |          0 |       144 | 54.17 |
|     RAMB36E2 only |   78 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |       288 |  2.08 |
|     RAMB18E2 only |    6 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  137 |     0 |          0 |       252 | 54.37 |
| HPIOB_M          |   59 |     0 |          0 |        72 | 81.94 |
|   INPUT          |   28 |       |            |           |       |
|   OUTPUT         |   31 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   58 |     0 |          0 |        72 | 80.56 |
|   INPUT          |   27 |       |            |           |       |
|   OUTPUT         |   31 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    6 |     0 |          0 |        48 | 12.50 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    6 |     0 |          0 |        48 | 12.50 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    8 |     0 |          0 |        12 | 66.67 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       352 |  0.57 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 21674 |            Register |
| LUT6     |  8775 |                 CLB |
| LUT3     |  3802 |                 CLB |
| LUT5     |  2912 |                 CLB |
| LUT2     |  2785 |                 CLB |
| LUT4     |  2628 |                 CLB |
| MUXF7    |  1479 |                 CLB |
| CARRY8   |   639 |                 CLB |
| RAMD32   |   546 |                 CLB |
| FDSE     |   519 |            Register |
| SRL16E   |   418 |                 CLB |
| MUXF8    |   368 |                 CLB |
| LUT1     |   346 |                 CLB |
| RAMS32   |   260 |                 CLB |
| RAMB36E2 |    78 |            BLOCKRAM |
| INBUF    |    71 |                 I/O |
| IBUFCTRL |    71 |              Others |
| OBUF     |    66 |                 I/O |
| LDCE     |    66 |            Register |
| FDCE     |    13 |            Register |
| RAMB18E2 |     6 |            BLOCKRAM |
| BUFGCE   |     2 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| fifo_64_512        |    2 |
| fifo_64_256        |    2 |
| fifo_64_128        |    2 |
| fifo_256_256       |    2 |
| fifo_128_128       |    2 |
| axi_fifo_512_32    |    2 |
| axi_convert_512_64 |    1 |
| axi_convert_256_64 |    1 |
| axi_convert_256_32 |    1 |
| axi_convert128_64  |    1 |
| axi_convert128_32  |    1 |
| ax4_convert        |    1 |
+--------------------+------+


