{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709770975929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709770975936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 18:22:55 2024 " "Processing started: Wed Mar 06 18:22:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709770975936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770975936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTADOR_525 -c CONTADOR_525 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTADOR_525 -c CONTADOR_525" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770975936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709770976471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709770976471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_800/contador_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador_800/contador_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_800-arc " "Found design unit 1: CONTADOR_800-arc" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709770984387 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_800 " "Found entity 1: CONTADOR_800" {  } { { "../CONTADOR_800/CONTADOR_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_800/CONTADOR_800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709770984387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770984387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_800/mas1_800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_800/mas1_800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAS1_800-arc " "Found design unit 1: MAS1_800-arc" {  } { { "../MAS1_800/MAS1_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709770984394 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAS1_800 " "Found entity 1: MAS1_800" {  } { { "../MAS1_800/MAS1_800.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709770984394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770984394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_525-arc " "Found design unit 1: CONTADOR_525-arc" {  } { { "CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709770984400 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_525 " "Found entity 1: CONTADOR_525" {  } { { "CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709770984400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770984400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTADOR_525 " "Elaborating entity \"CONTADOR_525\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709770984435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q CONTADOR_525.vhd(30) " "VHDL Process Statement warning at CONTADOR_525.vhd(30): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTADOR_525.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709770984442 "|CONTADOR_525"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAS1_800 MAS1_800:I0 " "Elaborating entity \"MAS1_800\" for hierarchy \"MAS1_800:I0\"" {  } { { "CONTADOR_525.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR_525/CONTADOR_525.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709770984470 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I0 HA " "Node instance \"I0\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I1 HA " "Node instance \"I1\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I1" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I2 HA " "Node instance \"I2\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I2" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I3 HA " "Node instance \"I3\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I3" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I4 HA " "Node instance \"I4\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I4" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 28 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I5 HA " "Node instance \"I5\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I5" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 29 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I6 HA " "Node instance \"I6\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I6" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I7 HA " "Node instance \"I7\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I7" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I8 HA " "Node instance \"I8\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I8" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I9 HA " "Node instance \"I9\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../MAS1_800/MAS1_800.vhd" "I9" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_800/MAS1_800.vhd" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1709770984588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709770984671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 06 18:23:04 2024 " "Processing ended: Wed Mar 06 18:23:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709770984671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709770984671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709770984671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770984671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709770985303 ""}
