// SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
/* Non-zero default values for Cassini CSR fields")
 * Copyright 2018-2020 Hewlett Packard Enterprise Development LP
 *
 * This file is generated with find-csr-defaults.py - Do not modify.
 */

#ifndef __CASSINI_HW_DEFAULTS_H
#define __CASSINI_HW_DEFAULTS_H

#define C_ATU_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0xf
#define C_ATU_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_ATU_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_ATU_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_ATU_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_ATU_CFG_ATS__INVAL_BATCH_MODE 0x1
#define C_ATU_CFG_ATS__NUM_XLATIONS_REQ 0x3
#define C_ATU_CFG_ATS__INVAL_PROCESS_INTERVAL 0x1a
#define C_ATU_CFG_PTID_POOL__SIZE 0x20
#define C_ATU_CFG_ATS_DYNAMIC__PHW 0x100
#define C_ATU_CFG_ATS_DYNAMIC__AHW 0x80
#define C_ATU_CFG_ATS_DYNAMIC__ALW 0x20
#define C_ATU_CFG_TARB_CDTS__POSTED_LIMIT 0x10
#define C_ATU_CFG_TARB_CDTS__NON_POSTED_LIMIT 0x10
#define C_ATU_CFG_ANCHOR_CHK__INTRVL 0x3e8
#define C_ATU_CFG_XLATION_HIST__NTA_BIN1_MIN 0x10
#define C_ATU_CFG_XLATION_HIST__NTA_BIN2_MIN 0x20
#define C_ATU_CFG_XLATION_HIST__NTA_BIN3_MIN 0x30
#define C_ATU_CFG_XLATION_HIST__ATS_BIN1_MIN 0x10
#define C_ATU_CFG_XLATION_HIST__ATS_BIN2_MIN 0x20
#define C_ATU_CFG_XLATION_HIST__ATS_BIN3_MIN 0x30
#define C_ATU_CFG_XLATION_HIST__CNTR_INC 0x7
#define C_ATU_CFG_ODP_HIST__NIC_PRI_BIN1_MIN 0x10
#define C_ATU_CFG_ODP_HIST__NIC_PRI_BIN2_MIN 0x20
#define C_ATU_CFG_ODP_HIST__NIC_PRI_BIN3_MIN 0x30
#define C_ATU_CFG_ODP_HIST__ATS_PRS_BIN1_MIN 0x10
#define C_ATU_CFG_ODP_HIST__ATS_PRS_BIN2_MIN 0x20
#define C_ATU_CFG_ODP_HIST__ATS_PRS_BIN3_MIN 0x30
#define C_ATU_CFG_ODP_HIST__CNTR_INC 0x7
#define C1_ATU_CFG_ODP_DECOUPLE__FLUSH_REQ_DELAY 0x80
#define C1_ATU_CFG_ODP_DECOUPLE__ENABLE 0x1
#define C2_ATU_CFG_ODP_DECOUPLE__FLUSH_REQ_DELAY 0x3ff
#define C2_ATU_CFG_ODP_DECOUPLE__ENABLE 0x1
#define C2_ATU_CFG_ODP_DECOUPLE__WAIT_NO_TRIGGER 0x1
#define C2_ATU_CFG_ODP_DECOUPLE__IP_ALL_CLIENT 0x1
#define C2_ATU_CFG_ODP_DECOUPLE__TCAM_MASK 0x3
#define C_ATU_STS_CMDPROC__ATUCQ_IDLE 0x1
#define C_ATU_STS_CMDPROC__INBOUND_WAIT_IDLE 0x1
#define C_ATU_STS_ODPQ__ODPQ_SPACE 0x8
#define C_ATU_STS_TARB_CDTS__POSTED_AVAIL 0x1
#define C_ATU_STS_TARB_CDTS__NON_POSTED_AVAIL 0x1
#define C_ATU_STS_ATS_INVALQ__STATE_WAIT_TRIG 0x1
#define C_ATU_STS_ODP_DECOUPLE__PREVIOUS_EPOCH 0x1
#define C_CQ_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x3f
#define C_CQ_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_CQ_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_CQ_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_CQ_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_CQ_CFG_MEM_RD_THRESH__MAX_OUTSTANDING_REQ 0x1ff
#define C_CQ_CFG_TLE_POOL__NUM_RESERVED 0x8
#define C_CQ_CFG_TLE_POOL__MAX_ALLOC 0x200
#define C_CQ_CFG_STS_TLE_SHARED__NUM_SHARED 0x7e0
#define C_CQ_CFG_CREDIT_LIMITS__LPE_CMD_CREDITS 0x200
#define C_CQ_CFG_CREDIT_LIMITS__LPE_RCV_FIFO_CREDITS 0xc
#define C_CQ_CFG_CREDIT_LIMITS__EE_EVENT_CREDITS 0x10
#define C_CQ_CFG_CREDIT_LIMITS__TOU_FQ_CREDITS 0x40
#define C_CQ_CFG_CREDIT_LIMITS__TARB_P_CREDITS 0x10
#define C_CQ_CFG_CREDIT_LIMITS__TARB_NP_CREDITS 0x10
#define C_CQ_CFG_CREDIT_LIMITS__PREFETCH_TOU_CREDITS 0x10
#define C_CQ_CFG_CREDIT_LIMITS__TOU_WB_CREDITS 0x10
#define C_CQ_CFG_CREDIT_LIMITS__TOU_EVENT_CREDITS 0x4
#define C_CQ_CFG_CREDIT_LIMITS__TGQ_CMD_FAIL_EVENT_CREDITS 0x4
#define C_CQ_CFG_CREDIT_LIMITS__TXQ_CMD_FAIL_EVENT_CREDITS 0xc
#define C_CQ_CFG_CREDIT_LIMITS__TOU_CMD_FAIL_EVENT_CREDITS 0x4
#define C_CQ_CFG_CREDIT_LIMITS__FQ_TOT_CREDITS 0x100
#define C_CQ_TXQ_WRPTR_TABLE__MEM_Q_WR_PTR 0x4
#define C_CQ_TXQ_RDPTR_TABLE__MEM_Q_RD_PTR 0x4
#define C_CQ_TXQ_PREPTR_TABLE__MEM_Q_PRE_PTR 0x4
#define C_CQ_TGQ_WRPTR_TABLE__MEM_Q_WR_PTR 0x4
#define C_CQ_TGQ_RDPTR_TABLE__MEM_Q_RD_PTR 0x4
#define C_CQ_TGQ_PREPTR_TABLE__MEM_Q_PRE_PTR 0x4
#define C_CQ_CFG_CQ_POLICY__POLICY_0_SHIFT 0x4
#define C_CQ_CFG_CQ_POLICY__POLICY_1_SHIFT 0x4
#define C_CQ_CFG_CQ_POLICY__POLICY_2_SHIFT 0x4
#define C_CQ_CFG_CQ_POLICY__POLICY_3_SHIFT 0x4
#define C_CQ_CFG_FQ_THRESH_TABLE__THRESH 0x400000
#define C_CQ_CFG_OCU_HASH_MASK__DFA 0xfffff000
#define C_CQ_CFG_OCU_HASH_MASK__VNI 0xffff
#define C_CQ_CFG_OCU_HASH_MASK__DSCP 0x3f
#define C_CQ_CFG_OCUSET_FQ_TABLE__FQ_COUNT 0x1
#define C_CQ_CFG_FQ_RESRV__MAX_ALLOC 0x100
#define C_CQ_CFG_FQ_POLICY__FQ_1_ACTIVE 0x80
#define C_CQ_CFG_FQ_POLICY__FQ_2_ACTIVE 0x55
#define C_CQ_CFG_FQ_POLICY__FQ_3_ACTIVE 0x40
#define C_CQ_CFG_FQ_POLICY__FQ_4_ACTIVE 0x33
#define C_CQ_CFG_FQ_POLICY__FQ_5_ACTIVE 0x2a
#define C_CQ_CFG_FQ_POLICY__FQ_6_ACTIVE 0x24
#define C_CQ_CFG_FQ_POLICY__FQ_7_ACTIVE 0x20
#define C_CQ_CFG_FQ_POLICY__FQ_8_ACTIVE 0x20
#define C_CQ_CFG_FQ_LOAD__PUT_HDR_LEN 0x40
#define C_CQ_CFG_FQ_LOAD__GET_HDR_LEN 0x40
#define C_CQ_DBG_TRIG_OPS_QUEUE_ST__EMPTY 0x1
#define C_CQ_DBG_PFQ_QUEUE_ST__EMPTY 0x1
#define C_CQ_DBG_TXFQ_QUEUE_ST__EMPTY 0x1
#define C_CQ_DBG_TUPFQ_QUEUE_ST__EMPTY 0x1
#define C_CQ_DBG_TUFQ_QUEUE_ST__EMPTY 0x1
#define C_CQ_DBG_CFG_LSA_TRIG_CMN__TRIG_RESET 0x1
#define C_EE_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x1f
#define C_EE_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_EE_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_EE_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_EE_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_EE_CFG_CREDIT_LIMITS__CQ_CT_CREDITS 0x40
#define C_EE_CFG_CREDIT_LIMITS__TARB_CREDITS 0x10
#define C_EE_CFG_MAX_ECBS_LIMIT__MAX_ECBS 0x100
#define C_EE_CFG_LATENCY_MONITOR__GRANULARITY 0x32
#define C_EE_CFG_LATENCY_MONITOR__LT_LIMIT 0x1ff
#define C_EE_CFG_LATENCY_MONITOR__GRANULARITY_A 0x32
#define C_EE_CFG_LATENCY_MONITOR__LT_LIMIT_A 0x1ff
#define C_EE_CFG_LATENCY_MONITOR__GRANULARITY_B 0x32
#define C_EE_CFG_LATENCY_MONITOR__LT_LIMIT_B 0x1ff
#define C_EE_CFG_LATENCY_MONITOR__THRESH_A 0x100
#define C_EE_CFG_LATENCY_MONITOR__THRESH_B 0x100
#define C_EE_CFG_EVENT_OVERRIDES__PCT_SET_CT_SEND 0x1
#define C_EE_CFG_EVENT_OVERRIDES__PCT_SET_CT_ACK 0x1
#define C_EE_CFG_EVENT_OVERRIDES__PCT_SET_CT_REPLY 0x1
#define C_EE_CFG_EVENT_OVERRIDES__LPE_SET_CT_COMM 0x1
#define C_EE_CFG_EVENT_OVERRIDES__LPE_SET_CT_OVERFLOW 0x1
#define C_EE_CFG_EVENT_OVERRIDES__IXE_SET_CT_COMM 0x1
#define C_EE_CFG_EVENT_OVERRIDES__IXE_COUNT_ENET 0x1
#define C_EE_CFG_EVENT_OVERRIDES__MST_SET_CT_COMM 0x1
#define C_EE_STS_INIT_DONE__WARM_RESET 0x1
#define C_EE_DBG_CFG_LSA_TRIG_CMN__TRIG_RESET 0x1
#define C_HNI_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0xf
#define C_HNI_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_HNI_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_HNI_CFG_CDT__IXE_CDTS 0x20
#define C_HNI_CFG_CDT__HRP_CDTS 0x10
#define C_HNI_CFG_CDT__LLR_CDTS 0x8
#define C_HNI_CFG_CDT__EE_CDTS 0x10
#define C_HNI_CFG_CDT__IXE_PBUF_SIZE 0x800
#define C_HNI_CFG_FGFC_DMAC__DMAC 0x180c200000e
#define C_HNI_CFG_FGFC_HDR__ETHER_TYPE 0x88b7
#define C_HNI_CFG_FGFC_HDR__OUI_PROTOCOL_ID 0xeab
#define C_HNI_CFG_FGFC__L2_TYPE 0x1
#define C_HNI_CFG_FGFC__IPV4_TYPE 0x2
#define C_HNI_CFG_FGFC__IPV6_TYPE 0x3
#define C_HNI_CFG_FGFC__PORTALS_EN 0x1
#define C_HNI_CFG_FGFC__L2_EN 0x1
#define C_HNI_CFG_FGFC__IPV4_EN 0x1
#define C_HNI_CFG_FGFC__IPV6_EN 0x1
#define C_HNI_CFG_FGFC__CACHE_EN 0x1
#define C_HNI_CFG_HRP_HDR__PORTALS_PROTOCOL 0x77
#define C_HNI_CFG_HRP_HDR__PKT_TYPE 0x71
#define C_HNI_CFG_TXTS_L2_MATCH__DMAC 0x180c200000e
#define C_HNI_CFG_TXTS_L2_MATCH__ETHERTYPE 0x88f7
#define C_HNI_CFG_RXTS_L2_MATCH__DMAC 0x180c200000e
#define C_HNI_CFG_RXTS_L2_MATCH__ETHERTYPE 0x88f7
#define C_HNI_CFG_PAUSE_QUANTA__SUB_VALUE 0x7d000
#define C_HNI_CFG_PAUSE_QUANTA__SUB_PERIOD 0x14
#define C_HNI_CFG_PAUSE_TIMING__PAUSE_PERIOD 0xffff
#define C_HNI_CFG_PAUSE_TIMING__PAUSE_REPEAT_PERIOD 0xf000
#define C_HNI_CFG_PAUSE_DMAC__DMAC 0x180c2000001
#define C_HNI_CFG_PAUSE_TX_CTRL__MAC_CNTL_OPCODE 0x1
#define C_HNI_CFG_PAUSE_TX_CTRL__MAC_CNTL_TYPE 0x8808
#define C_HNI_CFG_PORT_PKT__VS_VERSION 0x3
#define C_HNI_CFG_PORT_PKT__PORTALS_PROTOCOL 0x77
#define C_HNI_CFG_MAX_SIZES__MAX_STD_SIZE 0x2800
#define C_HNI_CFG_MAX_SIZES__MAX_OPT_SIZE 0x2800
#define C_HNI_CFG_MAX_SIZES__MAX_PORTALS_SIZE 0x2800
#define C_HNI_CFG_TX_SIZE__PAD_SIZE_OPT 0x10
#define C_HNI_CFG_TX_SIZE__PAD_SIZE_STD 0x40
#define C_HNI_CFG_TX_SIZE__MIN_SIZE_OPT 0x10
#define C_HNI_CFG_TX_SIZE__MIN_SIZE_STD 0x20
#define C_HNI_CFG_TX_SIZE__MAX_SIZE_OPT 0x251c
#define C_HNI_CFG_TX_SIZE__MAX_SIZE_STD 0x251c
#define C_HNI_CFG_PBUF__STATIC_RSVD 0x80
#define C_HNI_CFG_PBUF__MTU 0x50
#define C_HNI_CFG_SEND__SBR 0x1
#define C_HNI_UC_SBR_INTR__SEND_SBR 0x1
#define C_HNI_PML_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x1f
#define C1_HNI_PML_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQA_MSK__ERR_IRQ_MSK_W0 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQA_MSK__ERR_IRQ_MSK_W1 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQA_MSK__ERR_IRQ_MSK_W2 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQA_MSK__ERR_IRQ_MSK_W3 0xffffffffffffffff
#define C1_HNI_PML_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQB_MSK__ERR_IRQ_MSK_W0 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQB_MSK__ERR_IRQ_MSK_W1 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQB_MSK__ERR_IRQ_MSK_W2 0xffffffffffffffff
#define SS2_PORT_PML_ERR_IRQB_MSK__ERR_IRQ_MSK_W3 0xffffffffffffffff
#define C_HNI_PML_CFG_GENERAL__CLOCK_PERIOD_PS 0x3e8
#define C1_HNI_PML_CFG_SERDES_CORE_INTERRUPT__SET_INTERRUPT_DELAY 0x4
#define C1_HNI_PML_CFG_SERDES_CORE_INTERRUPT__CLEAR_INTERRUPT_DELAY 0x4
#define C1_HNI_PML_CFG_SERDES_CORE_INTERRUPT__CAPTURE_INTERRUPT_DATA_DELAY 0x4
#define SS2_PORT_PML_CFG_PCS__PCS_MODE 0x4
#define C1_HNI_PML_CFG_PCS_AUTONEG__RESET 0x1
#define SS2_PORT_PML_CFG_PCS_AUTONEG__RESET 0x1
#define C1_HNI_PML_CFG_PCS_AUTONEG_TIMERS__BREAK_LINK_TIMER_MAX 0x42c1d80
#define C1_HNI_PML_CFG_PCS_AUTONEG_TIMERS__LINK_FAIL_INHIBIT_TIMER_MAX 0x1e19b040
#define SS2_PORT_PML_CFG_PCS_AUTONEG_TIMERS__BREAK_LINK_TIMER_MAX 0x42c1d80
#define SS2_PORT_PML_CFG_PCS_AUTONEG_TIMERS__LINK_FAIL_INHIBIT_TIMER_MAX 0x1e19b040
#define C1_HNI_PML_CFG_PCS_AMS__AM_SPACING 0x6
#define C1_HNI_PML_CFG_PCS_AMS__RAM_SPACING 0x6
#define SS2_PORT_PML_CFG_PCS_AMS__AM_SPACING 0xc
#define SS2_PORT_PML_CFG_PCS_AMS__RAM_SPACING 0x6
#define C1_HNI_PML_CFG_TX_PCS__LANE_1_SOURCE 0x1
#define C1_HNI_PML_CFG_TX_PCS__LANE_2_SOURCE 0x2
#define C1_HNI_PML_CFG_TX_PCS__LANE_3_SOURCE 0x3
#define C1_HNI_PML_CFG_TX_PCS__GEARBOX_CREDITS 0x8
#define C1_HNI_PML_CFG_TX_PCS__CDC_READY_LEVEL 0x8
#define SS2_PORT_PML_CFG_TX_PCS__LANE_1_SOURCE 0x1
#define SS2_PORT_PML_CFG_TX_PCS__LANE_2_SOURCE 0x2
#define SS2_PORT_PML_CFG_TX_PCS__LANE_3_SOURCE 0x3
#define SS2_PORT_PML_CFG_TX_PCS__CDC_READY_LEVEL 0x8
#define C1_HNI_PML_CFG_RX_PCS__RS_MODE 0x5
#define C1_HNI_PML_CFG_RX_PCS__HEALTH_BAD_SENSITIVITY 0x2
#define SS2_PORT_PML_CFG_RX_PCS__CW_GAP_544 0x6
#define SS2_PORT_PML_CFG_RX_PCS__CW_GAP_LL 0x4
#define SS2_PORT_PML_CFG_RX_PCS__CW_GAP_ONE_FEC 0x3
#define SS2_PORT_PML_CFG_RX_PCS__HEALTH_BAD_SENSITIVITY 0x2
#define SS2_PORT_PML_CFG_RX_PCS__LANE_1_SOURCE 0x1
#define SS2_PORT_PML_CFG_RX_PCS__LANE_2_SOURCE 0x2
#define SS2_PORT_PML_CFG_RX_PCS__LANE_3_SOURCE 0x3
#define SS2_PORT_PML_CFG_RX_PCS__SIGNAL_DETECT_ENN 0xf
#define SS2_PORT_PML_CFG_RX_PCS__RX_LOCK_ENN 0xf
#define SS2_PORT_PML_CFG_RX_PCS__RX_CLK_VLD_ENN 0xf
#define C1_HNI_PML_CFG_TX_MAC__PCS_CREDITS 0x8
#define C1_HNI_PML_CFG_TX_MAC__IFG_MODE 0x1
#define C1_HNI_PML_CFG_TX_MAC__VS_VERSION 0x3
#define C1_HNI_PML_CFG_TX_MAC__NON_PORTALS_SOF_WINDOW 0x7
#define C1_HNI_PML_CFG_TX_MAC__NON_PORTALS_MAX_SOF 0x3
#define C1_HNI_PML_CFG_TX_MAC__ANY_FRAME_SOF_WINDOW_0 0x1
#define C1_HNI_PML_CFG_TX_MAC__ANY_FRAME_MAX_SOF_0 0x1
#define C1_HNI_PML_CFG_TX_MAC__ANY_FRAME_SOF_WINDOW_1 0x1
#define C1_HNI_PML_CFG_TX_MAC__ANY_FRAME_MAX_SOF_1 0x1
#define C1_HNI_PML_CFG_TX_MAC__PORTALS_PROTOCOL 0x77
#define SS2_PORT_PML_CFG_TX_MAC__IFG_MODE 0x1
#define SS2_PORT_PML_CFG_TX_MAC__MAC_PAD_IDLE_THRESH 0x9
#define SS2_PORT_PML_CFG_TX_MAC__IEEE_IFG_ADJUSTMENT 0x3
#define SS2_PORT_PML_CFG_TX_MAC__VS_VERSION 0x3
#define SS2_PORT_PML_CFG_TX_MAC__ST_PROTOCOL 0x77
#define C1_HNI_PML_CFG_LLR__MAC_IF_CREDITS 0x8
#define C1_HNI_PML_CFG_LLR__LINK_DOWN_BEHAVIOR 0x1
#define C1_HNI_PML_CFG_LLR__SIZE 0x3
#define C1_HNI_PML_CFG_LLR__FILTER_CTL_FRAMES 0x1
#define C1_HNI_PML_CFG_LLR__FILTER_LOSSLESS_WHEN_OFF 0x1
#define SS2_PORT_PML_CFG_LLR__SIZE 0x1
#define C1_HNI_PML_CFG_LLR_CF_DMAC__CTL_FRAME_DMAC 0x180c200000e
#define SS2_PORT_PML_CFG_LLR_CF_DMAC__CTL_FRAME_DMAC 0x180c200000e
#define C1_HNI_PML_CFG_LLR_CF_ETYPE__CTL_FRAME_ETHERTYPE 0x88b6
#define SS2_PORT_PML_CFG_LLR_CF_ETYPE__CTL_FRAME_ETHERTYPE 0x88b6
#define C1_HNI_PML_CFG_LLR_CF_RATES__LOOP_TIMING_PERIOD 0x157c
#define C1_HNI_PML_CFG_LLR_CF_RATES__INIT_CTL_OS_PERIOD 0x3
#define SS2_PORT_PML_CFG_LLR_CF_RATES__LOOP_TIMING_PERIOD 0x157c
#define SS2_PORT_PML_CFG_LLR_CF_RATES__INIT_CTL_OS_PERIOD 0x3
#define C1_HNI_PML_CFG_LLR_SM__REPLAY_TIMER_MAX 0x3c8c
#define C1_HNI_PML_CFG_LLR_SM__REPLAY_CT_MAX 0xff
#define C1_HNI_PML_CFG_LLR_SM__RETRY_THRESHOLD 0x2
#define SS2_PORT_PML_CFG_LLR_SM__REPLAY_TIMER_MAX 0x3c8c
#define SS2_PORT_PML_CFG_LLR_SM__REPLAY_CT_MAX 0xff
#define SS2_PORT_PML_CFG_LLR_SM__RETRY_THRESHOLD 0x2
#define C1_HNI_PML_CFG_LLR_CAPACITY__MAX_SEQ 0x800
#define C1_HNI_PML_CFG_LLR_CAPACITY__MAX_DATA 0x800
#define SS2_PORT_PML_CFG_LLR_CAPACITY__MAX_SEQ 0x800
#define SS2_PORT_PML_CFG_LLR_CAPACITY__MAX_DATA 0x800
#define C1_HNI_PML_CFG_LLR_TIMEOUTS__PCS_LINK_DN_TIMER_MAX 0x3b9aca00
#define C1_HNI_PML_CFG_LLR_TIMEOUTS__DATA_AGE_TIMER_MAX 0xee6b2800
#define SS2_PORT_PML_CFG_LLR_TIMEOUTS__PCS_LINK_DN_TIMER_MAX 0x3b9aca00
#define SS2_PORT_PML_CFG_LLR_TIMEOUTS__DATA_AGE_TIMER_MAX 0xee6b2800
#define C1_HNI_PML_CFG_LLR_FGFC_0__FGFC_DMAC 0x180c200000e
#define C1_HNI_PML_CFG_LLR_FGFC_0__FGFC_EXTENDED_ETHERTYPE_MASK 0x7f
#define SS2_PORT_PML_CFG_LLR_FGFC_0__FGFC_DMAC 0x180c200000e
#define SS2_PORT_PML_CFG_LLR_FGFC_0__FGFC_EXTENDED_ETHERTYPE_MASK 0x7f
#define C1_HNI_PML_CFG_LLR_FGFC_1__FGFC_EXTENDED_ETHERTYPE 0x88b7000eab000000
#define SS2_PORT_PML_CFG_LLR_FGFC_1__FGFC_EXTENDED_ETHERTYPE 0x88b7000eab000000
#define SS2_PORT_PML_DBG_RX_SERDES_CLKS__RX_0_PPM_DELTA 0x101
#define SS2_PORT_PML_DBG_RX_SERDES_CLKS__RX_1_PPM_DELTA 0x101
#define SS2_PORT_PML_DBG_RX_SERDES_CLKS__RX_2_PPM_DELTA 0x101
#define SS2_PORT_PML_DBG_RX_SERDES_CLKS__RX_3_PPM_DELTA 0x101
#define C1_HNI_PML_DBG_PCS__TX_SCRAMBLER_EN 0x1
#define C1_HNI_PML_DBG_PCS__RX_DESCRAMBLER_EN 0x1
#define C1_HNI_PML_DBG_PCS__FORCE_BAD_BIP 0x1f
#define SS2_PORT_PML_DBG_PCS__TX_SCRAMBLER_EN 0x1
#define SS2_PORT_PML_DBG_PCS__RX_DESCRAMBLER_EN 0x1
#define SS2_PORT_PML_DBG_PCS__FORCE_BAD_BIP 0x1f
#define C_IXE_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x3f
#define C_IXE_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_IXE_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_IXE_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_IXE_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_IXE_CFG_DSCP_WRQ_MAP__MASK0 0x1fffff
#define C_IXE_CFG_DSCP_WRQ_MAP__MASK1 0x55555
#define C_IXE_CFG_TC_FQ_MAP__PUT_RESP_MASK 0xffffff
#define C_IXE_CFG_TC_FQ_MAP__GET_REQ_MASK 0xffffff
#define C_IXE_CFG_OP_VNI_REMAP__VNI_MASK 0xffff
#define C_IXE_CFG_OP_VNI_REMAP__FLUSH_ONLY_EOM 0x1
#define C_IXE_CFG_DISP_CDT_LIM__MST_MATCH_CDTS 0x20
#define C_IXE_CFG_DISP_CDT_LIM__WRQ_FF_CDTS 0x3
#define C_IXE_CFG_DISP_CDT_LIM__ATU_REQ_CDTS 0x4
#define C_IXE_CFG_DISP_CDT_LIM__RPU_ERR_CDTS 0x5
#define C_IXE_CFG_DISP_CDT_LIM__RPU_RESP_CDTS 0x5
#define C_IXE_CFG_DISP_CDT_LIM__PCT_GCOMP_CDTS 0x20
#define C_IXE_CFG_DISP_CDT_LIM__PUT_RESP_CDTS 0x200
#define C_IXE_CFG_DISP_CDT_LIM__PUT_ATU_CDTS 0x100
#define C_IXE_CFG_DISP_CDT_LIM__EE_CDTS 0x10
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_MIN_CODE 0x1
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_MAX_CODE 0x2
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_SUM_CODE 0x3
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_LOR_CODE 0x4
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_LAND_CODE 0x5
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_BOR_CODE 0x6
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_BAND_CODE 0x7
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_LXOR_CODE 0x8
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_BXOR_CODE 0x9
#define C_IXE_CFG_AMO_OFFLOAD_CODE_1OP__OP_SWAP_CODE 0xa
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_CSWAP_EQ_CODE 0x1
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_CSWAP_NE_CODE 0x2
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_CSWAP_LE_CODE 0x3
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_CSWAP_LT_CODE 0x4
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_CSWAP_GE_CODE 0x5
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_CSWAP_GT_CODE 0x6
#define C_IXE_CFG_AMO_OFFLOAD_CODE_2OP__OP_AXOR_CODE 0x7
#define C_IXE_CFG_AMO_OFFLOAD__FIRST_DW_BE_32BIT 0xf
#define C_IXE_CFG_AMO_OFFLOAD__FIRST_DW_BE_64BIT 0xf
#define C_IXE_CFG_AMO_OFFLOAD__LAST_DW_BE_64BIT 0xf
#define C_IXE_CFG_DMAWR__FLAG_DATA 0xffffffff
#define C_IXE_CFG_DMAWR_CDT__FTCH_AMO_LIMIT 0x100
#define C_IXE_CFG_DMAWR_CDT__NP_REQ_LIMIT 0x100
#define C_IXE_CFG_DMAWR_CDT__NP_LIMIT 0x10
#define C_IXE_CFG_DMAWR_CDT__P_LIMIT 0x20
#define C_IXE_CFG_PORT_PKT__VS_VERSION 0x3
#define C_IXE_CFG_PORT_PKT__PORTALS_PROTOCOL 0x77
#define C_IXE_CFG_PARSER__IPV4_FLOWLAB_TYPE 0x8f
#define C_IXE_CFG_PARSER__IPV6_FRAG_TYPE 0x2c
#define C_IXE_CFG_PARSER__UDP_TYPE 0x11
#define C_IXE_CFG_PARSER__TCP_TYPE 0x6
#define C_IXE_CFG_PARSER__ETH_SEGMENT 0x1f
#define C_IXE_CFG_PARSER__RPU_WRDISP_CDT 0x8
#define C_IXE_CFG_ROCE__UDP_DSTPORT_BTH 0x12b7
#define C_IXE_CFG_BTH_OPCODE__LEN_0 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_1 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_2 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_3 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_4 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_5 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_6 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_7 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_8 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_9 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_10 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_11 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_12 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_13 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_14 0x3
#define C_IXE_CFG_BTH_OPCODE__LEN_15 0x3
#define C_IXE_STS_TARB_CDTS__FTCH_AMO_AVAIL 0x1
#define C_IXE_STS_TARB_CDTS__NP_REQ_AVAIL 0x1
#define C_IXE_STS_TARB_CDTS__NP_AVAIL 0x1
#define C_IXE_STS_TARB_CDTS__P_AVAIL 0x1
#define C_IXE_DBG_RDFQ_QUEUE_ST__EMPTY 0x1
#define C_IXE_DBG_WRQ_QUEUE_ST__EMPTY 0x1
#define C_IXE_DBG_RPU_QUEUE_ST__EMPTY 0x1
#define C_IXE_DBG_CFG_LSA_TRIG_CMN__TRIG_RESET 0x1
#define C_LPE_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x1f
#define C_LPE_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_LPE_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_LPE_CFG_TC_ARB_QUANTA__ARB_QUANTA 0x64
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC0_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC1_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC2_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC3_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC4_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC5_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC6_WEIGHT 0x1
#define C_LPE_CFG_TC_ARB_WEIGHTS__TC7_WEIGHT 0x1
#define C_LPE_CFG_FQ_TC_MAP__BASE1 0x1
#define C_LPE_CFG_FQ_TC_MAP__BASE2 0x2
#define C_LPE_CFG_FQ_TC_MAP__BASE3 0x3
#define C_LPE_CFG_FQ_TC_MAP__BASE4 0x4
#define C_LPE_CFG_FQ_TC_MAP__BASE5 0x5
#define C_LPE_CFG_FQ_TC_MAP__BASE6 0x6
#define C_LPE_CFG_FQ_TC_MAP__BASE7 0x7
#define C_LPE_CFG_CDT_LIMITS__IXEMRQ_WC_CDTS 0x8
#define C_LPE_CFG_CDT_LIMITS__CQMRQ_WC_CDTS 0x8
#define C_LPE_CFG_CDT_LIMITS__RDY_PLE_CDTS 0xc
#define C_LPE_CFG_CDT_LIMITS__EVENT_CDTS 0x10
#define C_LPE_CFG_CDT_LIMITS__IXE_PUT_CDTS 0x8
#define C_LPE_CFG_CDT_LIMITS__IXE_GET_CDTS 0x8
#define C_LPE_CFG_CDT_LIMITS__IXE_MST_CDTS 0x8
#define C_LPE_CFG_CDT_LIMITS__RRQ_CDTS 0x7
#define C_LPE_CFG_INITIATOR_CTRL__PID_BITS 0x8
#define C_LPE_CFG_ETHERNET_THRESHOLD__THRESHOLD 0x5dc
#define C_LPE_CFG_MIN_FREE_SHFT__MIN_FREE_SHFT 0x6
#define C_LPE_CFG_MATCHER_EN__PE0_MATCHER_EN 0xff
#define C_LPE_CFG_MATCHER_EN__PE1_MATCHER_EN 0xff
#define C_LPE_CFG_MATCHER_EN__PE2_MATCHER_EN 0xff
#define C_LPE_CFG_MATCHER_EN__PE3_MATCHER_EN 0xff
#define C1_LPE_CFG_GET_FQ_HASH__HASH0 0x55249
#define C1_LPE_CFG_GET_FQ_HASH__HASH1 0xaa492
#define C1_LPE_CFG_GET_FQ_HASH__HASH2 0x924
#define C_LPE_CFG_PE_LE_POOLS__MAX_ALLOC 0x400
#define C_LPE_CFG_PE_LE_SHARED__NUM_SHARED 0x4000
#define C_LPE_CFG_PE_LE_SHARED__NUM_TOTAL 0x4000
#define C_LPE_STS_PE_FREE_MASK__FREE_MASK 0xffffffffffffffff
#define C_LPE_CFG_PTL_TABLE__EN_SW_HW_ST_CHNG 0x1
#define C_LPE_DBG_IXEMRQ_QUEUE_ST__EMPTY 0x1
#define C_LPE_DBG_CQMRQ_QUEUE_ST__EMPTY 0x1
#define C_LPE_DBG_GETFQ_QUEUE_ST__EMPTY 0x1
#define C_LPE_DBG_PETCQ_QUEUE_ST__EMPTY 0x1
#define C_MB_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_MB_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_MB_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_MB_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_MB_CFG_MISC__NIC_WARM_RST0 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST1 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST2 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST3 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST4 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST5 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST6 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST7 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST8 0x1
#define C_MB_CFG_MISC__NIC_WARM_RST9 0x1
#define C_MB_STS_REV__REV 0x2
#define C_MB_STS_REV__DEVICE_ID 0x501
#define C_MB_STS_REV__VENDOR_ID 0x17db
#define C1_MB_CFG_RSTC__PCIE_REF_CLK_SEL 0x1
#define C2_MB_CFG_RSTC__PCIE_REF_CLK_SEL 0x1
#define C_MB_CFG_CRMC__RING_TIMEOUT 0xff
#define C_MB_CFG_RTC__RTC_ETC_SEC_CHANGE_MASK 0x2
#define C_MB_CFG_RTC__ETC_NS_LOCK_RESOLUTION 0x2
#define C_MB_CFG_RTC_INC__NANOSECONDS 0x1
#define C_MB_DBG_CFG_LSA_TRIG_CMN__TRIG_RESET 0x1
#define C1_MB_DBG_CFG_LSA_CAP__CAP_RESET 0x1
#define C2_MB_DBG_CFG_LSA_CAP__CAP_RESET 0x1
#define C_MB_CFG_FLASH_INTERFACE__SPI_PAGE_CMD 0x13
#define C_MB_CFG_FLASH_INTERFACE__SPI_PAGE_SIZE 0x1
#define C_MB_CFG_FLASH_INTERFACE__SPI_PAGE_ADDR_WIDTH 0x2
#define C_MB_CFG_FLASH_INTERFACE__SPI_STATUS_CMD 0xf
#define C_MB_CFG_FLASH_INTERFACE__SPI_STATUS_ADDR 0xc0
#define C_MB_CFG_FLASH_INTERFACE__SPI_READ_CMD 0x3
#define C_MB_CFG_FLASH_INTERFACE__SPI_READ_ADDR_WIDTH 0x2
#define C_MB_CFG_FLASH_INTERFACE__SPI_READ_DUMMY_CNT 0x8
#define C_MB_CFG_FLASH_INTERFACE__SPI_CLK_FREQ 0x7
#define C_MB_CFG_FLASH_INTERFACE__DRIVE_IO3 0x1
#define C_MB_CFG_FLASH_CSR_INIT_P1__INIT_ENABLE 0x1
#define C_MB_CFG_FLASH_CSR_INIT_P1__SIZE 0xf
#define C_MB_CFG_FLASH_CSR_INIT_P2__ADDRESS 0x100
#define C_MB_CFG_FLASH_CSR_INIT_P2__EXIT_ON_SPI_ERROR 0x1
#define C_MB_CFG_FLASH_CSR_INIT_P2__SIZE 0xf
#define C_MB_CFG_FLASH_PCIE_SERDES__ADDRESS 0x1000
#define C_MB_CFG_FLASH_PCIE_SERDES__EXIT_ON_SPI_ERROR 0x1
#define C_MB_CFG_FLASH_PCIE_SERDES__SIZE 0x5fff
#define C_MB_CFG_FLASH_EXP_ROM__ADDRESS 0x1000000
#define C_MB_CFG_FLASH_PAGE0__PREFETCH_SIZE 0xf
#define C_MB_CFG_FLASH_PAGE1__PREFETCH_SIZE 0xf
#define C_MST_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x7
#define C_MST_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_MST_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_MST_CFG_CRDT_LIMITS__GET_Q_DEPTH 0x8
#define C_MST_CFG_CRDT_LIMITS__PUT_Q_DEPTH 0x8
#define C_MST_CFG_CRDT_LIMITS__EE_Q_DEPTH 0x10
#define C_MST_CFG_CRDT_LIMITS__REQ_FIFO_DEPTH 0x4
#define C_MST_DBG_REQ_FIFO_HALT__HALT_FIFO_MASK 0xffffffff
#define C_OXE_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0xff
#define C_OXE_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_OXE_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_OXE_CFG_CDT__PCT_FLIT_CDTS 0x10
#define C_OXE_CFG_CDT__PCT_REQ_CDTS 0x10
#define C_OXE_CFG_CDT__OUT_FLIT_CDTS 0xb0
#define C_OXE_CFG_CDT__OUT_PKT_CDTS 0x40
#define C_OXE_CFG_CDT__OUT_FLIT_THRESHOLD 0xb0
#define C_OXE_CFG_FAB_PARAM__VER 0x3
#define C_OXE_CFG_FAB_PARAM__TTL 0x5a
#define C_OXE_CFG_FAB_PARAM__PROTOCOL 0x77
#define C_OXE_CFG_FAB_PARAM__MIN_REQ_SIZE 0x3c
#define C_OXE_CFG_FAB_PARAM__MIN_RSP_SIZE 0x3c
#define C_OXE_CFG_FAB_SFA__NID 0x555aa
#define C_OXE_CFG_RESPONSE_LEN__PUT_HDR_LEN 0x28
#define C_OXE_CFG_RESPONSE_LEN__HRP_HDR_LEN 0x4
#define C_OXE_CFG_RESPONSE_LEN__GET_HDR_LEN 0x28
#define C_OXE_CFG_RESPONSE_LEN__PAYLOAD_SCALE 0x1
#define C_OXE_CFG_PAUSE_QUANTA__SUB_VALUE 0x7d000
#define C_OXE_CFG_PAUSE_QUANTA__SUB_PERIOD 0x14
#define C_OXE_CFG_FGFC__EXTRA_BYTES 0x4
#define C_OXE_CFG_FGFC__ROUND_POS 0x4
#define C_OXE_CFG_FGFC__CDT_ADJ 0x843
#define C_OXE_CFG_FGFC__CDT_LIMIT 0xffffff
#define C_OXE_CFG_PCT_CDT__SPT_CDT_LIMIT 0x7ff
#define C_OXE_CFG_PCT_CDT__SMT_CDT_LIMIT 0x100
#define C_OXE_CFG_PCT_CDT__SCT_CDT_LIMIT 0x1000
#define C_OXE_CFG_PCT_CDT__SRB_CDT_LIMIT 0x7ff
#define C_OXE_CFG_IDC_PRIORITY_LIMIT__OCC_BLIMIT 0x80
#define C_OXE_CFG_IDC_PRIORITY_LIMIT__OCC_CLIMIT 0x80
#define C_OXE_CFG_BUF_BC_PARAM__BC_RESERV_BUF_CDT 0x28
#define C_OXE_CFG_BUF_BC_PARAM__BC_MAX_MTU 0x28
#define C_OXE_CFG_PCT_BC_CDT__SPT_CDT_RSVD 0x4
#define C_OXE_CFG_PCT_BC_CDT__SMT_CDT_RSVD 0x4
#define C_OXE_CFG_PCT_BC_CDT__SCT_CDT_RSVD 0x4
#define C_OXE_CFG_PCT_BC_CDT__SRB_CDT_RSVD 0x10
#define C_OXE_CFG_BUF_SH_CDT__BUF_SH_CDT 0x270
#define C_OXE_CFG_BUF_SH_CDT__BUF_SH_BC_CDT 0x270
#define C_OXE_CFG_BUF_SH_CDT__BUF_SH_BC_IDC_CDT 0x80
#define C_OXE_CFG_MCU_PRIORITY_LIMIT__OCC_BLIMIT 0x80
#define C_OXE_CFG_MCU_PRIORITY_LIMIT__OCC_CLIMIT 0x80
#define C_OXE_CFG_MEM_RD_THRESH__MAX_PCIE_REQ 0x200
#define C_OXE_CFG_MEM_RD_THRESH__MAX_AT_REQ 0x100
#define C_OXE_CFG_ARB_MFS_OUT__MFS0 0x42
#define C_OXE_CFG_ARB_MFS_OUT__MFS1 0x120
#define C_OXE_CFG_ARB_MFS_OUT__MFS2 0x30
#define C_OXE_CFG_ARB_MFS_IN__MFS0 0x42
#define C_OXE_CFG_ARB_MFS_IN__MFS1 0x120
#define C_OXE_CFG_ARB_MFS_IN__MFS2 0x30
#define C_OXE_CFG_OUTSTANDING_LIMIT__PUT_LIMIT 0x7ff
#define C_OXE_CFG_OUTSTANDING_LIMIT__GET_LIMIT 0x7ff
#define C_OXE_CFG_OUTSTANDING_LIMIT__IOI_ORD_LIMIT 0x7ff
#define C_OXE_CFG_OUTSTANDING_LIMIT__IOI_UNORD_LIMIT 0x1fff
#define C_OXE_CFG_ARB_LEAF__PARENT 0x7
#define C_OXE_CFG_ARB_LEAF__ENABLE_IN 0x1
#define C_PARBS_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x1f
#define C_PARBS_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PARBS_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PARBS_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PARBS_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PARBS_CFG_CREDIT_LIMITS__TARB_PI_POSTED_CREDITS 0x1f
#define C_PARBS_CFG_CREDIT_LIMITS__TARB_PI_NON_POSTED_CREDITS 0x1f
#define C_PCT_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0xf
#define C_PCT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PCT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PCT_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PCT_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PCT_ERR_SHUTDN_MSK__ERR_SHUTDN_MSK 0xffffffffffffffff
#define C_PCT_EXT_ERR_SHUTDN_MSK__ERR_SHUTDN_MSK 0xffffffffffffffff
#define C_PCT_CFG_PKT_MISC__SM_FAB_HDR 0x3
#define C_PCT_CFG_PKT_MISC__PTL_PROTO 0x77
#define C_PCT_CFG_TIMING__STALL_CTR 0x4
#define C_PCT_CFG_TIMING__SPT_TIMEOUT_EPOCH_SEL 0x10
#define C_PCT_CFG_TIMING__SCT_IDLE_EPOCH_SEL 0x14
#define C_PCT_CFG_TIMING__SCT_CLOSE_EPOCH_SEL 0x10
#define C_PCT_CFG_TIMING__TCT_TIMEOUT_EPOCH_SEL 0x18
#define C_PCT_CFG_PKTO_FIFO_LIMITS__MST_EVNT_LIMIT 0x20
#define C_PCT_CFG_PKTO_FIFO_LIMITS__TRS_LIMIT 0x10
#define C_PCT_CFG_PKTO_FIFO_LIMITS__SPT_CDT_ACK_LIMIT 0x8
#define C_PCT_CFG_PKTO_FIFO_LIMITS__EE_LIMIT 0x10
#define C_PCT_CFG_PKTO_FIFO_LIMITS__CQ_LIMIT 0x10
#define C_PCT_CFG_PKTO_FIFO_LIMITS__SRB_LIMIT 0xc
#define C_PCT_CFG_PKTO_FIFO_LIMITS__PCT_HNI_LIMIT 0x10
#define C_PCT_CFG_PKTO_FIFO_LIMITS__PIGGYBACK_CLR_LIMIT 0x4
#define C_PCT_CFG_PKTO_FIFO_LIMITS__SMT_CDT_ACK_LIMIT 0x8
#define C1_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_CLR_LIMIT 0x20
#define C1_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_CLR1_LIMIT 0x4
#define C1_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_CLR2_LIMIT 0x4
#define C1_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_RSP_LIMIT 0x10
#define C2_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_CLR_LIMIT 0x20
#define C2_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_CLR1_LIMIT 0x4
#define C2_PCT_CFG_IXE_REQ_FIFO_LIMITS__IXE_REQ_CLR2_LIMIT 0x4
#define C2_PCT_CFG_IXE_REQ_FIFO_LIMITS__NACK_TRS_RSP_LIMIT 0x8
#define C_PCT_CFG_IXE_GCOMP_FIFO_LIMITS__EE_LIMIT 0x10
#define C_PCT_CFG_IXE_GCOMP_FIFO_LIMITS__CQ_LIMIT 0x10
#define C_PCT_CFG_IXE_GCOMP_FIFO_LIMITS__CLR_LIMIT 0x8
#define C_PCT_CFG_IXE_GCOMP_FIFO_LIMITS__SMT_CDT_ACK_LIMIT 0x8
#define C_PCT_CFG_IXE_GCOMP_FIFO_LIMITS__SPT_CDT_ACK_LIMIT 0x8
#define C_PCT_CFG_EE_CQ_FIFO_LIMIT__EE_CQ_LIMIT 0x10
#define C_PCT_CFG_TBL_FIFO_LIMITS__SCT_TBL_CLS_LIMIT 0x8
#define C_PCT_CFG_TBL_FIFO_LIMITS__SCT_TBL_EE_LIMIT 0x10
#define C_PCT_CFG_TBL_FIFO_LIMITS__SPT_TBL_EE_LIMIT 0x10
#define C_PCT_CFG_TBL_FIFO_LIMITS__TCT_TBL_EE_LIMIT 0x10
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__CLR_LIMIT 0x8
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__EE_LIMIT 0x10
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__CQ_LIMIT 0x10
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__SRB_DEALLOC_LIMIT 0x10
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__SMT_CDT_ACK_LIMIT 0x8
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__SPT_CDT_ACK_LIMIT 0x8
#define C_PCT_CFG_IXE_RSP_FIFO_LIMITS__SCT_CDT_ACK_LIMIT 0x8
#define C_PCT_CFG_SRC_CLS_REQ_FIFO_LIMIT__SRC_CLS_REQ_LIMIT 0x8
#define C_PCT_CFG_TGT_CLR_REQ_FIFO_LIMIT__TGT_CLR_REQ_LIMIT 0x20
#define C_PCT_CFG_TGT_CLR_REQ_FIFO_LIMIT__MST_DEALLOC_FIFO_LIMIT 0x8
#define C1_PCT_CFG_TGT_CLS_RSP_FIFO_LIMIT__TGT_CLS_RSP_LIMIT 0x10
#define C2_PCT_CFG_TGT_CLS_RSP_FIFO_LIMIT__TGT_CLS_RSP_LIMIT 0x8
#define C1_PCT_CFG_CLS_REQ_GEN_FIFO_LIMIT__CLS_REQ_GEN_LIMIT 0x40
#define C1_PCT_CFG_CLS_REQ_GEN_FIFO_LIMIT__SPT_CDT_ACK_LIMIT 0x8
#define C2_PCT_CFG_CLS_REQ_GEN_FIFO_LIMIT__CLS_REQ_GEN_LIMIT 0x40
#define C2_PCT_CFG_CLS_REQ_GEN_FIFO_LIMIT__CLS_RSP_GEN_LIMIT 0x40
#define C2_PCT_CFG_CLS_REQ_GEN_FIFO_LIMIT__NACK_TRS_RSP_GEN_LIMIT 0x40
#define C2_PCT_CFG_CLS_REQ_GEN_FIFO_LIMIT__SPT_CDT_ACK_LIMIT 0x8
#define C1_PCT_CFG_TRS_TC_DED_LIMIT__DED_LIMIT 0x40
#define C2_PCT_CFG_TRS_TC_DED_LIMIT__DED_LIMIT 0x200
#define C1_PCT_CFG_TRS_TC_MAX_LIMIT__MAX_LIMIT 0x640
#define C2_PCT_CFG_TRS_TC_MAX_LIMIT__MAX_LIMIT 0x1900
#define C1_PCT_CFG_TRS_CRDT_LIMITS__TOTAL_LIMIT 0x800
#define C1_PCT_CFG_TRS_CRDT_LIMITS__SHARED_LIMIT 0x600
#define C2_PCT_CFG_TRS_CRDT_LIMITS__TOTAL_LIMIT 0x2000
#define C2_PCT_CFG_TRS_CRDT_LIMITS__SHARED_LIMIT 0x1000
#define C_PCT_CFG_MST_TC_DED_LIMIT__DED_LIMIT 0x40
#define C_PCT_CFG_MST_TC_MAX_LIMIT__MAX_LIMIT 0x640
#define C_PCT_CFG_MST_CRDT_LIMITS__TOTAL_LIMIT 0x800
#define C_PCT_CFG_MST_CRDT_LIMITS__SHARED_LIMIT 0x600
#define C_PCT_CFG_TCT_TC_DED_LIMIT__DED_LIMIT 0x100
#define C_PCT_CFG_TCT_TC_MAX_LIMIT__MAX_LIMIT 0x1900
#define C_PCT_CFG_TCT_CRDT_LIMITS__TOTAL_LIMIT 0x2000
#define C_PCT_CFG_TCT_CRDT_LIMITS__SHARED_LIMIT 0x1800
#define C_PCT_CFG_CONN_LOAD_SETUP__SCALED_FABRIC_RTT 0x4
#define C_PCT_CFG_CONN_LOAD_SETUP__SHARED_FREE_SNAP_INTRVL 0x80
#define C_PCT_CFG_CONN_LOAD_SETUP__LOAD_METRIC_ADJUST 0x6
#define C1_PCT_CFG_SCT_MISC_SETUP__VNI_MASK 0xffff
#define C2_PCT_CFG_SCT_MISC_SETUP__VNI_MASK 0xffff
#define C_PCT_CFG_SCT_TAG_DFA_MASK__DSCP0_DFA_MASK 0xfff
#define C_PCT_CFG_SCT_TAG_DFA_MASK__DSCP1_DFA_MASK 0xfff
#define C_PCT_CFG_SCT_TAG_DFA_MASK__DSCP2_DFA_MASK 0xfff
#define C_PCT_CFG_SCT_TAG_DFA_MASK__DSCP3_DFA_MASK 0xfff
#define C_PCT_CFG_SW_RETRY_SRC_CLS_REQ__CLOSE_NOT_CLEAR 0x1
#define C_PCT_CFG_MEM_SETUP__CAM_CHK_INTRVL 0x400
#define C_PCT_CFG_NET_HIST__CLOCK_SHIFT 0x7
#define C_PCT_CFG_NET_HIST__B_SHIFT 0x4
#define C_PCT_CFG_NET_HIST__M_SHIFT 0x2
#define C_PCT_CFG_NET_HIST__IML_SHIFT 0x3
#define C_PCT_CFG_NET_HIST__IL_SHIFT 0x14
#define C_PCT_CFG_HOST_HIST__CLOCK_SHIFT 0x6
#define C_PCT_CFG_HOST_HIST__B_SHIFT 0x2
#define C_PCT_CFG_HOST_HIST__M_SHIFT 0x1
#define C_PCT_CFG_HOST_HIST__IML_SHIFT 0x3
#define C_PCT_CFG_HOST_HIST__IL_SHIFT 0x14
#define C_PI_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x1f
#define C_PI_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_CFG_PRI__MB_XLAT_DISCARD_ON_RTRGT_HDR_PAR_ERR 0x1
#define C_PI_CFG_PRI__MB_XLAT_DISCARD_ON_RTRGT_DATA_PAR_ERR 0x1
#define C_PI_CFG_PRI__RARB_XLAT_DISCARD_ON_RTRGT_HDR_PAR_ERR 0x1
#define C_PI_CFG_PRI__RARB_XLAT_DISCARD_ON_RTRGT_DATA_PAR_ERR 0x1
#define C_PI_CFG_PRI__RARB_XLAT_DISCARD_ON_RBYP_HDR_PAR_ERR 0x1
#define C_PI_CFG_PRI__RARB_XLAT_DISCARD_ON_RBYP_DATA_PAR_ERR 0x1
#define C_PI_IPD_DBG_CFG_IP_LSA_SEL_IDX__SELECT_IDX 0x1f
#define C_PI_IPD_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_IPD_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_IPD_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_IPD_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_PI_IPD_DBG_CFG_IP__APP_LTSSM_ENABLE 0x1
#define C_PI_IPD_DBG_CFG_IP__APP_READY_ENTR_L23 0x1
#define C_PI_IPD_CFG_VF_PF_IRQ_MASK__MASK 0xffffffffffffffff
#define C_PI_IPD_DBG_CFG_LSA_TRIG_CMN__TRIG_RESET 0x1
#define C1_PI_IPD_DBG_CFG_LSA_CAP__CAP_RESET 0x1
#define C2_PI_IPD_DBG_CFG_LSA_CAP__CAP_RESET 0x1
#define C_PI_IPD_CFG_MSIX_TABLE__VECTOR_CTL_MASK 0x1
#define C_PI_IPD_CFG_VF_MSIX_TABLE__VECTOR_CTL_MASK 0x1
#define C_RMU_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x7
#define C_RMU_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_RMU_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C_RMU_CFG_VNI_LIST_CHK__INTRVL 0x3e8
#define C_RMU_CFG_PORTAL_LIST_CHK__INTRVL 0x3e8
#define C_RMU_CFG_PTLTE_SET_LIST_CHK__INTRVL 0x3e8
#define C_RMU_CFG_HASH_KEY__KEY_WD_0 0xce956a40459716af
#define C_RMU_CFG_HASH_KEY__KEY_WD_1 0x20f0df941e6531b7
#define C_RMU_CFG_HASH_KEY__KEY_WD_2 0x2a248008c8e231a5
#define C_RMU_CFG_HASH_KEY__KEY_WD_3 0x987b221364fdc00b
#define C_RMU_CFG_HASH_KEY__KEY_WD_4 0xfc10b4febad088a5
#define C_RMU_CFG_HASH_KEY__KEY_WD_5 0x32e00ed6
#define C_RMU_STS_INIT_DONE__WARM_RESET 0x1
#define C2_HNI_EXT_ERR_IRQA_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C2_HNI_EXT_ERR_IRQB_MSK__ERR_IRQ_MSK 0xffffffffffffffff
#define C2_HNI_CFG_FSM__TIMEOUT 0xfff
#define SS2_PORT_PML_DBG_CFG_LSA_SEL_IDX__SELECT_IDX 0x1f
#define SS2_PORT_PML_CFG_GENERAL__CLOCK_PERIOD_PS 0x3e8
#define SS2_PORT_PML_CFG_PORT_GROUP__PG_CFG 0x3
#define SS2_PORT_PML_CFG_PORT_GROUP__LINK_FUNCTION 0x7
#define SS2_PORT_PML_CFG_TX_PCS_SUBPORT__GEARBOX_CREDITS 0x8
#define SS2_PORT_PML_CFG_RX_PCS_SUBPORT__RS_MODE 0x5
#define SS2_PORT_PML_CFG_TX_MAC_SUBPORT__PCS_CREDITS 0x8
#define SS2_PORT_PML_CFG_TX_MAC_SUBPORT__MAC_CDT_INIT_VAL 0x40
#define SS2_PORT_PML_CFG_TX_MAC_SUBPORT__MAC_CDT_THRESH 0xf
#define SS2_PORT_PML_CFG_LLR_SUBPORT__FILTER_CTL_FRAMES 0x1
#define SS2_PORT_PML_CFG_LLR_SUBPORT__FILTER_LOSSLESS_WHEN_OFF 0x1
#define SS2_PORT_PML_CFG_LLR_SUBPORT__MAC_IF_CREDITS 0x8
#define SS2_PORT_PML_CFG_LLR_SUBPORT__LINK_DOWN_BEHAVIOR 0x1
#define SS2_PORT_PML_CFG_SERDES_RX__PMD_LN_RX_H_PWRDN 0x1
#define SS2_PORT_PML_CFG_SERDES_TX__PMD_TX_DISABLE 0x1
#define SS2_PORT_PML_CFG_SERDES_TX__PMD_LN_TX_H_PWRDN 0x1
#define SS2_PORT_PML_DBG_FEC__DISABLE_UCE 0x1
#define C2_IXE_CFG_DISP_ORD__WR_ATOMIC_OP 0x1
#define C2_IXE_STS_PARSER_SEG_CNT__PKT_CNT 0x3fffffffffff
#define C2_LPE_CFG_GET_FQ_HASH0__HASH 0xc9cf5d93
#define C2_LPE_CFG_GET_FQ_HASH1__HASH 0xfa53fa76
#define C2_LPE_CFG_GET_FQ_HASH2__HASH 0x5eb5335c
#define C2_LPE_CFG_GET_FQ_DFA_MASK__DSCP0_DFA_MASK 0xfff
#define C2_LPE_CFG_GET_FQ_DFA_MASK__DSCP1_DFA_MASK 0xfff
#define C2_LPE_CFG_GET_FQ_DFA_MASK__DSCP2_DFA_MASK 0xfff
#define C2_LPE_CFG_GET_FQ_DFA_MASK__DSCP3_DFA_MASK 0xfff
#define C2_MB_CFG_FLASH_NOR_INTERFACE__RDY_BYPASS_CMD_MODE 0xff
#define C2_MB_CFG_FLASH_NOR_INTERFACE__SPI_READ_CMD 0x3
#define C2_MB_CFG_FLASH_NOR_INTERFACE__SPI_READ_ADDR_WIDTH 0x3
#define C2_MB_CFG_FLASH_NOR_INTERFACE__SPI_CLK_FREQ 0x7
#define C2_MB_CFG_FLASH_NOR_INTERFACE__DRIVE_IO3 0x1
#define C2_OXE_CFG_SPT_BC_LIMIT__LIMIT 0x7ff
#define C2_PI_CFG_PHY_PIPE_CONFIG__PIPE_CONFIG_IN 0x4000008
#define C2_PI_CFG_PHY_PIPE_CONFIG__PIPE_CONFIG2_IN 0x3001
#define C2_PI_CFG_PHY_SERDES_CONFIG__CONFIG_63_0 0x1008504618043242
#define C2_PI_CFG_PHY_SERDES_CONFIG__CONFIG_127_64 0x4031a20207d69
#define C2_PI_CFG_PHY_SERDES_CONFIG__CONFIG_191_128 0x6902250460103242
#define C2_PI_CFG_PHY_SERDES_CONFIG__CONFIG_255_192 0x421500a192007d

#endif
