Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Mar 07 10:23:33 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   INPUT0_MUX3_SLOT2_IBUF
   INPUT0_MUX6_SLOT1_IBUF
   INPUT1_MUX1_SLOT1_IBUF
   INPUT1_MUX5_SLOT2_IBUF
   STOP_REANUDAR_BUTTON_IBUF


