verilog xil_defaultlib "../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/hdl/bd_44e3.v" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_s00a2s_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_m00s2a_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_m00e_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_sarn_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_srn_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_sawn_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_swn_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_sbn_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_s00mmu_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_s00tr_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
sv xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_s00sic_0.sv" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/1d61/hdl" --include "../../../../project_csy.srcs/sources_1/bd/system/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib "glbl.v"
nosort
