// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Sat Feb 26 01:09:15 2022
// Host        : DESKTOP-AGK7S8O running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/Xilinx/Projects_2018/ws_cnn/ws_cnn.srcs/sources_1/bd/lenet5_clk_wiz/ip/lenet5_clk_wiz_lenet5_0_0/lenet5_clk_wiz_lenet5_0_0_sim_netlist.v
// Design      : lenet5_clk_wiz_lenet5_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "lenet5_clk_wiz_lenet5_0_0,lenet5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "lenet5,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module lenet5_clk_wiz_lenet5_0_0
   (sys_clk,
    en,
    fout);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 sys_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sys_clk, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input sys_clk;
  input en;
  output [3:0]fout;

  wire en;
  wire [3:0]fout;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_lenet5 inst
       (.en(en),
        .fout(fout),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "DFF" *) 
module lenet5_clk_wiz_lenet5_0_0_DFF
   (Q,
    en,
    D,
    sys_clk);
  output [10:0]Q;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire en;
  wire sys_clk;

  FDRE \Q_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Q_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Q_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Q_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Q_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Q_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Q_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Q_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Q_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Q_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \Q_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* MAX_IMG = "10'b1110101000" *) (* ORIG_REF_NAME = "IBUF" *) (* SF = "0.007813" *) 
(* WIDTH = "10'b0011000100" *) 
module lenet5_clk_wiz_lenet5_0_0_IBUF__mod
   (sys_clk,
    we,
    addr,
    rd_addr,
    di,
    ibuf1);
  input sys_clk;
  input we;
  input [9:0]addr;
  input [9:0]rd_addr;
  input [10:0]di;
  output [10:0]ibuf1;

  wire [9:0]addr;
  wire [10:0]di;
  wire [10:0]ibuf1;
  wire \ibuf1[0]_INST_0_i_1_n_0 ;
  wire \ibuf1[0]_INST_0_i_2_n_0 ;
  wire \ibuf1[0]_INST_0_i_3_n_0 ;
  wire \ibuf1[0]_INST_0_i_4_n_0 ;
  wire \ibuf1[0]_INST_0_i_5_n_0 ;
  wire \ibuf1[0]_INST_0_i_6_n_0 ;
  wire \ibuf1[10]_INST_0_i_1_n_0 ;
  wire \ibuf1[10]_INST_0_i_2_n_0 ;
  wire \ibuf1[10]_INST_0_i_3_n_0 ;
  wire \ibuf1[10]_INST_0_i_4_n_0 ;
  wire \ibuf1[10]_INST_0_i_5_n_0 ;
  wire \ibuf1[10]_INST_0_i_6_n_0 ;
  wire \ibuf1[1]_INST_0_i_1_n_0 ;
  wire \ibuf1[1]_INST_0_i_2_n_0 ;
  wire \ibuf1[1]_INST_0_i_3_n_0 ;
  wire \ibuf1[1]_INST_0_i_4_n_0 ;
  wire \ibuf1[1]_INST_0_i_5_n_0 ;
  wire \ibuf1[1]_INST_0_i_6_n_0 ;
  wire \ibuf1[2]_INST_0_i_1_n_0 ;
  wire \ibuf1[2]_INST_0_i_2_n_0 ;
  wire \ibuf1[2]_INST_0_i_3_n_0 ;
  wire \ibuf1[2]_INST_0_i_4_n_0 ;
  wire \ibuf1[2]_INST_0_i_5_n_0 ;
  wire \ibuf1[2]_INST_0_i_6_n_0 ;
  wire \ibuf1[3]_INST_0_i_1_n_0 ;
  wire \ibuf1[3]_INST_0_i_2_n_0 ;
  wire \ibuf1[3]_INST_0_i_3_n_0 ;
  wire \ibuf1[3]_INST_0_i_4_n_0 ;
  wire \ibuf1[3]_INST_0_i_5_n_0 ;
  wire \ibuf1[3]_INST_0_i_6_n_0 ;
  wire \ibuf1[4]_INST_0_i_1_n_0 ;
  wire \ibuf1[4]_INST_0_i_2_n_0 ;
  wire \ibuf1[4]_INST_0_i_3_n_0 ;
  wire \ibuf1[4]_INST_0_i_4_n_0 ;
  wire \ibuf1[4]_INST_0_i_5_n_0 ;
  wire \ibuf1[4]_INST_0_i_6_n_0 ;
  wire \ibuf1[5]_INST_0_i_1_n_0 ;
  wire \ibuf1[5]_INST_0_i_2_n_0 ;
  wire \ibuf1[5]_INST_0_i_3_n_0 ;
  wire \ibuf1[5]_INST_0_i_4_n_0 ;
  wire \ibuf1[5]_INST_0_i_5_n_0 ;
  wire \ibuf1[5]_INST_0_i_6_n_0 ;
  wire \ibuf1[6]_INST_0_i_1_n_0 ;
  wire \ibuf1[6]_INST_0_i_2_n_0 ;
  wire \ibuf1[6]_INST_0_i_3_n_0 ;
  wire \ibuf1[6]_INST_0_i_4_n_0 ;
  wire \ibuf1[6]_INST_0_i_5_n_0 ;
  wire \ibuf1[6]_INST_0_i_6_n_0 ;
  wire \ibuf1[7]_INST_0_i_1_n_0 ;
  wire \ibuf1[7]_INST_0_i_2_n_0 ;
  wire \ibuf1[7]_INST_0_i_3_n_0 ;
  wire \ibuf1[7]_INST_0_i_4_n_0 ;
  wire \ibuf1[7]_INST_0_i_5_n_0 ;
  wire \ibuf1[7]_INST_0_i_6_n_0 ;
  wire \ibuf1[8]_INST_0_i_1_n_0 ;
  wire \ibuf1[8]_INST_0_i_2_n_0 ;
  wire \ibuf1[8]_INST_0_i_3_n_0 ;
  wire \ibuf1[8]_INST_0_i_4_n_0 ;
  wire \ibuf1[8]_INST_0_i_5_n_0 ;
  wire \ibuf1[8]_INST_0_i_6_n_0 ;
  wire \ibuf1[9]_INST_0_i_1_n_0 ;
  wire \ibuf1[9]_INST_0_i_2_n_0 ;
  wire \ibuf1[9]_INST_0_i_3_n_0 ;
  wire \ibuf1[9]_INST_0_i_4_n_0 ;
  wire \ibuf1[9]_INST_0_i_5_n_0 ;
  wire \ibuf1[9]_INST_0_i_6_n_0 ;
  wire ram_reg_0_63_0_2_i_1_n_0;
  wire ram_reg_0_63_0_2_n_0;
  wire ram_reg_0_63_0_2_n_1;
  wire ram_reg_0_63_0_2_n_2;
  wire ram_reg_0_63_10_10_n_0;
  wire ram_reg_0_63_3_5_n_0;
  wire ram_reg_0_63_3_5_n_1;
  wire ram_reg_0_63_3_5_n_2;
  wire ram_reg_0_63_6_8_n_0;
  wire ram_reg_0_63_6_8_n_1;
  wire ram_reg_0_63_6_8_n_2;
  wire ram_reg_0_63_9_9_n_0;
  wire ram_reg_128_191_0_2_i_1_n_0;
  wire ram_reg_128_191_0_2_n_0;
  wire ram_reg_128_191_0_2_n_1;
  wire ram_reg_128_191_0_2_n_2;
  wire ram_reg_128_191_10_10_n_0;
  wire ram_reg_128_191_3_5_n_0;
  wire ram_reg_128_191_3_5_n_1;
  wire ram_reg_128_191_3_5_n_2;
  wire ram_reg_128_191_6_8_n_0;
  wire ram_reg_128_191_6_8_n_1;
  wire ram_reg_128_191_6_8_n_2;
  wire ram_reg_128_191_9_9_n_0;
  wire ram_reg_192_255_0_2_i_1_n_0;
  wire ram_reg_192_255_0_2_n_0;
  wire ram_reg_192_255_0_2_n_1;
  wire ram_reg_192_255_0_2_n_2;
  wire ram_reg_192_255_10_10_n_0;
  wire ram_reg_192_255_3_5_n_0;
  wire ram_reg_192_255_3_5_n_1;
  wire ram_reg_192_255_3_5_n_2;
  wire ram_reg_192_255_6_8_n_0;
  wire ram_reg_192_255_6_8_n_1;
  wire ram_reg_192_255_6_8_n_2;
  wire ram_reg_192_255_9_9_n_0;
  wire ram_reg_256_319_0_2_i_1_n_0;
  wire ram_reg_256_319_0_2_n_0;
  wire ram_reg_256_319_0_2_n_1;
  wire ram_reg_256_319_0_2_n_2;
  wire ram_reg_256_319_10_10_n_0;
  wire ram_reg_256_319_3_5_n_0;
  wire ram_reg_256_319_3_5_n_1;
  wire ram_reg_256_319_3_5_n_2;
  wire ram_reg_256_319_6_8_n_0;
  wire ram_reg_256_319_6_8_n_1;
  wire ram_reg_256_319_6_8_n_2;
  wire ram_reg_256_319_9_9_n_0;
  wire ram_reg_320_383_0_2_i_1_n_0;
  wire ram_reg_320_383_0_2_n_0;
  wire ram_reg_320_383_0_2_n_1;
  wire ram_reg_320_383_0_2_n_2;
  wire ram_reg_320_383_10_10_n_0;
  wire ram_reg_320_383_3_5_n_0;
  wire ram_reg_320_383_3_5_n_1;
  wire ram_reg_320_383_3_5_n_2;
  wire ram_reg_320_383_6_8_n_0;
  wire ram_reg_320_383_6_8_n_1;
  wire ram_reg_320_383_6_8_n_2;
  wire ram_reg_320_383_9_9_n_0;
  wire ram_reg_384_447_0_2_i_1_n_0;
  wire ram_reg_384_447_0_2_n_0;
  wire ram_reg_384_447_0_2_n_1;
  wire ram_reg_384_447_0_2_n_2;
  wire ram_reg_384_447_10_10_n_0;
  wire ram_reg_384_447_3_5_n_0;
  wire ram_reg_384_447_3_5_n_1;
  wire ram_reg_384_447_3_5_n_2;
  wire ram_reg_384_447_6_8_n_0;
  wire ram_reg_384_447_6_8_n_1;
  wire ram_reg_384_447_6_8_n_2;
  wire ram_reg_384_447_9_9_n_0;
  wire ram_reg_448_511_0_2_i_1_n_0;
  wire ram_reg_448_511_0_2_n_0;
  wire ram_reg_448_511_0_2_n_1;
  wire ram_reg_448_511_0_2_n_2;
  wire ram_reg_448_511_10_10_n_0;
  wire ram_reg_448_511_3_5_n_0;
  wire ram_reg_448_511_3_5_n_1;
  wire ram_reg_448_511_3_5_n_2;
  wire ram_reg_448_511_6_8_n_0;
  wire ram_reg_448_511_6_8_n_1;
  wire ram_reg_448_511_6_8_n_2;
  wire ram_reg_448_511_9_9_n_0;
  wire ram_reg_512_575_0_2_i_1_n_0;
  wire ram_reg_512_575_0_2_n_0;
  wire ram_reg_512_575_0_2_n_1;
  wire ram_reg_512_575_0_2_n_2;
  wire ram_reg_512_575_10_10_n_0;
  wire ram_reg_512_575_3_5_n_0;
  wire ram_reg_512_575_3_5_n_1;
  wire ram_reg_512_575_3_5_n_2;
  wire ram_reg_512_575_6_8_n_0;
  wire ram_reg_512_575_6_8_n_1;
  wire ram_reg_512_575_6_8_n_2;
  wire ram_reg_512_575_9_9_n_0;
  wire ram_reg_576_639_0_2_i_1_n_0;
  wire ram_reg_576_639_0_2_n_0;
  wire ram_reg_576_639_0_2_n_1;
  wire ram_reg_576_639_0_2_n_2;
  wire ram_reg_576_639_10_10_n_0;
  wire ram_reg_576_639_3_5_n_0;
  wire ram_reg_576_639_3_5_n_1;
  wire ram_reg_576_639_3_5_n_2;
  wire ram_reg_576_639_6_8_n_0;
  wire ram_reg_576_639_6_8_n_1;
  wire ram_reg_576_639_6_8_n_2;
  wire ram_reg_576_639_9_9_n_0;
  wire ram_reg_640_703_0_2_i_1_n_0;
  wire ram_reg_640_703_0_2_n_0;
  wire ram_reg_640_703_0_2_n_1;
  wire ram_reg_640_703_0_2_n_2;
  wire ram_reg_640_703_10_10_n_0;
  wire ram_reg_640_703_3_5_n_0;
  wire ram_reg_640_703_3_5_n_1;
  wire ram_reg_640_703_3_5_n_2;
  wire ram_reg_640_703_6_8_n_0;
  wire ram_reg_640_703_6_8_n_1;
  wire ram_reg_640_703_6_8_n_2;
  wire ram_reg_640_703_9_9_n_0;
  wire ram_reg_64_127_0_2_i_1_n_0;
  wire ram_reg_64_127_0_2_n_0;
  wire ram_reg_64_127_0_2_n_1;
  wire ram_reg_64_127_0_2_n_2;
  wire ram_reg_64_127_10_10_n_0;
  wire ram_reg_64_127_3_5_n_0;
  wire ram_reg_64_127_3_5_n_1;
  wire ram_reg_64_127_3_5_n_2;
  wire ram_reg_64_127_6_8_n_0;
  wire ram_reg_64_127_6_8_n_1;
  wire ram_reg_64_127_6_8_n_2;
  wire ram_reg_64_127_9_9_n_0;
  wire ram_reg_704_767_0_2_i_1_n_0;
  wire ram_reg_704_767_0_2_n_0;
  wire ram_reg_704_767_0_2_n_1;
  wire ram_reg_704_767_0_2_n_2;
  wire ram_reg_704_767_10_10_n_0;
  wire ram_reg_704_767_3_5_n_0;
  wire ram_reg_704_767_3_5_n_1;
  wire ram_reg_704_767_3_5_n_2;
  wire ram_reg_704_767_6_8_n_0;
  wire ram_reg_704_767_6_8_n_1;
  wire ram_reg_704_767_6_8_n_2;
  wire ram_reg_704_767_9_9_n_0;
  wire ram_reg_768_831_0_2_i_1_n_0;
  wire ram_reg_768_831_0_2_n_0;
  wire ram_reg_768_831_0_2_n_1;
  wire ram_reg_768_831_0_2_n_2;
  wire ram_reg_768_831_10_10_n_0;
  wire ram_reg_768_831_3_5_n_0;
  wire ram_reg_768_831_3_5_n_1;
  wire ram_reg_768_831_3_5_n_2;
  wire ram_reg_768_831_6_8_n_0;
  wire ram_reg_768_831_6_8_n_1;
  wire ram_reg_768_831_6_8_n_2;
  wire ram_reg_768_831_9_9_n_0;
  wire ram_reg_832_895_0_2_i_1_n_0;
  wire ram_reg_832_895_0_2_n_0;
  wire ram_reg_832_895_0_2_n_1;
  wire ram_reg_832_895_0_2_n_2;
  wire ram_reg_832_895_10_10_n_0;
  wire ram_reg_832_895_3_5_n_0;
  wire ram_reg_832_895_3_5_n_1;
  wire ram_reg_832_895_3_5_n_2;
  wire ram_reg_832_895_6_8_n_0;
  wire ram_reg_832_895_6_8_n_1;
  wire ram_reg_832_895_6_8_n_2;
  wire ram_reg_832_895_9_9_n_0;
  wire ram_reg_896_959_0_2_i_1_n_0;
  wire ram_reg_896_959_0_2_n_0;
  wire ram_reg_896_959_0_2_n_1;
  wire ram_reg_896_959_0_2_n_2;
  wire ram_reg_896_959_10_10_n_0;
  wire ram_reg_896_959_3_5_n_0;
  wire ram_reg_896_959_3_5_n_1;
  wire ram_reg_896_959_3_5_n_2;
  wire ram_reg_896_959_6_8_n_0;
  wire ram_reg_896_959_6_8_n_1;
  wire ram_reg_896_959_6_8_n_2;
  wire ram_reg_896_959_9_9_n_0;
  wire [9:0]rd_addr;
  wire sys_clk;
  wire we;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_128_191_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_128_191_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_192_255_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_192_255_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_256_319_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_256_319_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_320_383_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_320_383_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_384_447_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_384_447_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_448_511_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_448_511_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_512_575_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_512_575_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_576_639_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_576_639_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_640_703_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_640_703_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_64_127_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_704_767_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_704_767_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_768_831_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_768_831_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_832_895_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_832_895_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_896_959_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_896_959_9_9_SPO_UNCONNECTED;

  MUXF8 \ibuf1[0]_INST_0 
       (.I0(\ibuf1[0]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[0]_INST_0_i_2_n_0 ),
        .O(ibuf1[0]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[0]_INST_0_i_1 
       (.I0(\ibuf1[0]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[0]_INST_0_i_4_n_0 ),
        .O(\ibuf1[0]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[0]_INST_0_i_2 
       (.I0(\ibuf1[0]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[0]_INST_0_i_6_n_0 ),
        .O(\ibuf1[0]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[0]_INST_0_i_3 
       (.I0(ram_reg_192_255_0_2_n_0),
        .I1(ram_reg_128_191_0_2_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_0_2_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_0_2_n_0),
        .O(\ibuf1[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[0]_INST_0_i_4 
       (.I0(ram_reg_448_511_0_2_n_0),
        .I1(ram_reg_384_447_0_2_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_0_2_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_0_2_n_0),
        .O(\ibuf1[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[0]_INST_0_i_5 
       (.I0(ram_reg_704_767_0_2_n_0),
        .I1(ram_reg_640_703_0_2_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_0_2_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_0_2_n_0),
        .O(\ibuf1[0]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[0]_INST_0_i_6 
       (.I0(ram_reg_896_959_0_2_n_0),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_0_2_n_0),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_0_2_n_0),
        .O(\ibuf1[0]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[10]_INST_0 
       (.I0(\ibuf1[10]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[10]_INST_0_i_2_n_0 ),
        .O(ibuf1[10]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[10]_INST_0_i_1 
       (.I0(\ibuf1[10]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[10]_INST_0_i_4_n_0 ),
        .O(\ibuf1[10]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[10]_INST_0_i_2 
       (.I0(\ibuf1[10]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[10]_INST_0_i_6_n_0 ),
        .O(\ibuf1[10]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[10]_INST_0_i_3 
       (.I0(ram_reg_192_255_10_10_n_0),
        .I1(ram_reg_128_191_10_10_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_10_10_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_10_10_n_0),
        .O(\ibuf1[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[10]_INST_0_i_4 
       (.I0(ram_reg_448_511_10_10_n_0),
        .I1(ram_reg_384_447_10_10_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_10_10_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_10_10_n_0),
        .O(\ibuf1[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[10]_INST_0_i_5 
       (.I0(ram_reg_704_767_10_10_n_0),
        .I1(ram_reg_640_703_10_10_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_10_10_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_10_10_n_0),
        .O(\ibuf1[10]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[10]_INST_0_i_6 
       (.I0(ram_reg_896_959_10_10_n_0),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_10_10_n_0),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_10_10_n_0),
        .O(\ibuf1[10]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[1]_INST_0 
       (.I0(\ibuf1[1]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[1]_INST_0_i_2_n_0 ),
        .O(ibuf1[1]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[1]_INST_0_i_1 
       (.I0(\ibuf1[1]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[1]_INST_0_i_4_n_0 ),
        .O(\ibuf1[1]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[1]_INST_0_i_2 
       (.I0(\ibuf1[1]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[1]_INST_0_i_6_n_0 ),
        .O(\ibuf1[1]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[1]_INST_0_i_3 
       (.I0(ram_reg_192_255_0_2_n_1),
        .I1(ram_reg_128_191_0_2_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_0_2_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_0_2_n_1),
        .O(\ibuf1[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[1]_INST_0_i_4 
       (.I0(ram_reg_448_511_0_2_n_1),
        .I1(ram_reg_384_447_0_2_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_0_2_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_0_2_n_1),
        .O(\ibuf1[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[1]_INST_0_i_5 
       (.I0(ram_reg_704_767_0_2_n_1),
        .I1(ram_reg_640_703_0_2_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_0_2_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_0_2_n_1),
        .O(\ibuf1[1]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[1]_INST_0_i_6 
       (.I0(ram_reg_896_959_0_2_n_1),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_0_2_n_1),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_0_2_n_1),
        .O(\ibuf1[1]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[2]_INST_0 
       (.I0(\ibuf1[2]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[2]_INST_0_i_2_n_0 ),
        .O(ibuf1[2]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[2]_INST_0_i_1 
       (.I0(\ibuf1[2]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[2]_INST_0_i_4_n_0 ),
        .O(\ibuf1[2]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[2]_INST_0_i_2 
       (.I0(\ibuf1[2]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[2]_INST_0_i_6_n_0 ),
        .O(\ibuf1[2]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[2]_INST_0_i_3 
       (.I0(ram_reg_192_255_0_2_n_2),
        .I1(ram_reg_128_191_0_2_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_0_2_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_0_2_n_2),
        .O(\ibuf1[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[2]_INST_0_i_4 
       (.I0(ram_reg_448_511_0_2_n_2),
        .I1(ram_reg_384_447_0_2_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_0_2_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_0_2_n_2),
        .O(\ibuf1[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[2]_INST_0_i_5 
       (.I0(ram_reg_704_767_0_2_n_2),
        .I1(ram_reg_640_703_0_2_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_0_2_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_0_2_n_2),
        .O(\ibuf1[2]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[2]_INST_0_i_6 
       (.I0(ram_reg_896_959_0_2_n_2),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_0_2_n_2),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_0_2_n_2),
        .O(\ibuf1[2]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[3]_INST_0 
       (.I0(\ibuf1[3]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[3]_INST_0_i_2_n_0 ),
        .O(ibuf1[3]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[3]_INST_0_i_1 
       (.I0(\ibuf1[3]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[3]_INST_0_i_4_n_0 ),
        .O(\ibuf1[3]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[3]_INST_0_i_2 
       (.I0(\ibuf1[3]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[3]_INST_0_i_6_n_0 ),
        .O(\ibuf1[3]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[3]_INST_0_i_3 
       (.I0(ram_reg_192_255_3_5_n_0),
        .I1(ram_reg_128_191_3_5_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_3_5_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_3_5_n_0),
        .O(\ibuf1[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[3]_INST_0_i_4 
       (.I0(ram_reg_448_511_3_5_n_0),
        .I1(ram_reg_384_447_3_5_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_3_5_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_3_5_n_0),
        .O(\ibuf1[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[3]_INST_0_i_5 
       (.I0(ram_reg_704_767_3_5_n_0),
        .I1(ram_reg_640_703_3_5_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_3_5_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_3_5_n_0),
        .O(\ibuf1[3]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[3]_INST_0_i_6 
       (.I0(ram_reg_896_959_3_5_n_0),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_3_5_n_0),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_3_5_n_0),
        .O(\ibuf1[3]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[4]_INST_0 
       (.I0(\ibuf1[4]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[4]_INST_0_i_2_n_0 ),
        .O(ibuf1[4]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[4]_INST_0_i_1 
       (.I0(\ibuf1[4]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[4]_INST_0_i_4_n_0 ),
        .O(\ibuf1[4]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[4]_INST_0_i_2 
       (.I0(\ibuf1[4]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[4]_INST_0_i_6_n_0 ),
        .O(\ibuf1[4]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[4]_INST_0_i_3 
       (.I0(ram_reg_192_255_3_5_n_1),
        .I1(ram_reg_128_191_3_5_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_3_5_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_3_5_n_1),
        .O(\ibuf1[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[4]_INST_0_i_4 
       (.I0(ram_reg_448_511_3_5_n_1),
        .I1(ram_reg_384_447_3_5_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_3_5_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_3_5_n_1),
        .O(\ibuf1[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[4]_INST_0_i_5 
       (.I0(ram_reg_704_767_3_5_n_1),
        .I1(ram_reg_640_703_3_5_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_3_5_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_3_5_n_1),
        .O(\ibuf1[4]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[4]_INST_0_i_6 
       (.I0(ram_reg_896_959_3_5_n_1),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_3_5_n_1),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_3_5_n_1),
        .O(\ibuf1[4]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[5]_INST_0 
       (.I0(\ibuf1[5]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[5]_INST_0_i_2_n_0 ),
        .O(ibuf1[5]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[5]_INST_0_i_1 
       (.I0(\ibuf1[5]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[5]_INST_0_i_4_n_0 ),
        .O(\ibuf1[5]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[5]_INST_0_i_2 
       (.I0(\ibuf1[5]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[5]_INST_0_i_6_n_0 ),
        .O(\ibuf1[5]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[5]_INST_0_i_3 
       (.I0(ram_reg_192_255_3_5_n_2),
        .I1(ram_reg_128_191_3_5_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_3_5_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_3_5_n_2),
        .O(\ibuf1[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[5]_INST_0_i_4 
       (.I0(ram_reg_448_511_3_5_n_2),
        .I1(ram_reg_384_447_3_5_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_3_5_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_3_5_n_2),
        .O(\ibuf1[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[5]_INST_0_i_5 
       (.I0(ram_reg_704_767_3_5_n_2),
        .I1(ram_reg_640_703_3_5_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_3_5_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_3_5_n_2),
        .O(\ibuf1[5]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[5]_INST_0_i_6 
       (.I0(ram_reg_896_959_3_5_n_2),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_3_5_n_2),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_3_5_n_2),
        .O(\ibuf1[5]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[6]_INST_0 
       (.I0(\ibuf1[6]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[6]_INST_0_i_2_n_0 ),
        .O(ibuf1[6]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[6]_INST_0_i_1 
       (.I0(\ibuf1[6]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[6]_INST_0_i_4_n_0 ),
        .O(\ibuf1[6]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[6]_INST_0_i_2 
       (.I0(\ibuf1[6]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[6]_INST_0_i_6_n_0 ),
        .O(\ibuf1[6]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[6]_INST_0_i_3 
       (.I0(ram_reg_192_255_6_8_n_0),
        .I1(ram_reg_128_191_6_8_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_6_8_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_6_8_n_0),
        .O(\ibuf1[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[6]_INST_0_i_4 
       (.I0(ram_reg_448_511_6_8_n_0),
        .I1(ram_reg_384_447_6_8_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_6_8_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_6_8_n_0),
        .O(\ibuf1[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[6]_INST_0_i_5 
       (.I0(ram_reg_704_767_6_8_n_0),
        .I1(ram_reg_640_703_6_8_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_6_8_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_6_8_n_0),
        .O(\ibuf1[6]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[6]_INST_0_i_6 
       (.I0(ram_reg_896_959_6_8_n_0),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_6_8_n_0),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_6_8_n_0),
        .O(\ibuf1[6]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[7]_INST_0 
       (.I0(\ibuf1[7]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[7]_INST_0_i_2_n_0 ),
        .O(ibuf1[7]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[7]_INST_0_i_1 
       (.I0(\ibuf1[7]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[7]_INST_0_i_4_n_0 ),
        .O(\ibuf1[7]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[7]_INST_0_i_2 
       (.I0(\ibuf1[7]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[7]_INST_0_i_6_n_0 ),
        .O(\ibuf1[7]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[7]_INST_0_i_3 
       (.I0(ram_reg_192_255_6_8_n_1),
        .I1(ram_reg_128_191_6_8_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_6_8_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_6_8_n_1),
        .O(\ibuf1[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[7]_INST_0_i_4 
       (.I0(ram_reg_448_511_6_8_n_1),
        .I1(ram_reg_384_447_6_8_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_6_8_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_6_8_n_1),
        .O(\ibuf1[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[7]_INST_0_i_5 
       (.I0(ram_reg_704_767_6_8_n_1),
        .I1(ram_reg_640_703_6_8_n_1),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_6_8_n_1),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_6_8_n_1),
        .O(\ibuf1[7]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[7]_INST_0_i_6 
       (.I0(ram_reg_896_959_6_8_n_1),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_6_8_n_1),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_6_8_n_1),
        .O(\ibuf1[7]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[8]_INST_0 
       (.I0(\ibuf1[8]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[8]_INST_0_i_2_n_0 ),
        .O(ibuf1[8]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[8]_INST_0_i_1 
       (.I0(\ibuf1[8]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[8]_INST_0_i_4_n_0 ),
        .O(\ibuf1[8]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[8]_INST_0_i_2 
       (.I0(\ibuf1[8]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[8]_INST_0_i_6_n_0 ),
        .O(\ibuf1[8]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[8]_INST_0_i_3 
       (.I0(ram_reg_192_255_6_8_n_2),
        .I1(ram_reg_128_191_6_8_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_6_8_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_6_8_n_2),
        .O(\ibuf1[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[8]_INST_0_i_4 
       (.I0(ram_reg_448_511_6_8_n_2),
        .I1(ram_reg_384_447_6_8_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_6_8_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_6_8_n_2),
        .O(\ibuf1[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[8]_INST_0_i_5 
       (.I0(ram_reg_704_767_6_8_n_2),
        .I1(ram_reg_640_703_6_8_n_2),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_6_8_n_2),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_6_8_n_2),
        .O(\ibuf1[8]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[8]_INST_0_i_6 
       (.I0(ram_reg_896_959_6_8_n_2),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_6_8_n_2),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_6_8_n_2),
        .O(\ibuf1[8]_INST_0_i_6_n_0 ));
  MUXF8 \ibuf1[9]_INST_0 
       (.I0(\ibuf1[9]_INST_0_i_1_n_0 ),
        .I1(\ibuf1[9]_INST_0_i_2_n_0 ),
        .O(ibuf1[9]),
        .S(rd_addr[9]));
  MUXF7 \ibuf1[9]_INST_0_i_1 
       (.I0(\ibuf1[9]_INST_0_i_3_n_0 ),
        .I1(\ibuf1[9]_INST_0_i_4_n_0 ),
        .O(\ibuf1[9]_INST_0_i_1_n_0 ),
        .S(rd_addr[8]));
  MUXF7 \ibuf1[9]_INST_0_i_2 
       (.I0(\ibuf1[9]_INST_0_i_5_n_0 ),
        .I1(\ibuf1[9]_INST_0_i_6_n_0 ),
        .O(\ibuf1[9]_INST_0_i_2_n_0 ),
        .S(rd_addr[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[9]_INST_0_i_3 
       (.I0(ram_reg_192_255_9_9_n_0),
        .I1(ram_reg_128_191_9_9_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_64_127_9_9_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_0_63_9_9_n_0),
        .O(\ibuf1[9]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[9]_INST_0_i_4 
       (.I0(ram_reg_448_511_9_9_n_0),
        .I1(ram_reg_384_447_9_9_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_320_383_9_9_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_256_319_9_9_n_0),
        .O(\ibuf1[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ibuf1[9]_INST_0_i_5 
       (.I0(ram_reg_704_767_9_9_n_0),
        .I1(ram_reg_640_703_9_9_n_0),
        .I2(rd_addr[7]),
        .I3(ram_reg_576_639_9_9_n_0),
        .I4(rd_addr[6]),
        .I5(ram_reg_512_575_9_9_n_0),
        .O(\ibuf1[9]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ibuf1[9]_INST_0_i_6 
       (.I0(ram_reg_896_959_9_9_n_0),
        .I1(rd_addr[7]),
        .I2(ram_reg_832_895_9_9_n_0),
        .I3(rd_addr[6]),
        .I4(ram_reg_768_831_9_9_n_0),
        .O(\ibuf1[9]_INST_0_i_6_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_0),
        .DOB(ram_reg_0_63_0_2_n_1),
        .DOC(ram_reg_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_63_0_2_i_1
       (.I0(we),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(addr[9]),
        .I4(addr[8]),
        .O(ram_reg_0_63_0_2_i_1_n_0));
  RAM64X1D ram_reg_0_63_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_0_63_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_0_63_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_0),
        .DOB(ram_reg_0_63_3_5_n_1),
        .DOC(ram_reg_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_0_63_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_6_8_n_0),
        .DOB(ram_reg_0_63_6_8_n_1),
        .DOC(ram_reg_0_63_6_8_n_2),
        .DOD(NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_0_63_0_2_i_1_n_0));
  RAM64X1D ram_reg_0_63_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_0_63_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_0_63_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_128_191_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_128_191_0_2_n_0),
        .DOB(ram_reg_128_191_0_2_n_1),
        .DOC(ram_reg_128_191_0_2_n_2),
        .DOD(NLW_ram_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_128_191_0_2_i_1
       (.I0(we),
        .I1(addr[8]),
        .I2(addr[6]),
        .I3(addr[9]),
        .I4(addr[7]),
        .O(ram_reg_128_191_0_2_i_1_n_0));
  RAM64X1D ram_reg_128_191_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_128_191_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_128_191_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_128_191_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_128_191_3_5_n_0),
        .DOB(ram_reg_128_191_3_5_n_1),
        .DOC(ram_reg_128_191_3_5_n_2),
        .DOD(NLW_ram_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_128_191_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_128_191_6_8_n_0),
        .DOB(ram_reg_128_191_6_8_n_1),
        .DOC(ram_reg_128_191_6_8_n_2),
        .DOD(NLW_ram_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_128_191_0_2_i_1_n_0));
  RAM64X1D ram_reg_128_191_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_128_191_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_128_191_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_192_255_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_192_255_0_2_n_0),
        .DOB(ram_reg_192_255_0_2_n_1),
        .DOC(ram_reg_192_255_0_2_n_2),
        .DOD(NLW_ram_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_192_255_0_2_i_1
       (.I0(addr[9]),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(addr[8]),
        .I4(we),
        .O(ram_reg_192_255_0_2_i_1_n_0));
  RAM64X1D ram_reg_192_255_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_192_255_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_192_255_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_192_255_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_192_255_3_5_n_0),
        .DOB(ram_reg_192_255_3_5_n_1),
        .DOC(ram_reg_192_255_3_5_n_2),
        .DOD(NLW_ram_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_192_255_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_192_255_6_8_n_0),
        .DOB(ram_reg_192_255_6_8_n_1),
        .DOC(ram_reg_192_255_6_8_n_2),
        .DOD(NLW_ram_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_192_255_0_2_i_1_n_0));
  RAM64X1D ram_reg_192_255_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_192_255_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_192_255_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_256_319_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_256_319_0_2_n_0),
        .DOB(ram_reg_256_319_0_2_n_1),
        .DOC(ram_reg_256_319_0_2_n_2),
        .DOD(NLW_ram_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_256_319_0_2_i_1
       (.I0(we),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(addr[9]),
        .I4(addr[8]),
        .O(ram_reg_256_319_0_2_i_1_n_0));
  RAM64X1D ram_reg_256_319_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_256_319_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_256_319_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_256_319_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_256_319_3_5_n_0),
        .DOB(ram_reg_256_319_3_5_n_1),
        .DOC(ram_reg_256_319_3_5_n_2),
        .DOD(NLW_ram_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_256_319_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_256_319_6_8_n_0),
        .DOB(ram_reg_256_319_6_8_n_1),
        .DOC(ram_reg_256_319_6_8_n_2),
        .DOD(NLW_ram_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_256_319_0_2_i_1_n_0));
  RAM64X1D ram_reg_256_319_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_256_319_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_256_319_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_320_383_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_320_383_0_2_n_0),
        .DOB(ram_reg_320_383_0_2_n_1),
        .DOC(ram_reg_320_383_0_2_n_2),
        .DOD(NLW_ram_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_320_383_0_2_i_1
       (.I0(addr[9]),
        .I1(addr[8]),
        .I2(addr[6]),
        .I3(addr[7]),
        .I4(we),
        .O(ram_reg_320_383_0_2_i_1_n_0));
  RAM64X1D ram_reg_320_383_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_320_383_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_320_383_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_320_383_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_320_383_3_5_n_0),
        .DOB(ram_reg_320_383_3_5_n_1),
        .DOC(ram_reg_320_383_3_5_n_2),
        .DOD(NLW_ram_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_320_383_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_320_383_6_8_n_0),
        .DOB(ram_reg_320_383_6_8_n_1),
        .DOC(ram_reg_320_383_6_8_n_2),
        .DOD(NLW_ram_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_320_383_0_2_i_1_n_0));
  RAM64X1D ram_reg_320_383_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_320_383_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_320_383_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_384_447_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_384_447_0_2_n_0),
        .DOB(ram_reg_384_447_0_2_n_1),
        .DOC(ram_reg_384_447_0_2_n_2),
        .DOD(NLW_ram_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_384_447_0_2_i_1
       (.I0(addr[9]),
        .I1(addr[8]),
        .I2(addr[7]),
        .I3(addr[6]),
        .I4(we),
        .O(ram_reg_384_447_0_2_i_1_n_0));
  RAM64X1D ram_reg_384_447_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_384_447_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_384_447_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_384_447_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_384_447_3_5_n_0),
        .DOB(ram_reg_384_447_3_5_n_1),
        .DOC(ram_reg_384_447_3_5_n_2),
        .DOD(NLW_ram_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_384_447_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_384_447_6_8_n_0),
        .DOB(ram_reg_384_447_6_8_n_1),
        .DOC(ram_reg_384_447_6_8_n_2),
        .DOD(NLW_ram_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_384_447_0_2_i_1_n_0));
  RAM64X1D ram_reg_384_447_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_384_447_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_384_447_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_448_511_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_448_511_0_2_n_0),
        .DOB(ram_reg_448_511_0_2_n_1),
        .DOC(ram_reg_448_511_0_2_n_2),
        .DOD(NLW_ram_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_448_511_0_2_i_1
       (.I0(addr[9]),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(we),
        .I4(addr[8]),
        .O(ram_reg_448_511_0_2_i_1_n_0));
  RAM64X1D ram_reg_448_511_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_448_511_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_448_511_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_448_511_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_448_511_3_5_n_0),
        .DOB(ram_reg_448_511_3_5_n_1),
        .DOC(ram_reg_448_511_3_5_n_2),
        .DOD(NLW_ram_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_448_511_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_448_511_6_8_n_0),
        .DOB(ram_reg_448_511_6_8_n_1),
        .DOC(ram_reg_448_511_6_8_n_2),
        .DOD(NLW_ram_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_448_511_0_2_i_1_n_0));
  RAM64X1D ram_reg_448_511_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_448_511_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_448_511_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_512_575_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_512_575_0_2_n_0),
        .DOB(ram_reg_512_575_0_2_n_1),
        .DOC(ram_reg_512_575_0_2_n_2),
        .DOD(NLW_ram_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_512_575_0_2_i_1
       (.I0(we),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(addr[8]),
        .I4(addr[9]),
        .O(ram_reg_512_575_0_2_i_1_n_0));
  RAM64X1D ram_reg_512_575_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_512_575_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_512_575_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_512_575_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_512_575_3_5_n_0),
        .DOB(ram_reg_512_575_3_5_n_1),
        .DOC(ram_reg_512_575_3_5_n_2),
        .DOD(NLW_ram_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_512_575_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_512_575_6_8_n_0),
        .DOB(ram_reg_512_575_6_8_n_1),
        .DOC(ram_reg_512_575_6_8_n_2),
        .DOD(NLW_ram_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_512_575_0_2_i_1_n_0));
  RAM64X1D ram_reg_512_575_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_512_575_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_512_575_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_576_639_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_576_639_0_2_n_0),
        .DOB(ram_reg_576_639_0_2_n_1),
        .DOC(ram_reg_576_639_0_2_n_2),
        .DOD(NLW_ram_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_576_639_0_2_i_1
       (.I0(addr[8]),
        .I1(addr[9]),
        .I2(addr[6]),
        .I3(addr[7]),
        .I4(we),
        .O(ram_reg_576_639_0_2_i_1_n_0));
  RAM64X1D ram_reg_576_639_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_576_639_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_576_639_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_576_639_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_576_639_3_5_n_0),
        .DOB(ram_reg_576_639_3_5_n_1),
        .DOC(ram_reg_576_639_3_5_n_2),
        .DOD(NLW_ram_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_576_639_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_576_639_6_8_n_0),
        .DOB(ram_reg_576_639_6_8_n_1),
        .DOC(ram_reg_576_639_6_8_n_2),
        .DOD(NLW_ram_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_576_639_0_2_i_1_n_0));
  RAM64X1D ram_reg_576_639_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_576_639_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_576_639_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_640_703_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_640_703_0_2_n_0),
        .DOB(ram_reg_640_703_0_2_n_1),
        .DOC(ram_reg_640_703_0_2_n_2),
        .DOD(NLW_ram_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_640_703_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_640_703_0_2_i_1
       (.I0(addr[8]),
        .I1(addr[9]),
        .I2(addr[7]),
        .I3(addr[6]),
        .I4(we),
        .O(ram_reg_640_703_0_2_i_1_n_0));
  RAM64X1D ram_reg_640_703_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_640_703_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_640_703_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_640_703_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_640_703_3_5_n_0),
        .DOB(ram_reg_640_703_3_5_n_1),
        .DOC(ram_reg_640_703_3_5_n_2),
        .DOD(NLW_ram_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_640_703_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_640_703_6_8_n_0),
        .DOB(ram_reg_640_703_6_8_n_1),
        .DOC(ram_reg_640_703_6_8_n_2),
        .DOD(NLW_ram_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_640_703_0_2_i_1_n_0));
  RAM64X1D ram_reg_640_703_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_640_703_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_640_703_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_64_127_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_0_2_n_0),
        .DOB(ram_reg_64_127_0_2_n_1),
        .DOC(ram_reg_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_64_127_0_2_i_1
       (.I0(we),
        .I1(addr[8]),
        .I2(addr[7]),
        .I3(addr[9]),
        .I4(addr[6]),
        .O(ram_reg_64_127_0_2_i_1_n_0));
  RAM64X1D ram_reg_64_127_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_64_127_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_64_127_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_64_127_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_3_5_n_0),
        .DOB(ram_reg_64_127_3_5_n_1),
        .DOC(ram_reg_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_64_127_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_64_127_6_8_n_0),
        .DOB(ram_reg_64_127_6_8_n_1),
        .DOC(ram_reg_64_127_6_8_n_2),
        .DOD(NLW_ram_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_64_127_0_2_i_1_n_0));
  RAM64X1D ram_reg_64_127_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_64_127_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_64_127_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_704_767_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_704_767_0_2_n_0),
        .DOB(ram_reg_704_767_0_2_n_1),
        .DOC(ram_reg_704_767_0_2_n_2),
        .DOD(NLW_ram_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_704_767_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_704_767_0_2_i_1
       (.I0(addr[8]),
        .I1(addr[7]),
        .I2(addr[6]),
        .I3(we),
        .I4(addr[9]),
        .O(ram_reg_704_767_0_2_i_1_n_0));
  RAM64X1D ram_reg_704_767_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_704_767_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_704_767_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_704_767_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_704_767_3_5_n_0),
        .DOB(ram_reg_704_767_3_5_n_1),
        .DOC(ram_reg_704_767_3_5_n_2),
        .DOD(NLW_ram_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_704_767_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_704_767_6_8_n_0),
        .DOB(ram_reg_704_767_6_8_n_1),
        .DOC(ram_reg_704_767_6_8_n_2),
        .DOD(NLW_ram_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_704_767_0_2_i_1_n_0));
  RAM64X1D ram_reg_704_767_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_704_767_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_704_767_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_768_831_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_768_831_0_2_n_0),
        .DOB(ram_reg_768_831_0_2_n_1),
        .DOC(ram_reg_768_831_0_2_n_2),
        .DOD(NLW_ram_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_768_831_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_768_831_0_2_i_1
       (.I0(addr[7]),
        .I1(addr[9]),
        .I2(addr[8]),
        .I3(addr[6]),
        .I4(we),
        .O(ram_reg_768_831_0_2_i_1_n_0));
  RAM64X1D ram_reg_768_831_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_768_831_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_768_831_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_768_831_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_768_831_3_5_n_0),
        .DOB(ram_reg_768_831_3_5_n_1),
        .DOC(ram_reg_768_831_3_5_n_2),
        .DOD(NLW_ram_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_768_831_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_768_831_6_8_n_0),
        .DOB(ram_reg_768_831_6_8_n_1),
        .DOC(ram_reg_768_831_6_8_n_2),
        .DOD(NLW_ram_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_768_831_0_2_i_1_n_0));
  RAM64X1D ram_reg_768_831_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_768_831_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_768_831_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_832_895_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_832_895_0_2_n_0),
        .DOB(ram_reg_832_895_0_2_n_1),
        .DOC(ram_reg_832_895_0_2_n_2),
        .DOD(NLW_ram_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_832_895_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_832_895_0_2_i_1
       (.I0(addr[7]),
        .I1(addr[8]),
        .I2(addr[6]),
        .I3(we),
        .I4(addr[9]),
        .O(ram_reg_832_895_0_2_i_1_n_0));
  RAM64X1D ram_reg_832_895_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_832_895_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_832_895_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_832_895_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_832_895_3_5_n_0),
        .DOB(ram_reg_832_895_3_5_n_1),
        .DOC(ram_reg_832_895_3_5_n_2),
        .DOD(NLW_ram_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_832_895_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_832_895_6_8_n_0),
        .DOB(ram_reg_832_895_6_8_n_1),
        .DOC(ram_reg_832_895_6_8_n_2),
        .DOD(NLW_ram_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_832_895_0_2_i_1_n_0));
  RAM64X1D ram_reg_832_895_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_832_895_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_832_895_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_896_959_0_2
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[0]),
        .DIB(di[1]),
        .DIC(di[2]),
        .DID(1'b0),
        .DOA(ram_reg_896_959_0_2_n_0),
        .DOB(ram_reg_896_959_0_2_n_1),
        .DOC(ram_reg_896_959_0_2_n_2),
        .DOD(NLW_ram_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_896_959_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_896_959_0_2_i_1
       (.I0(addr[6]),
        .I1(addr[8]),
        .I2(addr[7]),
        .I3(we),
        .I4(addr[9]),
        .O(ram_reg_896_959_0_2_i_1_n_0));
  RAM64X1D ram_reg_896_959_10_10
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[10]),
        .DPO(ram_reg_896_959_10_10_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_896_959_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_896_959_3_5
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[3]),
        .DIB(di[4]),
        .DIC(di[5]),
        .DID(1'b0),
        .DOA(ram_reg_896_959_3_5_n_0),
        .DOB(ram_reg_896_959_3_5_n_1),
        .DOC(ram_reg_896_959_3_5_n_2),
        .DOD(NLW_ram_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_896_959_6_8
       (.ADDRA(rd_addr[5:0]),
        .ADDRB(rd_addr[5:0]),
        .ADDRC(rd_addr[5:0]),
        .ADDRD(addr[5:0]),
        .DIA(di[6]),
        .DIB(di[7]),
        .DIC(di[8]),
        .DID(1'b0),
        .DOA(ram_reg_896_959_6_8_n_0),
        .DOB(ram_reg_896_959_6_8_n_1),
        .DOC(ram_reg_896_959_6_8_n_2),
        .DOD(NLW_ram_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_896_959_0_2_i_1_n_0));
  RAM64X1D ram_reg_896_959_9_9
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(addr[2]),
        .A3(addr[3]),
        .A4(addr[4]),
        .A5(addr[5]),
        .D(di[9]),
        .DPO(ram_reg_896_959_9_9_n_0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(rd_addr[2]),
        .DPRA3(rd_addr[3]),
        .DPRA4(rd_addr[4]),
        .DPRA5(rd_addr[5]),
        .SPO(NLW_ram_reg_896_959_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(ram_reg_896_959_0_2_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "MaxPool" *) 
module lenet5_clk_wiz_lenet5_0_0_MaxPool
   (CO,
    Q,
    DI,
    S,
    \outp_reg[8]_0 ,
    \outp_reg[9]_0 ,
    \outp_reg[6]_0 ,
    \outp_reg[7]_0 ,
    \outp_reg[8]_1 ,
    \outp_reg[9]_1 ,
    \outp_reg[6]_1 ,
    \outp_reg[7]_1 ,
    \outp_reg[8]_2 ,
    \outp_reg[9]_2 ,
    \outp_reg[6]_2 ,
    \outp_reg[7]_2 ,
    \outp_reg[8]_3 ,
    \outp_reg[9]_3 ,
    comp2,
    relu_out2,
    relu_out1,
    en_act,
    sys_clk);
  output [0:0]CO;
  output [9:0]Q;
  input [3:0]DI;
  input [3:0]S;
  input [0:0]\outp_reg[8]_0 ;
  input [0:0]\outp_reg[9]_0 ;
  input [3:0]\outp_reg[6]_0 ;
  input [3:0]\outp_reg[7]_0 ;
  input [0:0]\outp_reg[8]_1 ;
  input [0:0]\outp_reg[9]_1 ;
  input [3:0]\outp_reg[6]_1 ;
  input [3:0]\outp_reg[7]_1 ;
  input [0:0]\outp_reg[8]_2 ;
  input [0:0]\outp_reg[9]_2 ;
  input [3:0]\outp_reg[6]_2 ;
  input [3:0]\outp_reg[7]_2 ;
  input [0:0]\outp_reg[8]_3 ;
  input [0:0]\outp_reg[9]_3 ;
  input [9:0]comp2;
  input [9:0]relu_out2;
  input [9:0]relu_out1;
  input en_act;
  input sys_clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [9:0]Q;
  wire [3:0]S;
  wire _carry__0_n_3;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire comp11_carry__0_n_3;
  wire comp11_carry_n_0;
  wire comp11_carry_n_1;
  wire comp11_carry_n_2;
  wire comp11_carry_n_3;
  wire [9:0]comp2;
  wire comp21_carry_n_0;
  wire comp21_carry_n_1;
  wire comp21_carry_n_2;
  wire comp21_carry_n_3;
  wire en_act;
  wire \outp[9]_i_2__3_n_0 ;
  wire \outp[9]_i_4__3_n_0 ;
  wire \outp[9]_i_5__3_n_0 ;
  wire [3:0]\outp_reg[6]_0 ;
  wire [3:0]\outp_reg[6]_1 ;
  wire [3:0]\outp_reg[6]_2 ;
  wire [3:0]\outp_reg[7]_0 ;
  wire [3:0]\outp_reg[7]_1 ;
  wire [3:0]\outp_reg[7]_2 ;
  wire [0:0]\outp_reg[8]_0 ;
  wire [0:0]\outp_reg[8]_1 ;
  wire [0:0]\outp_reg[8]_2 ;
  wire [0:0]\outp_reg[8]_3 ;
  wire [0:0]\outp_reg[9]_0 ;
  wire [0:0]\outp_reg[9]_1 ;
  wire [0:0]\outp_reg[9]_2 ;
  wire [0:0]\outp_reg[9]_3 ;
  wire [9:0]p_0_in;
  wire [9:0]relu_out1;
  wire [9:0]relu_out2;
  wire sys_clk;
  wire [3:0]NLW__carry_O_UNCONNECTED;
  wire [3:1]NLW__carry__0_CO_UNCONNECTED;
  wire [3:0]NLW__carry__0_O_UNCONNECTED;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_comp11_carry_O_UNCONNECTED;
  wire [3:1]NLW_comp11_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_comp11_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_comp21_carry_O_UNCONNECTED;
  wire [3:1]NLW_comp21_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_comp21_carry__0_O_UNCONNECTED;

  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[6]_0 ),
        .O(NLW__carry_O_UNCONNECTED[3:0]),
        .S(\outp_reg[7]_0 ));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({NLW__carry__0_CO_UNCONNECTED[3:1],_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\outp_reg[8]_1 }),
        .O(NLW__carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\outp_reg[9]_1 }));
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\outp_reg[6]_1 ),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\outp_reg[7]_1 ));
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\NLW__inferred__0/i__carry__0_CO_UNCONNECTED [3:1],\_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\outp_reg[8]_2 }),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\outp_reg[9]_2 }));
  CARRY4 comp11_carry
       (.CI(1'b0),
        .CO({comp11_carry_n_0,comp11_carry_n_1,comp11_carry_n_2,comp11_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\outp_reg[6]_2 ),
        .O(NLW_comp11_carry_O_UNCONNECTED[3:0]),
        .S(\outp_reg[7]_2 ));
  CARRY4 comp11_carry__0
       (.CI(comp11_carry_n_0),
        .CO({NLW_comp11_carry__0_CO_UNCONNECTED[3:1],comp11_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\outp_reg[8]_3 }),
        .O(NLW_comp11_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\outp_reg[9]_3 }));
  CARRY4 comp21_carry
       (.CI(1'b0),
        .CO({comp21_carry_n_0,comp21_carry_n_1,comp21_carry_n_2,comp21_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(NLW_comp21_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 comp21_carry__0
       (.CI(comp21_carry_n_0),
        .CO({NLW_comp21_carry__0_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\outp_reg[8]_0 }),
        .O(NLW_comp21_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\outp_reg[9]_0 }));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[0]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[0]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[0]),
        .I4(relu_out1[0]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[1]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[1]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[1]),
        .I4(relu_out1[1]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[2]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[2]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[2]),
        .I4(relu_out1[2]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[3]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[3]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[3]),
        .I4(relu_out1[3]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[4]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[4]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[4]),
        .I4(relu_out1[4]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[5]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[5]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[5]),
        .I4(relu_out1[5]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[6]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[6]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[6]),
        .I4(relu_out1[6]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[7]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[7]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[7]),
        .I4(relu_out1[7]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[8]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[8]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[8]),
        .I4(relu_out1[8]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \outp[9]_i_1__7 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(comp2[9]),
        .I2(\outp[9]_i_4__3_n_0 ),
        .I3(relu_out2[9]),
        .I4(relu_out1[9]),
        .I5(\outp[9]_i_5__3_n_0 ),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h1D00)) 
    \outp[9]_i_2__3 
       (.I0(_carry__0_n_3),
        .I1(comp11_carry__0_n_3),
        .I2(\_inferred__0/i__carry__0_n_3 ),
        .I3(en_act),
        .O(\outp[9]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \outp[9]_i_4__3 
       (.I0(comp11_carry__0_n_3),
        .I1(en_act),
        .I2(_carry__0_n_3),
        .O(\outp[9]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \outp[9]_i_5__3 
       (.I0(comp11_carry__0_n_3),
        .I1(en_act),
        .I2(\_inferred__0/i__carry__0_n_3 ),
        .O(\outp[9]_i_5__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "OBUF" *) 
module lenet5_clk_wiz_lenet5_0_0_OBUF__mod
   (\outp_reg[0] ,
    \outp_reg[1] ,
    \outp_reg[2] ,
    \outp_reg[3] ,
    \outp_reg[4] ,
    \outp_reg[5] ,
    \outp_reg[6] ,
    \outp_reg[7] ,
    \outp_reg[8] ,
    \outp_reg[9] ,
    \outp_reg[9]_0 ,
    \outp_reg[0]_0 ,
    \outp_reg[1]_0 ,
    \outp_reg[2]_0 ,
    \outp_reg[3]_0 ,
    \outp_reg[4]_0 ,
    \outp_reg[5]_0 ,
    \outp_reg[6]_0 ,
    \outp_reg[7]_0 ,
    \outp_reg[8]_0 ,
    \outp_reg[9]_1 ,
    \outp_reg[9]_2 ,
    \outp_reg[0]_1 ,
    \outp_reg[1]_1 ,
    \outp_reg[2]_1 ,
    \outp_reg[3]_1 ,
    \outp_reg[4]_1 ,
    \outp_reg[5]_1 ,
    \outp_reg[6]_1 ,
    \outp_reg[7]_1 ,
    \outp_reg[8]_1 ,
    \outp_reg[9]_3 ,
    \outp_reg[9]_4 ,
    \outp_reg[0]_2 ,
    \outp_reg[1]_2 ,
    \outp_reg[2]_2 ,
    \outp_reg[3]_2 ,
    \outp_reg[4]_2 ,
    \outp_reg[5]_2 ,
    \outp_reg[6]_2 ,
    \outp_reg[7]_2 ,
    \outp_reg[8]_2 ,
    \outp_reg[9]_5 ,
    \outp_reg[9]_6 ,
    \outp_reg[0]_3 ,
    \outp_reg[1]_3 ,
    \outp_reg[2]_3 ,
    \outp_reg[0]_4 ,
    \outp_reg[1]_4 ,
    \outp_reg[2]_4 ,
    \outp_reg[0]_5 ,
    \outp_reg[1]_5 ,
    \outp_reg[2]_5 ,
    \outp_reg[3]_3 ,
    \outp_reg[4]_3 ,
    \outp_reg[5]_3 ,
    \outp_reg[3]_4 ,
    \outp_reg[4]_4 ,
    \outp_reg[5]_4 ,
    \outp_reg[3]_5 ,
    \outp_reg[4]_5 ,
    \outp_reg[5]_5 ,
    \outp_reg[6]_3 ,
    \outp_reg[7]_3 ,
    \outp_reg[8]_3 ,
    \outp_reg[6]_4 ,
    \outp_reg[7]_4 ,
    \outp_reg[8]_4 ,
    \outp_reg[6]_5 ,
    \outp_reg[7]_5 ,
    \outp_reg[8]_5 ,
    \outp_reg[9]_7 ,
    \outp_reg[9]_8 ,
    \outp_reg[9]_9 ,
    \outp_reg[9]_10 ,
    \outp_reg[9]_11 ,
    \outp_reg[9]_12 ,
    \outp_reg[0]_6 ,
    \outp_reg[1]_6 ,
    \outp_reg[2]_6 ,
    \outp_reg[0]_7 ,
    \outp_reg[1]_7 ,
    \outp_reg[2]_7 ,
    \outp_reg[0]_8 ,
    \outp_reg[1]_8 ,
    \outp_reg[2]_8 ,
    \outp_reg[3]_6 ,
    \outp_reg[4]_6 ,
    \outp_reg[5]_6 ,
    \outp_reg[3]_7 ,
    \outp_reg[4]_7 ,
    \outp_reg[5]_7 ,
    \outp_reg[3]_8 ,
    \outp_reg[4]_8 ,
    \outp_reg[5]_8 ,
    \outp_reg[6]_6 ,
    \outp_reg[7]_6 ,
    \outp_reg[8]_6 ,
    \outp_reg[6]_7 ,
    \outp_reg[7]_7 ,
    \outp_reg[8]_7 ,
    \outp_reg[6]_8 ,
    \outp_reg[7]_8 ,
    \outp_reg[8]_8 ,
    \outp_reg[9]_13 ,
    \outp_reg[9]_14 ,
    \outp_reg[9]_15 ,
    \outp_reg[9]_16 ,
    \outp_reg[9]_17 ,
    \outp_reg[9]_18 ,
    \outp_reg[0]_9 ,
    \outp_reg[1]_9 ,
    \outp_reg[2]_9 ,
    \outp_reg[0]_10 ,
    \outp_reg[1]_10 ,
    \outp_reg[2]_10 ,
    \outp_reg[0]_11 ,
    \outp_reg[1]_11 ,
    \outp_reg[2]_11 ,
    \outp_reg[3]_9 ,
    \outp_reg[4]_9 ,
    \outp_reg[5]_9 ,
    \outp_reg[3]_10 ,
    \outp_reg[4]_10 ,
    \outp_reg[5]_10 ,
    \outp_reg[3]_11 ,
    \outp_reg[4]_11 ,
    \outp_reg[5]_11 ,
    \outp_reg[6]_9 ,
    \outp_reg[7]_9 ,
    \outp_reg[8]_9 ,
    \outp_reg[6]_10 ,
    \outp_reg[7]_10 ,
    \outp_reg[8]_10 ,
    \outp_reg[6]_11 ,
    \outp_reg[7]_11 ,
    \outp_reg[8]_11 ,
    \outp_reg[9]_19 ,
    \outp_reg[9]_20 ,
    \outp_reg[9]_21 ,
    \outp_reg[9]_22 ,
    \outp_reg[9]_23 ,
    \outp_reg[9]_24 ,
    \outp_reg[0]_12 ,
    \outp_reg[1]_12 ,
    \outp_reg[2]_12 ,
    \outp_reg[0]_13 ,
    \outp_reg[1]_13 ,
    \outp_reg[2]_13 ,
    \outp_reg[0]_14 ,
    \outp_reg[1]_14 ,
    \outp_reg[2]_14 ,
    \outp_reg[3]_12 ,
    \outp_reg[4]_12 ,
    \outp_reg[5]_12 ,
    \outp_reg[3]_13 ,
    \outp_reg[4]_13 ,
    \outp_reg[5]_13 ,
    \outp_reg[3]_14 ,
    \outp_reg[4]_14 ,
    \outp_reg[5]_14 ,
    \outp_reg[6]_12 ,
    \outp_reg[7]_12 ,
    \outp_reg[8]_12 ,
    \outp_reg[6]_13 ,
    \outp_reg[7]_13 ,
    \outp_reg[8]_13 ,
    \outp_reg[6]_14 ,
    \outp_reg[7]_14 ,
    \outp_reg[8]_14 ,
    \outp_reg[9]_25 ,
    \outp_reg[9]_26 ,
    \outp_reg[9]_27 ,
    \outp_reg[9]_28 ,
    \outp_reg[9]_29 ,
    \outp_reg[9]_30 ,
    sys_clk,
    acc_out,
    we_obuf_reg,
    Q,
    \addr_rd_obuf_reg[1]_rep ,
    \addr_rd_obuf_reg[0]_rep ,
    ADDRD,
    we_obuf_reg_0,
    we_obuf_reg_1,
    \addr_obuf_reg[9] ,
    we_obuf_reg_2,
    \addr_obuf_reg[9]_0 ,
    \addr_obuf_reg[9]_1 ,
    \addr_obuf_reg[9]_2 ,
    we_obuf_reg_3,
    \addr_obuf_reg[8] ,
    \addr_obuf_reg[8]_0 ,
    \addr_obuf_reg[8]_1 ,
    \addr_obuf_reg[7] ,
    \addr_rd_obuf_reg[5] ,
    \addr_obuf_reg[5]_rep ,
    \addr_obuf_reg[4]_rep__0 ,
    \addr_obuf_reg[3]_rep ,
    \addr_obuf_reg[2]_rep__1 ,
    \addr_obuf_reg[5]_rep__0 ,
    \addr_rd_obuf_reg[3] ,
    \addr_rd_obuf_reg[1]_rep__0 ,
    \addr_obuf_reg[2]_rep__0 ,
    \addr_rd_obuf_reg[5]_0 ,
    \addr_rd_obuf_reg[0] ,
    \addr_rd_obuf_reg[0]_0 ,
    \addr_obuf_reg[5]_rep__1 ,
    \addr_obuf_reg[4] );
  output \outp_reg[0] ;
  output \outp_reg[1] ;
  output \outp_reg[2] ;
  output \outp_reg[3] ;
  output \outp_reg[4] ;
  output \outp_reg[5] ;
  output \outp_reg[6] ;
  output \outp_reg[7] ;
  output \outp_reg[8] ;
  output \outp_reg[9] ;
  output \outp_reg[9]_0 ;
  output \outp_reg[0]_0 ;
  output \outp_reg[1]_0 ;
  output \outp_reg[2]_0 ;
  output \outp_reg[3]_0 ;
  output \outp_reg[4]_0 ;
  output \outp_reg[5]_0 ;
  output \outp_reg[6]_0 ;
  output \outp_reg[7]_0 ;
  output \outp_reg[8]_0 ;
  output \outp_reg[9]_1 ;
  output \outp_reg[9]_2 ;
  output \outp_reg[0]_1 ;
  output \outp_reg[1]_1 ;
  output \outp_reg[2]_1 ;
  output \outp_reg[3]_1 ;
  output \outp_reg[4]_1 ;
  output \outp_reg[5]_1 ;
  output \outp_reg[6]_1 ;
  output \outp_reg[7]_1 ;
  output \outp_reg[8]_1 ;
  output \outp_reg[9]_3 ;
  output \outp_reg[9]_4 ;
  output \outp_reg[0]_2 ;
  output \outp_reg[1]_2 ;
  output \outp_reg[2]_2 ;
  output \outp_reg[3]_2 ;
  output \outp_reg[4]_2 ;
  output \outp_reg[5]_2 ;
  output \outp_reg[6]_2 ;
  output \outp_reg[7]_2 ;
  output \outp_reg[8]_2 ;
  output \outp_reg[9]_5 ;
  output \outp_reg[9]_6 ;
  output \outp_reg[0]_3 ;
  output \outp_reg[1]_3 ;
  output \outp_reg[2]_3 ;
  output \outp_reg[0]_4 ;
  output \outp_reg[1]_4 ;
  output \outp_reg[2]_4 ;
  output \outp_reg[0]_5 ;
  output \outp_reg[1]_5 ;
  output \outp_reg[2]_5 ;
  output \outp_reg[3]_3 ;
  output \outp_reg[4]_3 ;
  output \outp_reg[5]_3 ;
  output \outp_reg[3]_4 ;
  output \outp_reg[4]_4 ;
  output \outp_reg[5]_4 ;
  output \outp_reg[3]_5 ;
  output \outp_reg[4]_5 ;
  output \outp_reg[5]_5 ;
  output \outp_reg[6]_3 ;
  output \outp_reg[7]_3 ;
  output \outp_reg[8]_3 ;
  output \outp_reg[6]_4 ;
  output \outp_reg[7]_4 ;
  output \outp_reg[8]_4 ;
  output \outp_reg[6]_5 ;
  output \outp_reg[7]_5 ;
  output \outp_reg[8]_5 ;
  output \outp_reg[9]_7 ;
  output \outp_reg[9]_8 ;
  output \outp_reg[9]_9 ;
  output \outp_reg[9]_10 ;
  output \outp_reg[9]_11 ;
  output \outp_reg[9]_12 ;
  output \outp_reg[0]_6 ;
  output \outp_reg[1]_6 ;
  output \outp_reg[2]_6 ;
  output \outp_reg[0]_7 ;
  output \outp_reg[1]_7 ;
  output \outp_reg[2]_7 ;
  output \outp_reg[0]_8 ;
  output \outp_reg[1]_8 ;
  output \outp_reg[2]_8 ;
  output \outp_reg[3]_6 ;
  output \outp_reg[4]_6 ;
  output \outp_reg[5]_6 ;
  output \outp_reg[3]_7 ;
  output \outp_reg[4]_7 ;
  output \outp_reg[5]_7 ;
  output \outp_reg[3]_8 ;
  output \outp_reg[4]_8 ;
  output \outp_reg[5]_8 ;
  output \outp_reg[6]_6 ;
  output \outp_reg[7]_6 ;
  output \outp_reg[8]_6 ;
  output \outp_reg[6]_7 ;
  output \outp_reg[7]_7 ;
  output \outp_reg[8]_7 ;
  output \outp_reg[6]_8 ;
  output \outp_reg[7]_8 ;
  output \outp_reg[8]_8 ;
  output \outp_reg[9]_13 ;
  output \outp_reg[9]_14 ;
  output \outp_reg[9]_15 ;
  output \outp_reg[9]_16 ;
  output \outp_reg[9]_17 ;
  output \outp_reg[9]_18 ;
  output \outp_reg[0]_9 ;
  output \outp_reg[1]_9 ;
  output \outp_reg[2]_9 ;
  output \outp_reg[0]_10 ;
  output \outp_reg[1]_10 ;
  output \outp_reg[2]_10 ;
  output \outp_reg[0]_11 ;
  output \outp_reg[1]_11 ;
  output \outp_reg[2]_11 ;
  output \outp_reg[3]_9 ;
  output \outp_reg[4]_9 ;
  output \outp_reg[5]_9 ;
  output \outp_reg[3]_10 ;
  output \outp_reg[4]_10 ;
  output \outp_reg[5]_10 ;
  output \outp_reg[3]_11 ;
  output \outp_reg[4]_11 ;
  output \outp_reg[5]_11 ;
  output \outp_reg[6]_9 ;
  output \outp_reg[7]_9 ;
  output \outp_reg[8]_9 ;
  output \outp_reg[6]_10 ;
  output \outp_reg[7]_10 ;
  output \outp_reg[8]_10 ;
  output \outp_reg[6]_11 ;
  output \outp_reg[7]_11 ;
  output \outp_reg[8]_11 ;
  output \outp_reg[9]_19 ;
  output \outp_reg[9]_20 ;
  output \outp_reg[9]_21 ;
  output \outp_reg[9]_22 ;
  output \outp_reg[9]_23 ;
  output \outp_reg[9]_24 ;
  output \outp_reg[0]_12 ;
  output \outp_reg[1]_12 ;
  output \outp_reg[2]_12 ;
  output \outp_reg[0]_13 ;
  output \outp_reg[1]_13 ;
  output \outp_reg[2]_13 ;
  output \outp_reg[0]_14 ;
  output \outp_reg[1]_14 ;
  output \outp_reg[2]_14 ;
  output \outp_reg[3]_12 ;
  output \outp_reg[4]_12 ;
  output \outp_reg[5]_12 ;
  output \outp_reg[3]_13 ;
  output \outp_reg[4]_13 ;
  output \outp_reg[5]_13 ;
  output \outp_reg[3]_14 ;
  output \outp_reg[4]_14 ;
  output \outp_reg[5]_14 ;
  output \outp_reg[6]_12 ;
  output \outp_reg[7]_12 ;
  output \outp_reg[8]_12 ;
  output \outp_reg[6]_13 ;
  output \outp_reg[7]_13 ;
  output \outp_reg[8]_13 ;
  output \outp_reg[6]_14 ;
  output \outp_reg[7]_14 ;
  output \outp_reg[8]_14 ;
  output \outp_reg[9]_25 ;
  output \outp_reg[9]_26 ;
  output \outp_reg[9]_27 ;
  output \outp_reg[9]_28 ;
  output \outp_reg[9]_29 ;
  output \outp_reg[9]_30 ;
  input sys_clk;
  input [10:0]acc_out;
  input we_obuf_reg;
  input [6:0]Q;
  input \addr_rd_obuf_reg[1]_rep ;
  input \addr_rd_obuf_reg[0]_rep ;
  input [5:0]ADDRD;
  input we_obuf_reg_0;
  input we_obuf_reg_1;
  input \addr_obuf_reg[9] ;
  input we_obuf_reg_2;
  input \addr_obuf_reg[9]_0 ;
  input \addr_obuf_reg[9]_1 ;
  input \addr_obuf_reg[9]_2 ;
  input we_obuf_reg_3;
  input \addr_obuf_reg[8] ;
  input \addr_obuf_reg[8]_0 ;
  input \addr_obuf_reg[8]_1 ;
  input \addr_obuf_reg[7] ;
  input [7:0]\addr_rd_obuf_reg[5] ;
  input \addr_obuf_reg[5]_rep ;
  input \addr_obuf_reg[4]_rep__0 ;
  input \addr_obuf_reg[3]_rep ;
  input \addr_obuf_reg[2]_rep__1 ;
  input [4:0]\addr_obuf_reg[5]_rep__0 ;
  input [5:0]\addr_rd_obuf_reg[3] ;
  input \addr_rd_obuf_reg[1]_rep__0 ;
  input [2:0]\addr_obuf_reg[2]_rep__0 ;
  input [5:0]\addr_rd_obuf_reg[5]_0 ;
  input \addr_rd_obuf_reg[0] ;
  input \addr_rd_obuf_reg[0]_0 ;
  input [0:0]\addr_obuf_reg[5]_rep__1 ;
  input [1:0]\addr_obuf_reg[4] ;

  wire [5:0]ADDRD;
  wire [6:0]Q;
  wire [10:0]acc_out;
  wire [2:0]\addr_obuf_reg[2]_rep__0 ;
  wire \addr_obuf_reg[2]_rep__1 ;
  wire \addr_obuf_reg[3]_rep ;
  wire [1:0]\addr_obuf_reg[4] ;
  wire \addr_obuf_reg[4]_rep__0 ;
  wire \addr_obuf_reg[5]_rep ;
  wire [4:0]\addr_obuf_reg[5]_rep__0 ;
  wire [0:0]\addr_obuf_reg[5]_rep__1 ;
  wire \addr_obuf_reg[7] ;
  wire \addr_obuf_reg[8] ;
  wire \addr_obuf_reg[8]_0 ;
  wire \addr_obuf_reg[8]_1 ;
  wire \addr_obuf_reg[9] ;
  wire \addr_obuf_reg[9]_0 ;
  wire \addr_obuf_reg[9]_1 ;
  wire \addr_obuf_reg[9]_2 ;
  wire \addr_rd_obuf_reg[0] ;
  wire \addr_rd_obuf_reg[0]_0 ;
  wire \addr_rd_obuf_reg[0]_rep ;
  wire \addr_rd_obuf_reg[1]_rep ;
  wire \addr_rd_obuf_reg[1]_rep__0 ;
  wire [5:0]\addr_rd_obuf_reg[3] ;
  wire [7:0]\addr_rd_obuf_reg[5] ;
  wire [5:0]\addr_rd_obuf_reg[5]_0 ;
  wire \outp_reg[0] ;
  wire \outp_reg[0]_0 ;
  wire \outp_reg[0]_1 ;
  wire \outp_reg[0]_10 ;
  wire \outp_reg[0]_11 ;
  wire \outp_reg[0]_12 ;
  wire \outp_reg[0]_13 ;
  wire \outp_reg[0]_14 ;
  wire \outp_reg[0]_2 ;
  wire \outp_reg[0]_3 ;
  wire \outp_reg[0]_4 ;
  wire \outp_reg[0]_5 ;
  wire \outp_reg[0]_6 ;
  wire \outp_reg[0]_7 ;
  wire \outp_reg[0]_8 ;
  wire \outp_reg[0]_9 ;
  wire \outp_reg[1] ;
  wire \outp_reg[1]_0 ;
  wire \outp_reg[1]_1 ;
  wire \outp_reg[1]_10 ;
  wire \outp_reg[1]_11 ;
  wire \outp_reg[1]_12 ;
  wire \outp_reg[1]_13 ;
  wire \outp_reg[1]_14 ;
  wire \outp_reg[1]_2 ;
  wire \outp_reg[1]_3 ;
  wire \outp_reg[1]_4 ;
  wire \outp_reg[1]_5 ;
  wire \outp_reg[1]_6 ;
  wire \outp_reg[1]_7 ;
  wire \outp_reg[1]_8 ;
  wire \outp_reg[1]_9 ;
  wire \outp_reg[2] ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[2]_1 ;
  wire \outp_reg[2]_10 ;
  wire \outp_reg[2]_11 ;
  wire \outp_reg[2]_12 ;
  wire \outp_reg[2]_13 ;
  wire \outp_reg[2]_14 ;
  wire \outp_reg[2]_2 ;
  wire \outp_reg[2]_3 ;
  wire \outp_reg[2]_4 ;
  wire \outp_reg[2]_5 ;
  wire \outp_reg[2]_6 ;
  wire \outp_reg[2]_7 ;
  wire \outp_reg[2]_8 ;
  wire \outp_reg[2]_9 ;
  wire \outp_reg[3] ;
  wire \outp_reg[3]_0 ;
  wire \outp_reg[3]_1 ;
  wire \outp_reg[3]_10 ;
  wire \outp_reg[3]_11 ;
  wire \outp_reg[3]_12 ;
  wire \outp_reg[3]_13 ;
  wire \outp_reg[3]_14 ;
  wire \outp_reg[3]_2 ;
  wire \outp_reg[3]_3 ;
  wire \outp_reg[3]_4 ;
  wire \outp_reg[3]_5 ;
  wire \outp_reg[3]_6 ;
  wire \outp_reg[3]_7 ;
  wire \outp_reg[3]_8 ;
  wire \outp_reg[3]_9 ;
  wire \outp_reg[4] ;
  wire \outp_reg[4]_0 ;
  wire \outp_reg[4]_1 ;
  wire \outp_reg[4]_10 ;
  wire \outp_reg[4]_11 ;
  wire \outp_reg[4]_12 ;
  wire \outp_reg[4]_13 ;
  wire \outp_reg[4]_14 ;
  wire \outp_reg[4]_2 ;
  wire \outp_reg[4]_3 ;
  wire \outp_reg[4]_4 ;
  wire \outp_reg[4]_5 ;
  wire \outp_reg[4]_6 ;
  wire \outp_reg[4]_7 ;
  wire \outp_reg[4]_8 ;
  wire \outp_reg[4]_9 ;
  wire \outp_reg[5] ;
  wire \outp_reg[5]_0 ;
  wire \outp_reg[5]_1 ;
  wire \outp_reg[5]_10 ;
  wire \outp_reg[5]_11 ;
  wire \outp_reg[5]_12 ;
  wire \outp_reg[5]_13 ;
  wire \outp_reg[5]_14 ;
  wire \outp_reg[5]_2 ;
  wire \outp_reg[5]_3 ;
  wire \outp_reg[5]_4 ;
  wire \outp_reg[5]_5 ;
  wire \outp_reg[5]_6 ;
  wire \outp_reg[5]_7 ;
  wire \outp_reg[5]_8 ;
  wire \outp_reg[5]_9 ;
  wire \outp_reg[6] ;
  wire \outp_reg[6]_0 ;
  wire \outp_reg[6]_1 ;
  wire \outp_reg[6]_10 ;
  wire \outp_reg[6]_11 ;
  wire \outp_reg[6]_12 ;
  wire \outp_reg[6]_13 ;
  wire \outp_reg[6]_14 ;
  wire \outp_reg[6]_2 ;
  wire \outp_reg[6]_3 ;
  wire \outp_reg[6]_4 ;
  wire \outp_reg[6]_5 ;
  wire \outp_reg[6]_6 ;
  wire \outp_reg[6]_7 ;
  wire \outp_reg[6]_8 ;
  wire \outp_reg[6]_9 ;
  wire \outp_reg[7] ;
  wire \outp_reg[7]_0 ;
  wire \outp_reg[7]_1 ;
  wire \outp_reg[7]_10 ;
  wire \outp_reg[7]_11 ;
  wire \outp_reg[7]_12 ;
  wire \outp_reg[7]_13 ;
  wire \outp_reg[7]_14 ;
  wire \outp_reg[7]_2 ;
  wire \outp_reg[7]_3 ;
  wire \outp_reg[7]_4 ;
  wire \outp_reg[7]_5 ;
  wire \outp_reg[7]_6 ;
  wire \outp_reg[7]_7 ;
  wire \outp_reg[7]_8 ;
  wire \outp_reg[7]_9 ;
  wire \outp_reg[8] ;
  wire \outp_reg[8]_0 ;
  wire \outp_reg[8]_1 ;
  wire \outp_reg[8]_10 ;
  wire \outp_reg[8]_11 ;
  wire \outp_reg[8]_12 ;
  wire \outp_reg[8]_13 ;
  wire \outp_reg[8]_14 ;
  wire \outp_reg[8]_2 ;
  wire \outp_reg[8]_3 ;
  wire \outp_reg[8]_4 ;
  wire \outp_reg[8]_5 ;
  wire \outp_reg[8]_6 ;
  wire \outp_reg[8]_7 ;
  wire \outp_reg[8]_8 ;
  wire \outp_reg[8]_9 ;
  wire \outp_reg[9] ;
  wire \outp_reg[9]_0 ;
  wire \outp_reg[9]_1 ;
  wire \outp_reg[9]_10 ;
  wire \outp_reg[9]_11 ;
  wire \outp_reg[9]_12 ;
  wire \outp_reg[9]_13 ;
  wire \outp_reg[9]_14 ;
  wire \outp_reg[9]_15 ;
  wire \outp_reg[9]_16 ;
  wire \outp_reg[9]_17 ;
  wire \outp_reg[9]_18 ;
  wire \outp_reg[9]_19 ;
  wire \outp_reg[9]_2 ;
  wire \outp_reg[9]_20 ;
  wire \outp_reg[9]_21 ;
  wire \outp_reg[9]_22 ;
  wire \outp_reg[9]_23 ;
  wire \outp_reg[9]_24 ;
  wire \outp_reg[9]_25 ;
  wire \outp_reg[9]_26 ;
  wire \outp_reg[9]_27 ;
  wire \outp_reg[9]_28 ;
  wire \outp_reg[9]_29 ;
  wire \outp_reg[9]_3 ;
  wire \outp_reg[9]_30 ;
  wire \outp_reg[9]_4 ;
  wire \outp_reg[9]_5 ;
  wire \outp_reg[9]_6 ;
  wire \outp_reg[9]_7 ;
  wire \outp_reg[9]_8 ;
  wire \outp_reg[9]_9 ;
  wire ram_reg_r1_0_63_0_2_n_0;
  wire ram_reg_r1_0_63_0_2_n_1;
  wire ram_reg_r1_0_63_0_2_n_2;
  wire ram_reg_r1_0_63_10_10_n_0;
  wire ram_reg_r1_0_63_3_5_n_0;
  wire ram_reg_r1_0_63_3_5_n_1;
  wire ram_reg_r1_0_63_3_5_n_2;
  wire ram_reg_r1_0_63_6_8_n_0;
  wire ram_reg_r1_0_63_6_8_n_1;
  wire ram_reg_r1_0_63_6_8_n_2;
  wire ram_reg_r1_0_63_9_9_n_0;
  wire ram_reg_r1_128_191_0_2_n_0;
  wire ram_reg_r1_128_191_0_2_n_1;
  wire ram_reg_r1_128_191_0_2_n_2;
  wire ram_reg_r1_128_191_10_10_n_0;
  wire ram_reg_r1_128_191_3_5_n_0;
  wire ram_reg_r1_128_191_3_5_n_1;
  wire ram_reg_r1_128_191_3_5_n_2;
  wire ram_reg_r1_128_191_6_8_n_0;
  wire ram_reg_r1_128_191_6_8_n_1;
  wire ram_reg_r1_128_191_6_8_n_2;
  wire ram_reg_r1_128_191_9_9_n_0;
  wire ram_reg_r1_192_255_0_2_n_0;
  wire ram_reg_r1_192_255_0_2_n_1;
  wire ram_reg_r1_192_255_0_2_n_2;
  wire ram_reg_r1_192_255_10_10_n_0;
  wire ram_reg_r1_192_255_3_5_n_0;
  wire ram_reg_r1_192_255_3_5_n_1;
  wire ram_reg_r1_192_255_3_5_n_2;
  wire ram_reg_r1_192_255_6_8_n_0;
  wire ram_reg_r1_192_255_6_8_n_1;
  wire ram_reg_r1_192_255_6_8_n_2;
  wire ram_reg_r1_192_255_9_9_n_0;
  wire ram_reg_r1_256_319_0_2_n_0;
  wire ram_reg_r1_256_319_0_2_n_1;
  wire ram_reg_r1_256_319_0_2_n_2;
  wire ram_reg_r1_256_319_10_10_n_0;
  wire ram_reg_r1_256_319_3_5_n_0;
  wire ram_reg_r1_256_319_3_5_n_1;
  wire ram_reg_r1_256_319_3_5_n_2;
  wire ram_reg_r1_256_319_6_8_n_0;
  wire ram_reg_r1_256_319_6_8_n_1;
  wire ram_reg_r1_256_319_6_8_n_2;
  wire ram_reg_r1_256_319_9_9_n_0;
  wire ram_reg_r1_320_383_0_2_n_0;
  wire ram_reg_r1_320_383_0_2_n_1;
  wire ram_reg_r1_320_383_0_2_n_2;
  wire ram_reg_r1_320_383_10_10_n_0;
  wire ram_reg_r1_320_383_3_5_n_0;
  wire ram_reg_r1_320_383_3_5_n_1;
  wire ram_reg_r1_320_383_3_5_n_2;
  wire ram_reg_r1_320_383_6_8_n_0;
  wire ram_reg_r1_320_383_6_8_n_1;
  wire ram_reg_r1_320_383_6_8_n_2;
  wire ram_reg_r1_320_383_9_9_n_0;
  wire ram_reg_r1_384_447_0_2_n_0;
  wire ram_reg_r1_384_447_0_2_n_1;
  wire ram_reg_r1_384_447_0_2_n_2;
  wire ram_reg_r1_384_447_10_10_n_0;
  wire ram_reg_r1_384_447_3_5_n_0;
  wire ram_reg_r1_384_447_3_5_n_1;
  wire ram_reg_r1_384_447_3_5_n_2;
  wire ram_reg_r1_384_447_6_8_n_0;
  wire ram_reg_r1_384_447_6_8_n_1;
  wire ram_reg_r1_384_447_6_8_n_2;
  wire ram_reg_r1_384_447_9_9_n_0;
  wire ram_reg_r1_448_511_0_2_n_0;
  wire ram_reg_r1_448_511_0_2_n_1;
  wire ram_reg_r1_448_511_0_2_n_2;
  wire ram_reg_r1_448_511_10_10_n_0;
  wire ram_reg_r1_448_511_3_5_n_0;
  wire ram_reg_r1_448_511_3_5_n_1;
  wire ram_reg_r1_448_511_3_5_n_2;
  wire ram_reg_r1_448_511_6_8_n_0;
  wire ram_reg_r1_448_511_6_8_n_1;
  wire ram_reg_r1_448_511_6_8_n_2;
  wire ram_reg_r1_448_511_9_9_n_0;
  wire ram_reg_r1_512_575_0_2_n_0;
  wire ram_reg_r1_512_575_0_2_n_1;
  wire ram_reg_r1_512_575_0_2_n_2;
  wire ram_reg_r1_512_575_10_10_n_0;
  wire ram_reg_r1_512_575_3_5_n_0;
  wire ram_reg_r1_512_575_3_5_n_1;
  wire ram_reg_r1_512_575_3_5_n_2;
  wire ram_reg_r1_512_575_6_8_n_0;
  wire ram_reg_r1_512_575_6_8_n_1;
  wire ram_reg_r1_512_575_6_8_n_2;
  wire ram_reg_r1_512_575_9_9_n_0;
  wire ram_reg_r1_576_639_0_2_n_0;
  wire ram_reg_r1_576_639_0_2_n_1;
  wire ram_reg_r1_576_639_0_2_n_2;
  wire ram_reg_r1_576_639_10_10_n_0;
  wire ram_reg_r1_576_639_3_5_n_0;
  wire ram_reg_r1_576_639_3_5_n_1;
  wire ram_reg_r1_576_639_3_5_n_2;
  wire ram_reg_r1_576_639_6_8_n_0;
  wire ram_reg_r1_576_639_6_8_n_1;
  wire ram_reg_r1_576_639_6_8_n_2;
  wire ram_reg_r1_576_639_9_9_n_0;
  wire ram_reg_r1_640_703_0_2_n_0;
  wire ram_reg_r1_640_703_0_2_n_1;
  wire ram_reg_r1_640_703_0_2_n_2;
  wire ram_reg_r1_640_703_10_10_n_0;
  wire ram_reg_r1_640_703_3_5_n_0;
  wire ram_reg_r1_640_703_3_5_n_1;
  wire ram_reg_r1_640_703_3_5_n_2;
  wire ram_reg_r1_640_703_6_8_n_0;
  wire ram_reg_r1_640_703_6_8_n_1;
  wire ram_reg_r1_640_703_6_8_n_2;
  wire ram_reg_r1_640_703_9_9_n_0;
  wire ram_reg_r1_64_127_0_2_n_0;
  wire ram_reg_r1_64_127_0_2_n_1;
  wire ram_reg_r1_64_127_0_2_n_2;
  wire ram_reg_r1_64_127_10_10_n_0;
  wire ram_reg_r1_64_127_3_5_n_0;
  wire ram_reg_r1_64_127_3_5_n_1;
  wire ram_reg_r1_64_127_3_5_n_2;
  wire ram_reg_r1_64_127_6_8_n_0;
  wire ram_reg_r1_64_127_6_8_n_1;
  wire ram_reg_r1_64_127_6_8_n_2;
  wire ram_reg_r1_64_127_9_9_n_0;
  wire ram_reg_r1_704_767_0_2_n_0;
  wire ram_reg_r1_704_767_0_2_n_1;
  wire ram_reg_r1_704_767_0_2_n_2;
  wire ram_reg_r1_704_767_10_10_n_0;
  wire ram_reg_r1_704_767_3_5_n_0;
  wire ram_reg_r1_704_767_3_5_n_1;
  wire ram_reg_r1_704_767_3_5_n_2;
  wire ram_reg_r1_704_767_6_8_n_0;
  wire ram_reg_r1_704_767_6_8_n_1;
  wire ram_reg_r1_704_767_6_8_n_2;
  wire ram_reg_r1_704_767_9_9_n_0;
  wire ram_reg_r2_0_63_0_2_n_0;
  wire ram_reg_r2_0_63_0_2_n_1;
  wire ram_reg_r2_0_63_0_2_n_2;
  wire ram_reg_r2_0_63_10_10_n_0;
  wire ram_reg_r2_0_63_3_5_n_0;
  wire ram_reg_r2_0_63_3_5_n_1;
  wire ram_reg_r2_0_63_3_5_n_2;
  wire ram_reg_r2_0_63_6_8_n_0;
  wire ram_reg_r2_0_63_6_8_n_1;
  wire ram_reg_r2_0_63_6_8_n_2;
  wire ram_reg_r2_0_63_9_9_n_0;
  wire ram_reg_r2_128_191_0_2_n_0;
  wire ram_reg_r2_128_191_0_2_n_1;
  wire ram_reg_r2_128_191_0_2_n_2;
  wire ram_reg_r2_128_191_10_10_n_0;
  wire ram_reg_r2_128_191_3_5_n_0;
  wire ram_reg_r2_128_191_3_5_n_1;
  wire ram_reg_r2_128_191_3_5_n_2;
  wire ram_reg_r2_128_191_6_8_n_0;
  wire ram_reg_r2_128_191_6_8_n_1;
  wire ram_reg_r2_128_191_6_8_n_2;
  wire ram_reg_r2_128_191_9_9_n_0;
  wire ram_reg_r2_192_255_0_2_n_0;
  wire ram_reg_r2_192_255_0_2_n_1;
  wire ram_reg_r2_192_255_0_2_n_2;
  wire ram_reg_r2_192_255_10_10_n_0;
  wire ram_reg_r2_192_255_3_5_n_0;
  wire ram_reg_r2_192_255_3_5_n_1;
  wire ram_reg_r2_192_255_3_5_n_2;
  wire ram_reg_r2_192_255_6_8_n_0;
  wire ram_reg_r2_192_255_6_8_n_1;
  wire ram_reg_r2_192_255_6_8_n_2;
  wire ram_reg_r2_192_255_9_9_n_0;
  wire ram_reg_r2_256_319_0_2_n_0;
  wire ram_reg_r2_256_319_0_2_n_1;
  wire ram_reg_r2_256_319_0_2_n_2;
  wire ram_reg_r2_256_319_10_10_n_0;
  wire ram_reg_r2_256_319_3_5_n_0;
  wire ram_reg_r2_256_319_3_5_n_1;
  wire ram_reg_r2_256_319_3_5_n_2;
  wire ram_reg_r2_256_319_6_8_n_0;
  wire ram_reg_r2_256_319_6_8_n_1;
  wire ram_reg_r2_256_319_6_8_n_2;
  wire ram_reg_r2_256_319_9_9_n_0;
  wire ram_reg_r2_320_383_0_2_n_0;
  wire ram_reg_r2_320_383_0_2_n_1;
  wire ram_reg_r2_320_383_0_2_n_2;
  wire ram_reg_r2_320_383_10_10_n_0;
  wire ram_reg_r2_320_383_3_5_n_0;
  wire ram_reg_r2_320_383_3_5_n_1;
  wire ram_reg_r2_320_383_3_5_n_2;
  wire ram_reg_r2_320_383_6_8_n_0;
  wire ram_reg_r2_320_383_6_8_n_1;
  wire ram_reg_r2_320_383_6_8_n_2;
  wire ram_reg_r2_320_383_9_9_n_0;
  wire ram_reg_r2_384_447_0_2_n_0;
  wire ram_reg_r2_384_447_0_2_n_1;
  wire ram_reg_r2_384_447_0_2_n_2;
  wire ram_reg_r2_384_447_10_10_n_0;
  wire ram_reg_r2_384_447_3_5_n_0;
  wire ram_reg_r2_384_447_3_5_n_1;
  wire ram_reg_r2_384_447_3_5_n_2;
  wire ram_reg_r2_384_447_6_8_n_0;
  wire ram_reg_r2_384_447_6_8_n_1;
  wire ram_reg_r2_384_447_6_8_n_2;
  wire ram_reg_r2_384_447_9_9_n_0;
  wire ram_reg_r2_448_511_0_2_n_0;
  wire ram_reg_r2_448_511_0_2_n_1;
  wire ram_reg_r2_448_511_0_2_n_2;
  wire ram_reg_r2_448_511_10_10_n_0;
  wire ram_reg_r2_448_511_3_5_n_0;
  wire ram_reg_r2_448_511_3_5_n_1;
  wire ram_reg_r2_448_511_3_5_n_2;
  wire ram_reg_r2_448_511_6_8_n_0;
  wire ram_reg_r2_448_511_6_8_n_1;
  wire ram_reg_r2_448_511_6_8_n_2;
  wire ram_reg_r2_448_511_9_9_n_0;
  wire ram_reg_r2_512_575_0_2_n_0;
  wire ram_reg_r2_512_575_0_2_n_1;
  wire ram_reg_r2_512_575_0_2_n_2;
  wire ram_reg_r2_512_575_10_10_n_0;
  wire ram_reg_r2_512_575_3_5_n_0;
  wire ram_reg_r2_512_575_3_5_n_1;
  wire ram_reg_r2_512_575_3_5_n_2;
  wire ram_reg_r2_512_575_6_8_n_0;
  wire ram_reg_r2_512_575_6_8_n_1;
  wire ram_reg_r2_512_575_6_8_n_2;
  wire ram_reg_r2_512_575_9_9_n_0;
  wire ram_reg_r2_576_639_0_2_n_0;
  wire ram_reg_r2_576_639_0_2_n_1;
  wire ram_reg_r2_576_639_0_2_n_2;
  wire ram_reg_r2_576_639_10_10_n_0;
  wire ram_reg_r2_576_639_3_5_n_0;
  wire ram_reg_r2_576_639_3_5_n_1;
  wire ram_reg_r2_576_639_3_5_n_2;
  wire ram_reg_r2_576_639_6_8_n_0;
  wire ram_reg_r2_576_639_6_8_n_1;
  wire ram_reg_r2_576_639_6_8_n_2;
  wire ram_reg_r2_576_639_9_9_n_0;
  wire ram_reg_r2_640_703_0_2_n_0;
  wire ram_reg_r2_640_703_0_2_n_1;
  wire ram_reg_r2_640_703_0_2_n_2;
  wire ram_reg_r2_640_703_10_10_n_0;
  wire ram_reg_r2_640_703_3_5_n_0;
  wire ram_reg_r2_640_703_3_5_n_1;
  wire ram_reg_r2_640_703_3_5_n_2;
  wire ram_reg_r2_640_703_6_8_n_0;
  wire ram_reg_r2_640_703_6_8_n_1;
  wire ram_reg_r2_640_703_6_8_n_2;
  wire ram_reg_r2_640_703_9_9_n_0;
  wire ram_reg_r2_64_127_0_2_n_0;
  wire ram_reg_r2_64_127_0_2_n_1;
  wire ram_reg_r2_64_127_0_2_n_2;
  wire ram_reg_r2_64_127_10_10_n_0;
  wire ram_reg_r2_64_127_3_5_n_0;
  wire ram_reg_r2_64_127_3_5_n_1;
  wire ram_reg_r2_64_127_3_5_n_2;
  wire ram_reg_r2_64_127_6_8_n_0;
  wire ram_reg_r2_64_127_6_8_n_1;
  wire ram_reg_r2_64_127_6_8_n_2;
  wire ram_reg_r2_64_127_9_9_n_0;
  wire ram_reg_r2_704_767_0_2_n_0;
  wire ram_reg_r2_704_767_0_2_n_1;
  wire ram_reg_r2_704_767_0_2_n_2;
  wire ram_reg_r2_704_767_10_10_n_0;
  wire ram_reg_r2_704_767_3_5_n_0;
  wire ram_reg_r2_704_767_3_5_n_1;
  wire ram_reg_r2_704_767_3_5_n_2;
  wire ram_reg_r2_704_767_6_8_n_0;
  wire ram_reg_r2_704_767_6_8_n_1;
  wire ram_reg_r2_704_767_6_8_n_2;
  wire ram_reg_r2_704_767_9_9_n_0;
  wire ram_reg_r3_0_63_0_2_n_0;
  wire ram_reg_r3_0_63_0_2_n_1;
  wire ram_reg_r3_0_63_0_2_n_2;
  wire ram_reg_r3_0_63_10_10_n_0;
  wire ram_reg_r3_0_63_3_5_n_0;
  wire ram_reg_r3_0_63_3_5_n_1;
  wire ram_reg_r3_0_63_3_5_n_2;
  wire ram_reg_r3_0_63_6_8_n_0;
  wire ram_reg_r3_0_63_6_8_n_1;
  wire ram_reg_r3_0_63_6_8_n_2;
  wire ram_reg_r3_0_63_9_9_n_0;
  wire ram_reg_r3_128_191_0_2_n_0;
  wire ram_reg_r3_128_191_0_2_n_1;
  wire ram_reg_r3_128_191_0_2_n_2;
  wire ram_reg_r3_128_191_10_10_n_0;
  wire ram_reg_r3_128_191_3_5_n_0;
  wire ram_reg_r3_128_191_3_5_n_1;
  wire ram_reg_r3_128_191_3_5_n_2;
  wire ram_reg_r3_128_191_6_8_n_0;
  wire ram_reg_r3_128_191_6_8_n_1;
  wire ram_reg_r3_128_191_6_8_n_2;
  wire ram_reg_r3_128_191_9_9_n_0;
  wire ram_reg_r3_192_255_0_2_n_0;
  wire ram_reg_r3_192_255_0_2_n_1;
  wire ram_reg_r3_192_255_0_2_n_2;
  wire ram_reg_r3_192_255_10_10_n_0;
  wire ram_reg_r3_192_255_3_5_n_0;
  wire ram_reg_r3_192_255_3_5_n_1;
  wire ram_reg_r3_192_255_3_5_n_2;
  wire ram_reg_r3_192_255_6_8_n_0;
  wire ram_reg_r3_192_255_6_8_n_1;
  wire ram_reg_r3_192_255_6_8_n_2;
  wire ram_reg_r3_192_255_9_9_n_0;
  wire ram_reg_r3_256_319_0_2_n_0;
  wire ram_reg_r3_256_319_0_2_n_1;
  wire ram_reg_r3_256_319_0_2_n_2;
  wire ram_reg_r3_256_319_10_10_n_0;
  wire ram_reg_r3_256_319_3_5_n_0;
  wire ram_reg_r3_256_319_3_5_n_1;
  wire ram_reg_r3_256_319_3_5_n_2;
  wire ram_reg_r3_256_319_6_8_n_0;
  wire ram_reg_r3_256_319_6_8_n_1;
  wire ram_reg_r3_256_319_6_8_n_2;
  wire ram_reg_r3_256_319_9_9_n_0;
  wire ram_reg_r3_320_383_0_2_n_0;
  wire ram_reg_r3_320_383_0_2_n_1;
  wire ram_reg_r3_320_383_0_2_n_2;
  wire ram_reg_r3_320_383_10_10_n_0;
  wire ram_reg_r3_320_383_3_5_n_0;
  wire ram_reg_r3_320_383_3_5_n_1;
  wire ram_reg_r3_320_383_3_5_n_2;
  wire ram_reg_r3_320_383_6_8_n_0;
  wire ram_reg_r3_320_383_6_8_n_1;
  wire ram_reg_r3_320_383_6_8_n_2;
  wire ram_reg_r3_320_383_9_9_n_0;
  wire ram_reg_r3_384_447_0_2_n_0;
  wire ram_reg_r3_384_447_0_2_n_1;
  wire ram_reg_r3_384_447_0_2_n_2;
  wire ram_reg_r3_384_447_10_10_n_0;
  wire ram_reg_r3_384_447_3_5_n_0;
  wire ram_reg_r3_384_447_3_5_n_1;
  wire ram_reg_r3_384_447_3_5_n_2;
  wire ram_reg_r3_384_447_6_8_n_0;
  wire ram_reg_r3_384_447_6_8_n_1;
  wire ram_reg_r3_384_447_6_8_n_2;
  wire ram_reg_r3_384_447_9_9_n_0;
  wire ram_reg_r3_448_511_0_2_n_0;
  wire ram_reg_r3_448_511_0_2_n_1;
  wire ram_reg_r3_448_511_0_2_n_2;
  wire ram_reg_r3_448_511_10_10_n_0;
  wire ram_reg_r3_448_511_3_5_n_0;
  wire ram_reg_r3_448_511_3_5_n_1;
  wire ram_reg_r3_448_511_3_5_n_2;
  wire ram_reg_r3_448_511_6_8_n_0;
  wire ram_reg_r3_448_511_6_8_n_1;
  wire ram_reg_r3_448_511_6_8_n_2;
  wire ram_reg_r3_448_511_9_9_n_0;
  wire ram_reg_r3_512_575_0_2_n_0;
  wire ram_reg_r3_512_575_0_2_n_1;
  wire ram_reg_r3_512_575_0_2_n_2;
  wire ram_reg_r3_512_575_10_10_n_0;
  wire ram_reg_r3_512_575_3_5_n_0;
  wire ram_reg_r3_512_575_3_5_n_1;
  wire ram_reg_r3_512_575_3_5_n_2;
  wire ram_reg_r3_512_575_6_8_n_0;
  wire ram_reg_r3_512_575_6_8_n_1;
  wire ram_reg_r3_512_575_6_8_n_2;
  wire ram_reg_r3_512_575_9_9_n_0;
  wire ram_reg_r3_576_639_0_2_n_0;
  wire ram_reg_r3_576_639_0_2_n_1;
  wire ram_reg_r3_576_639_0_2_n_2;
  wire ram_reg_r3_576_639_10_10_n_0;
  wire ram_reg_r3_576_639_3_5_n_0;
  wire ram_reg_r3_576_639_3_5_n_1;
  wire ram_reg_r3_576_639_3_5_n_2;
  wire ram_reg_r3_576_639_6_8_n_0;
  wire ram_reg_r3_576_639_6_8_n_1;
  wire ram_reg_r3_576_639_6_8_n_2;
  wire ram_reg_r3_576_639_9_9_n_0;
  wire ram_reg_r3_640_703_0_2_n_0;
  wire ram_reg_r3_640_703_0_2_n_1;
  wire ram_reg_r3_640_703_0_2_n_2;
  wire ram_reg_r3_640_703_10_10_n_0;
  wire ram_reg_r3_640_703_3_5_n_0;
  wire ram_reg_r3_640_703_3_5_n_1;
  wire ram_reg_r3_640_703_3_5_n_2;
  wire ram_reg_r3_640_703_6_8_n_0;
  wire ram_reg_r3_640_703_6_8_n_1;
  wire ram_reg_r3_640_703_6_8_n_2;
  wire ram_reg_r3_640_703_9_9_n_0;
  wire ram_reg_r3_64_127_0_2_n_0;
  wire ram_reg_r3_64_127_0_2_n_1;
  wire ram_reg_r3_64_127_0_2_n_2;
  wire ram_reg_r3_64_127_10_10_n_0;
  wire ram_reg_r3_64_127_3_5_n_0;
  wire ram_reg_r3_64_127_3_5_n_1;
  wire ram_reg_r3_64_127_3_5_n_2;
  wire ram_reg_r3_64_127_6_8_n_0;
  wire ram_reg_r3_64_127_6_8_n_1;
  wire ram_reg_r3_64_127_6_8_n_2;
  wire ram_reg_r3_64_127_9_9_n_0;
  wire ram_reg_r3_704_767_0_2_n_0;
  wire ram_reg_r3_704_767_0_2_n_1;
  wire ram_reg_r3_704_767_0_2_n_2;
  wire ram_reg_r3_704_767_10_10_n_0;
  wire ram_reg_r3_704_767_3_5_n_0;
  wire ram_reg_r3_704_767_3_5_n_1;
  wire ram_reg_r3_704_767_3_5_n_2;
  wire ram_reg_r3_704_767_6_8_n_0;
  wire ram_reg_r3_704_767_6_8_n_1;
  wire ram_reg_r3_704_767_6_8_n_2;
  wire ram_reg_r3_704_767_9_9_n_0;
  wire ram_reg_r4_0_63_0_2_n_0;
  wire ram_reg_r4_0_63_0_2_n_1;
  wire ram_reg_r4_0_63_0_2_n_2;
  wire ram_reg_r4_0_63_10_10_n_0;
  wire ram_reg_r4_0_63_3_5_n_0;
  wire ram_reg_r4_0_63_3_5_n_1;
  wire ram_reg_r4_0_63_3_5_n_2;
  wire ram_reg_r4_0_63_6_8_n_0;
  wire ram_reg_r4_0_63_6_8_n_1;
  wire ram_reg_r4_0_63_6_8_n_2;
  wire ram_reg_r4_0_63_9_9_n_0;
  wire ram_reg_r4_128_191_0_2_n_0;
  wire ram_reg_r4_128_191_0_2_n_1;
  wire ram_reg_r4_128_191_0_2_n_2;
  wire ram_reg_r4_128_191_10_10_n_0;
  wire ram_reg_r4_128_191_3_5_n_0;
  wire ram_reg_r4_128_191_3_5_n_1;
  wire ram_reg_r4_128_191_3_5_n_2;
  wire ram_reg_r4_128_191_6_8_n_0;
  wire ram_reg_r4_128_191_6_8_n_1;
  wire ram_reg_r4_128_191_6_8_n_2;
  wire ram_reg_r4_128_191_9_9_n_0;
  wire ram_reg_r4_192_255_0_2_n_0;
  wire ram_reg_r4_192_255_0_2_n_1;
  wire ram_reg_r4_192_255_0_2_n_2;
  wire ram_reg_r4_192_255_10_10_n_0;
  wire ram_reg_r4_192_255_3_5_n_0;
  wire ram_reg_r4_192_255_3_5_n_1;
  wire ram_reg_r4_192_255_3_5_n_2;
  wire ram_reg_r4_192_255_6_8_n_0;
  wire ram_reg_r4_192_255_6_8_n_1;
  wire ram_reg_r4_192_255_6_8_n_2;
  wire ram_reg_r4_192_255_9_9_n_0;
  wire ram_reg_r4_256_319_0_2_n_0;
  wire ram_reg_r4_256_319_0_2_n_1;
  wire ram_reg_r4_256_319_0_2_n_2;
  wire ram_reg_r4_256_319_10_10_n_0;
  wire ram_reg_r4_256_319_3_5_n_0;
  wire ram_reg_r4_256_319_3_5_n_1;
  wire ram_reg_r4_256_319_3_5_n_2;
  wire ram_reg_r4_256_319_6_8_n_0;
  wire ram_reg_r4_256_319_6_8_n_1;
  wire ram_reg_r4_256_319_6_8_n_2;
  wire ram_reg_r4_256_319_9_9_n_0;
  wire ram_reg_r4_320_383_0_2_n_0;
  wire ram_reg_r4_320_383_0_2_n_1;
  wire ram_reg_r4_320_383_0_2_n_2;
  wire ram_reg_r4_320_383_10_10_n_0;
  wire ram_reg_r4_320_383_3_5_n_0;
  wire ram_reg_r4_320_383_3_5_n_1;
  wire ram_reg_r4_320_383_3_5_n_2;
  wire ram_reg_r4_320_383_6_8_n_0;
  wire ram_reg_r4_320_383_6_8_n_1;
  wire ram_reg_r4_320_383_6_8_n_2;
  wire ram_reg_r4_320_383_9_9_n_0;
  wire ram_reg_r4_384_447_0_2_n_0;
  wire ram_reg_r4_384_447_0_2_n_1;
  wire ram_reg_r4_384_447_0_2_n_2;
  wire ram_reg_r4_384_447_10_10_n_0;
  wire ram_reg_r4_384_447_3_5_n_0;
  wire ram_reg_r4_384_447_3_5_n_1;
  wire ram_reg_r4_384_447_3_5_n_2;
  wire ram_reg_r4_384_447_6_8_n_0;
  wire ram_reg_r4_384_447_6_8_n_1;
  wire ram_reg_r4_384_447_6_8_n_2;
  wire ram_reg_r4_384_447_9_9_n_0;
  wire ram_reg_r4_448_511_0_2_n_0;
  wire ram_reg_r4_448_511_0_2_n_1;
  wire ram_reg_r4_448_511_0_2_n_2;
  wire ram_reg_r4_448_511_10_10_n_0;
  wire ram_reg_r4_448_511_3_5_n_0;
  wire ram_reg_r4_448_511_3_5_n_1;
  wire ram_reg_r4_448_511_3_5_n_2;
  wire ram_reg_r4_448_511_6_8_n_0;
  wire ram_reg_r4_448_511_6_8_n_1;
  wire ram_reg_r4_448_511_6_8_n_2;
  wire ram_reg_r4_448_511_9_9_n_0;
  wire ram_reg_r4_512_575_0_2_n_0;
  wire ram_reg_r4_512_575_0_2_n_1;
  wire ram_reg_r4_512_575_0_2_n_2;
  wire ram_reg_r4_512_575_10_10_n_0;
  wire ram_reg_r4_512_575_3_5_n_0;
  wire ram_reg_r4_512_575_3_5_n_1;
  wire ram_reg_r4_512_575_3_5_n_2;
  wire ram_reg_r4_512_575_6_8_n_0;
  wire ram_reg_r4_512_575_6_8_n_1;
  wire ram_reg_r4_512_575_6_8_n_2;
  wire ram_reg_r4_512_575_9_9_n_0;
  wire ram_reg_r4_576_639_0_2_n_0;
  wire ram_reg_r4_576_639_0_2_n_1;
  wire ram_reg_r4_576_639_0_2_n_2;
  wire ram_reg_r4_576_639_10_10_n_0;
  wire ram_reg_r4_576_639_3_5_n_0;
  wire ram_reg_r4_576_639_3_5_n_1;
  wire ram_reg_r4_576_639_3_5_n_2;
  wire ram_reg_r4_576_639_6_8_n_0;
  wire ram_reg_r4_576_639_6_8_n_1;
  wire ram_reg_r4_576_639_6_8_n_2;
  wire ram_reg_r4_576_639_9_9_n_0;
  wire ram_reg_r4_640_703_0_2_n_0;
  wire ram_reg_r4_640_703_0_2_n_1;
  wire ram_reg_r4_640_703_0_2_n_2;
  wire ram_reg_r4_640_703_10_10_n_0;
  wire ram_reg_r4_640_703_3_5_n_0;
  wire ram_reg_r4_640_703_3_5_n_1;
  wire ram_reg_r4_640_703_3_5_n_2;
  wire ram_reg_r4_640_703_6_8_n_0;
  wire ram_reg_r4_640_703_6_8_n_1;
  wire ram_reg_r4_640_703_6_8_n_2;
  wire ram_reg_r4_640_703_9_9_n_0;
  wire ram_reg_r4_64_127_0_2_n_0;
  wire ram_reg_r4_64_127_0_2_n_1;
  wire ram_reg_r4_64_127_0_2_n_2;
  wire ram_reg_r4_64_127_10_10_n_0;
  wire ram_reg_r4_64_127_3_5_n_0;
  wire ram_reg_r4_64_127_3_5_n_1;
  wire ram_reg_r4_64_127_3_5_n_2;
  wire ram_reg_r4_64_127_6_8_n_0;
  wire ram_reg_r4_64_127_6_8_n_1;
  wire ram_reg_r4_64_127_6_8_n_2;
  wire ram_reg_r4_64_127_9_9_n_0;
  wire ram_reg_r4_704_767_0_2_n_0;
  wire ram_reg_r4_704_767_0_2_n_1;
  wire ram_reg_r4_704_767_0_2_n_2;
  wire ram_reg_r4_704_767_10_10_n_0;
  wire ram_reg_r4_704_767_3_5_n_0;
  wire ram_reg_r4_704_767_3_5_n_1;
  wire ram_reg_r4_704_767_3_5_n_2;
  wire ram_reg_r4_704_767_6_8_n_0;
  wire ram_reg_r4_704_767_6_8_n_1;
  wire ram_reg_r4_704_767_6_8_n_2;
  wire ram_reg_r4_704_767_9_9_n_0;
  wire sys_clk;
  wire we_obuf_reg;
  wire we_obuf_reg_0;
  wire we_obuf_reg_1;
  wire we_obuf_reg_2;
  wire we_obuf_reg_3;
  wire NLW_ram_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_0_63_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_0_63_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_128_191_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_128_191_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_192_255_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_192_255_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_256_319_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_256_319_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_320_383_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_320_383_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_384_447_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_384_447_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_448_511_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_448_511_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_512_575_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_512_575_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_576_639_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_576_639_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_640_703_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_640_703_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_64_127_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_64_127_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_704_767_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_704_767_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_768_831_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r1_768_831_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_0_63_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_0_63_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_128_191_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_128_191_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_192_255_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_192_255_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_256_319_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_256_319_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_320_383_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_320_383_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_384_447_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_384_447_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_448_511_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_448_511_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_512_575_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_512_575_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_576_639_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_576_639_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_640_703_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_640_703_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_64_127_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_64_127_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_704_767_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_704_767_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_768_831_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r2_768_831_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_0_63_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_0_63_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_128_191_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_128_191_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_192_255_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_192_255_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_256_319_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_256_319_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_320_383_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_320_383_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_384_447_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_384_447_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_448_511_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_448_511_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_512_575_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_512_575_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_576_639_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_576_639_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_640_703_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_640_703_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_64_127_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_64_127_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_704_767_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_704_767_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_768_831_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r3_768_831_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_0_63_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_0_63_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_128_191_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_128_191_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_192_255_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_192_255_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_256_319_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_256_319_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_320_383_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_320_383_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_384_447_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_384_447_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_448_511_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_448_511_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_512_575_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_512_575_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_576_639_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_576_639_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_640_703_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_640_703_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_64_127_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_64_127_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_704_767_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_704_767_9_9_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_768_831_10_10_SPO_UNCONNECTED;
  wire NLW_ram_reg_r4_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_r4_768_831_9_9_SPO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_2 
       (.I0(ram_reg_r1_192_255_0_2_n_0),
        .I1(ram_reg_r1_128_191_0_2_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_0_2_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_0_2_n_0),
        .O(\outp_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_2__0 
       (.I0(ram_reg_r2_192_255_0_2_n_0),
        .I1(ram_reg_r2_128_191_0_2_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_0_2_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_0_2_n_0),
        .O(\outp_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_2__1 
       (.I0(ram_reg_r3_192_255_0_2_n_0),
        .I1(ram_reg_r3_128_191_0_2_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_0_2_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_0_2_n_0),
        .O(\outp_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_2__2 
       (.I0(ram_reg_r4_192_255_0_2_n_0),
        .I1(ram_reg_r4_128_191_0_2_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_0_2_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_0_2_n_0),
        .O(\outp_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_3 
       (.I0(ram_reg_r1_448_511_0_2_n_0),
        .I1(ram_reg_r1_384_447_0_2_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_0_2_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_0_2_n_0),
        .O(\outp_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_3__0 
       (.I0(ram_reg_r2_448_511_0_2_n_0),
        .I1(ram_reg_r2_384_447_0_2_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_0_2_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_0_2_n_0),
        .O(\outp_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_3__1 
       (.I0(ram_reg_r3_448_511_0_2_n_0),
        .I1(ram_reg_r3_384_447_0_2_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_0_2_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_0_2_n_0),
        .O(\outp_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_3__2 
       (.I0(ram_reg_r4_448_511_0_2_n_0),
        .I1(ram_reg_r4_384_447_0_2_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_0_2_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_0_2_n_0),
        .O(\outp_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_5 
       (.I0(ram_reg_r1_704_767_0_2_n_0),
        .I1(ram_reg_r1_640_703_0_2_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_0_2_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_0_2_n_0),
        .O(\outp_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_5__0 
       (.I0(ram_reg_r2_704_767_0_2_n_0),
        .I1(ram_reg_r2_640_703_0_2_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_0_2_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_0_2_n_0),
        .O(\outp_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_5__1 
       (.I0(ram_reg_r3_704_767_0_2_n_0),
        .I1(ram_reg_r3_640_703_0_2_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_0_2_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_0_2_n_0),
        .O(\outp_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[0]_i_5__2 
       (.I0(ram_reg_r4_704_767_0_2_n_0),
        .I1(ram_reg_r4_640_703_0_2_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_0_2_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_0_2_n_0),
        .O(\outp_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_2 
       (.I0(ram_reg_r1_192_255_0_2_n_1),
        .I1(ram_reg_r1_128_191_0_2_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_0_2_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_0_2_n_1),
        .O(\outp_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_2__0 
       (.I0(ram_reg_r2_192_255_0_2_n_1),
        .I1(ram_reg_r2_128_191_0_2_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_0_2_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_0_2_n_1),
        .O(\outp_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_2__1 
       (.I0(ram_reg_r3_192_255_0_2_n_1),
        .I1(ram_reg_r3_128_191_0_2_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_0_2_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_0_2_n_1),
        .O(\outp_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_2__2 
       (.I0(ram_reg_r4_192_255_0_2_n_1),
        .I1(ram_reg_r4_128_191_0_2_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_0_2_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_0_2_n_1),
        .O(\outp_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_3 
       (.I0(ram_reg_r1_448_511_0_2_n_1),
        .I1(ram_reg_r1_384_447_0_2_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_0_2_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_0_2_n_1),
        .O(\outp_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_3__0 
       (.I0(ram_reg_r2_448_511_0_2_n_1),
        .I1(ram_reg_r2_384_447_0_2_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_0_2_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_0_2_n_1),
        .O(\outp_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_3__1 
       (.I0(ram_reg_r3_448_511_0_2_n_1),
        .I1(ram_reg_r3_384_447_0_2_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_0_2_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_0_2_n_1),
        .O(\outp_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_3__2 
       (.I0(ram_reg_r4_448_511_0_2_n_1),
        .I1(ram_reg_r4_384_447_0_2_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_0_2_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_0_2_n_1),
        .O(\outp_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_5 
       (.I0(ram_reg_r1_704_767_0_2_n_1),
        .I1(ram_reg_r1_640_703_0_2_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_0_2_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_0_2_n_1),
        .O(\outp_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_5__0 
       (.I0(ram_reg_r2_704_767_0_2_n_1),
        .I1(ram_reg_r2_640_703_0_2_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_0_2_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_0_2_n_1),
        .O(\outp_reg[1]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_5__1 
       (.I0(ram_reg_r3_704_767_0_2_n_1),
        .I1(ram_reg_r3_640_703_0_2_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_0_2_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_0_2_n_1),
        .O(\outp_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[1]_i_5__2 
       (.I0(ram_reg_r4_704_767_0_2_n_1),
        .I1(ram_reg_r4_640_703_0_2_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_0_2_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_0_2_n_1),
        .O(\outp_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_2 
       (.I0(ram_reg_r1_192_255_0_2_n_2),
        .I1(ram_reg_r1_128_191_0_2_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_0_2_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_0_2_n_2),
        .O(\outp_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_2__0 
       (.I0(ram_reg_r2_192_255_0_2_n_2),
        .I1(ram_reg_r2_128_191_0_2_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_0_2_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_0_2_n_2),
        .O(\outp_reg[2]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_2__1 
       (.I0(ram_reg_r3_192_255_0_2_n_2),
        .I1(ram_reg_r3_128_191_0_2_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_0_2_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_0_2_n_2),
        .O(\outp_reg[2]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_2__2 
       (.I0(ram_reg_r4_192_255_0_2_n_2),
        .I1(ram_reg_r4_128_191_0_2_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_0_2_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_0_2_n_2),
        .O(\outp_reg[2]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_3 
       (.I0(ram_reg_r1_448_511_0_2_n_2),
        .I1(ram_reg_r1_384_447_0_2_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_0_2_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_0_2_n_2),
        .O(\outp_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_3__0 
       (.I0(ram_reg_r2_448_511_0_2_n_2),
        .I1(ram_reg_r2_384_447_0_2_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_0_2_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_0_2_n_2),
        .O(\outp_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_3__1 
       (.I0(ram_reg_r3_448_511_0_2_n_2),
        .I1(ram_reg_r3_384_447_0_2_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_0_2_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_0_2_n_2),
        .O(\outp_reg[2]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_3__2 
       (.I0(ram_reg_r4_448_511_0_2_n_2),
        .I1(ram_reg_r4_384_447_0_2_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_0_2_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_0_2_n_2),
        .O(\outp_reg[2]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_5 
       (.I0(ram_reg_r1_704_767_0_2_n_2),
        .I1(ram_reg_r1_640_703_0_2_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_0_2_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_0_2_n_2),
        .O(\outp_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_5__0 
       (.I0(ram_reg_r2_704_767_0_2_n_2),
        .I1(ram_reg_r2_640_703_0_2_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_0_2_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_0_2_n_2),
        .O(\outp_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_5__1 
       (.I0(ram_reg_r3_704_767_0_2_n_2),
        .I1(ram_reg_r3_640_703_0_2_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_0_2_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_0_2_n_2),
        .O(\outp_reg[2]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[2]_i_5__2 
       (.I0(ram_reg_r4_704_767_0_2_n_2),
        .I1(ram_reg_r4_640_703_0_2_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_0_2_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_0_2_n_2),
        .O(\outp_reg[2]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_2 
       (.I0(ram_reg_r1_192_255_3_5_n_0),
        .I1(ram_reg_r1_128_191_3_5_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_3_5_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_3_5_n_0),
        .O(\outp_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_2__0 
       (.I0(ram_reg_r2_192_255_3_5_n_0),
        .I1(ram_reg_r2_128_191_3_5_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_3_5_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_3_5_n_0),
        .O(\outp_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_2__1 
       (.I0(ram_reg_r3_192_255_3_5_n_0),
        .I1(ram_reg_r3_128_191_3_5_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_3_5_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_3_5_n_0),
        .O(\outp_reg[3]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_2__2 
       (.I0(ram_reg_r4_192_255_3_5_n_0),
        .I1(ram_reg_r4_128_191_3_5_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_3_5_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_3_5_n_0),
        .O(\outp_reg[3]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_3 
       (.I0(ram_reg_r1_448_511_3_5_n_0),
        .I1(ram_reg_r1_384_447_3_5_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_3_5_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_3_5_n_0),
        .O(\outp_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_3__0 
       (.I0(ram_reg_r2_448_511_3_5_n_0),
        .I1(ram_reg_r2_384_447_3_5_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_3_5_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_3_5_n_0),
        .O(\outp_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_3__1 
       (.I0(ram_reg_r3_448_511_3_5_n_0),
        .I1(ram_reg_r3_384_447_3_5_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_3_5_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_3_5_n_0),
        .O(\outp_reg[3]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_3__2 
       (.I0(ram_reg_r4_448_511_3_5_n_0),
        .I1(ram_reg_r4_384_447_3_5_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_3_5_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_3_5_n_0),
        .O(\outp_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_5 
       (.I0(ram_reg_r1_704_767_3_5_n_0),
        .I1(ram_reg_r1_640_703_3_5_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_3_5_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_3_5_n_0),
        .O(\outp_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_5__0 
       (.I0(ram_reg_r2_704_767_3_5_n_0),
        .I1(ram_reg_r2_640_703_3_5_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_3_5_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_3_5_n_0),
        .O(\outp_reg[3]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_5__1 
       (.I0(ram_reg_r3_704_767_3_5_n_0),
        .I1(ram_reg_r3_640_703_3_5_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_3_5_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_3_5_n_0),
        .O(\outp_reg[3]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[3]_i_5__2 
       (.I0(ram_reg_r4_704_767_3_5_n_0),
        .I1(ram_reg_r4_640_703_3_5_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_3_5_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_3_5_n_0),
        .O(\outp_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_2 
       (.I0(ram_reg_r1_192_255_3_5_n_1),
        .I1(ram_reg_r1_128_191_3_5_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_3_5_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_3_5_n_1),
        .O(\outp_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_2__0 
       (.I0(ram_reg_r2_192_255_3_5_n_1),
        .I1(ram_reg_r2_128_191_3_5_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_3_5_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_3_5_n_1),
        .O(\outp_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_2__1 
       (.I0(ram_reg_r3_192_255_3_5_n_1),
        .I1(ram_reg_r3_128_191_3_5_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_3_5_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_3_5_n_1),
        .O(\outp_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_2__2 
       (.I0(ram_reg_r4_192_255_3_5_n_1),
        .I1(ram_reg_r4_128_191_3_5_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_3_5_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_3_5_n_1),
        .O(\outp_reg[4]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_3 
       (.I0(ram_reg_r1_448_511_3_5_n_1),
        .I1(ram_reg_r1_384_447_3_5_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_3_5_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_3_5_n_1),
        .O(\outp_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_3__0 
       (.I0(ram_reg_r2_448_511_3_5_n_1),
        .I1(ram_reg_r2_384_447_3_5_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_3_5_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_3_5_n_1),
        .O(\outp_reg[4]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_3__1 
       (.I0(ram_reg_r3_448_511_3_5_n_1),
        .I1(ram_reg_r3_384_447_3_5_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_3_5_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_3_5_n_1),
        .O(\outp_reg[4]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_3__2 
       (.I0(ram_reg_r4_448_511_3_5_n_1),
        .I1(ram_reg_r4_384_447_3_5_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_3_5_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_3_5_n_1),
        .O(\outp_reg[4]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_5 
       (.I0(ram_reg_r1_704_767_3_5_n_1),
        .I1(ram_reg_r1_640_703_3_5_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_3_5_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_3_5_n_1),
        .O(\outp_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_5__0 
       (.I0(ram_reg_r2_704_767_3_5_n_1),
        .I1(ram_reg_r2_640_703_3_5_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_3_5_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_3_5_n_1),
        .O(\outp_reg[4]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_5__1 
       (.I0(ram_reg_r3_704_767_3_5_n_1),
        .I1(ram_reg_r3_640_703_3_5_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_3_5_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_3_5_n_1),
        .O(\outp_reg[4]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[4]_i_5__2 
       (.I0(ram_reg_r4_704_767_3_5_n_1),
        .I1(ram_reg_r4_640_703_3_5_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_3_5_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_3_5_n_1),
        .O(\outp_reg[4]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_2 
       (.I0(ram_reg_r1_192_255_3_5_n_2),
        .I1(ram_reg_r1_128_191_3_5_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_3_5_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_3_5_n_2),
        .O(\outp_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_2__0 
       (.I0(ram_reg_r2_192_255_3_5_n_2),
        .I1(ram_reg_r2_128_191_3_5_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_3_5_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_3_5_n_2),
        .O(\outp_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_2__1 
       (.I0(ram_reg_r3_192_255_3_5_n_2),
        .I1(ram_reg_r3_128_191_3_5_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_3_5_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_3_5_n_2),
        .O(\outp_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_2__2 
       (.I0(ram_reg_r4_192_255_3_5_n_2),
        .I1(ram_reg_r4_128_191_3_5_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_3_5_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_3_5_n_2),
        .O(\outp_reg[5]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_3 
       (.I0(ram_reg_r1_448_511_3_5_n_2),
        .I1(ram_reg_r1_384_447_3_5_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_3_5_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_3_5_n_2),
        .O(\outp_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_3__0 
       (.I0(ram_reg_r2_448_511_3_5_n_2),
        .I1(ram_reg_r2_384_447_3_5_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_3_5_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_3_5_n_2),
        .O(\outp_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_3__1 
       (.I0(ram_reg_r3_448_511_3_5_n_2),
        .I1(ram_reg_r3_384_447_3_5_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_3_5_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_3_5_n_2),
        .O(\outp_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_3__2 
       (.I0(ram_reg_r4_448_511_3_5_n_2),
        .I1(ram_reg_r4_384_447_3_5_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_3_5_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_3_5_n_2),
        .O(\outp_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_5 
       (.I0(ram_reg_r1_704_767_3_5_n_2),
        .I1(ram_reg_r1_640_703_3_5_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_3_5_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_3_5_n_2),
        .O(\outp_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_5__0 
       (.I0(ram_reg_r2_704_767_3_5_n_2),
        .I1(ram_reg_r2_640_703_3_5_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_3_5_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_3_5_n_2),
        .O(\outp_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_5__1 
       (.I0(ram_reg_r3_704_767_3_5_n_2),
        .I1(ram_reg_r3_640_703_3_5_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_3_5_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_3_5_n_2),
        .O(\outp_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[5]_i_5__2 
       (.I0(ram_reg_r4_704_767_3_5_n_2),
        .I1(ram_reg_r4_640_703_3_5_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_3_5_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_3_5_n_2),
        .O(\outp_reg[5]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_2 
       (.I0(ram_reg_r1_192_255_6_8_n_0),
        .I1(ram_reg_r1_128_191_6_8_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_6_8_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_6_8_n_0),
        .O(\outp_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_2__0 
       (.I0(ram_reg_r2_192_255_6_8_n_0),
        .I1(ram_reg_r2_128_191_6_8_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_6_8_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_6_8_n_0),
        .O(\outp_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_2__1 
       (.I0(ram_reg_r3_192_255_6_8_n_0),
        .I1(ram_reg_r3_128_191_6_8_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_6_8_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_6_8_n_0),
        .O(\outp_reg[6]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_2__2 
       (.I0(ram_reg_r4_192_255_6_8_n_0),
        .I1(ram_reg_r4_128_191_6_8_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_6_8_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_6_8_n_0),
        .O(\outp_reg[6]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_3 
       (.I0(ram_reg_r1_448_511_6_8_n_0),
        .I1(ram_reg_r1_384_447_6_8_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_6_8_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_6_8_n_0),
        .O(\outp_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_3__0 
       (.I0(ram_reg_r2_448_511_6_8_n_0),
        .I1(ram_reg_r2_384_447_6_8_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_6_8_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_6_8_n_0),
        .O(\outp_reg[6]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_3__1 
       (.I0(ram_reg_r3_448_511_6_8_n_0),
        .I1(ram_reg_r3_384_447_6_8_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_6_8_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_6_8_n_0),
        .O(\outp_reg[6]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_3__2 
       (.I0(ram_reg_r4_448_511_6_8_n_0),
        .I1(ram_reg_r4_384_447_6_8_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_6_8_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_6_8_n_0),
        .O(\outp_reg[6]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_5 
       (.I0(ram_reg_r1_704_767_6_8_n_0),
        .I1(ram_reg_r1_640_703_6_8_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_6_8_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_6_8_n_0),
        .O(\outp_reg[6]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_5__0 
       (.I0(ram_reg_r2_704_767_6_8_n_0),
        .I1(ram_reg_r2_640_703_6_8_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_6_8_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_6_8_n_0),
        .O(\outp_reg[6]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_5__1 
       (.I0(ram_reg_r3_704_767_6_8_n_0),
        .I1(ram_reg_r3_640_703_6_8_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_6_8_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_6_8_n_0),
        .O(\outp_reg[6]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[6]_i_5__2 
       (.I0(ram_reg_r4_704_767_6_8_n_0),
        .I1(ram_reg_r4_640_703_6_8_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_6_8_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_6_8_n_0),
        .O(\outp_reg[6]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_2 
       (.I0(ram_reg_r1_192_255_6_8_n_1),
        .I1(ram_reg_r1_128_191_6_8_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_6_8_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_6_8_n_1),
        .O(\outp_reg[7]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_2__0 
       (.I0(ram_reg_r2_192_255_6_8_n_1),
        .I1(ram_reg_r2_128_191_6_8_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_6_8_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_6_8_n_1),
        .O(\outp_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_2__1 
       (.I0(ram_reg_r3_192_255_6_8_n_1),
        .I1(ram_reg_r3_128_191_6_8_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_6_8_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_6_8_n_1),
        .O(\outp_reg[7]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_2__2 
       (.I0(ram_reg_r4_192_255_6_8_n_1),
        .I1(ram_reg_r4_128_191_6_8_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_6_8_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_6_8_n_1),
        .O(\outp_reg[7]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_3 
       (.I0(ram_reg_r1_448_511_6_8_n_1),
        .I1(ram_reg_r1_384_447_6_8_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_6_8_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_6_8_n_1),
        .O(\outp_reg[7]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_3__0 
       (.I0(ram_reg_r2_448_511_6_8_n_1),
        .I1(ram_reg_r2_384_447_6_8_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_6_8_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_6_8_n_1),
        .O(\outp_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_3__1 
       (.I0(ram_reg_r3_448_511_6_8_n_1),
        .I1(ram_reg_r3_384_447_6_8_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_6_8_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_6_8_n_1),
        .O(\outp_reg[7]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_3__2 
       (.I0(ram_reg_r4_448_511_6_8_n_1),
        .I1(ram_reg_r4_384_447_6_8_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_6_8_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_6_8_n_1),
        .O(\outp_reg[7]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_5 
       (.I0(ram_reg_r1_704_767_6_8_n_1),
        .I1(ram_reg_r1_640_703_6_8_n_1),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_6_8_n_1),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_6_8_n_1),
        .O(\outp_reg[7]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_5__0 
       (.I0(ram_reg_r2_704_767_6_8_n_1),
        .I1(ram_reg_r2_640_703_6_8_n_1),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_6_8_n_1),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_6_8_n_1),
        .O(\outp_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_5__1 
       (.I0(ram_reg_r3_704_767_6_8_n_1),
        .I1(ram_reg_r3_640_703_6_8_n_1),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_6_8_n_1),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_6_8_n_1),
        .O(\outp_reg[7]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[7]_i_5__2 
       (.I0(ram_reg_r4_704_767_6_8_n_1),
        .I1(ram_reg_r4_640_703_6_8_n_1),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_6_8_n_1),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_6_8_n_1),
        .O(\outp_reg[7]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_2 
       (.I0(ram_reg_r1_192_255_6_8_n_2),
        .I1(ram_reg_r1_128_191_6_8_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_6_8_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_6_8_n_2),
        .O(\outp_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_2__0 
       (.I0(ram_reg_r2_192_255_6_8_n_2),
        .I1(ram_reg_r2_128_191_6_8_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_6_8_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_6_8_n_2),
        .O(\outp_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_2__1 
       (.I0(ram_reg_r3_192_255_6_8_n_2),
        .I1(ram_reg_r3_128_191_6_8_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_6_8_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_6_8_n_2),
        .O(\outp_reg[8]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_2__2 
       (.I0(ram_reg_r4_192_255_6_8_n_2),
        .I1(ram_reg_r4_128_191_6_8_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_6_8_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_6_8_n_2),
        .O(\outp_reg[8]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_3 
       (.I0(ram_reg_r1_448_511_6_8_n_2),
        .I1(ram_reg_r1_384_447_6_8_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_6_8_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_6_8_n_2),
        .O(\outp_reg[8]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_3__0 
       (.I0(ram_reg_r2_448_511_6_8_n_2),
        .I1(ram_reg_r2_384_447_6_8_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_6_8_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_6_8_n_2),
        .O(\outp_reg[8]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_3__1 
       (.I0(ram_reg_r3_448_511_6_8_n_2),
        .I1(ram_reg_r3_384_447_6_8_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_6_8_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_6_8_n_2),
        .O(\outp_reg[8]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_3__2 
       (.I0(ram_reg_r4_448_511_6_8_n_2),
        .I1(ram_reg_r4_384_447_6_8_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_6_8_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_6_8_n_2),
        .O(\outp_reg[8]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_5 
       (.I0(ram_reg_r1_704_767_6_8_n_2),
        .I1(ram_reg_r1_640_703_6_8_n_2),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_6_8_n_2),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_6_8_n_2),
        .O(\outp_reg[8]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_5__0 
       (.I0(ram_reg_r2_704_767_6_8_n_2),
        .I1(ram_reg_r2_640_703_6_8_n_2),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_6_8_n_2),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_6_8_n_2),
        .O(\outp_reg[8]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_5__1 
       (.I0(ram_reg_r3_704_767_6_8_n_2),
        .I1(ram_reg_r3_640_703_6_8_n_2),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_6_8_n_2),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_6_8_n_2),
        .O(\outp_reg[8]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[8]_i_5__2 
       (.I0(ram_reg_r4_704_767_6_8_n_2),
        .I1(ram_reg_r4_640_703_6_8_n_2),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_6_8_n_2),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_6_8_n_2),
        .O(\outp_reg[8]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_10 
       (.I0(ram_reg_r1_704_767_9_9_n_0),
        .I1(ram_reg_r1_640_703_9_9_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_9_9_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_9_9_n_0),
        .O(\outp_reg[9]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_14 
       (.I0(ram_reg_r2_704_767_10_10_n_0),
        .I1(ram_reg_r2_640_703_10_10_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_10_10_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_10_10_n_0),
        .O(\outp_reg[9]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_14__0 
       (.I0(ram_reg_r3_704_767_10_10_n_0),
        .I1(ram_reg_r3_640_703_10_10_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_10_10_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_10_10_n_0),
        .O(\outp_reg[9]_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_14__1 
       (.I0(ram_reg_r4_704_767_10_10_n_0),
        .I1(ram_reg_r4_640_703_10_10_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_10_10_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_10_10_n_0),
        .O(\outp_reg[9]_30 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_15 
       (.I0(ram_reg_r2_704_767_9_9_n_0),
        .I1(ram_reg_r2_640_703_9_9_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_576_639_9_9_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_512_575_9_9_n_0),
        .O(\outp_reg[9]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_15__0 
       (.I0(ram_reg_r3_704_767_9_9_n_0),
        .I1(ram_reg_r3_640_703_9_9_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_576_639_9_9_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_512_575_9_9_n_0),
        .O(\outp_reg[9]_23 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_15__1 
       (.I0(ram_reg_r4_704_767_9_9_n_0),
        .I1(ram_reg_r4_640_703_9_9_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_576_639_9_9_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_512_575_9_9_n_0),
        .O(\outp_reg[9]_29 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_3 
       (.I0(ram_reg_r1_192_255_10_10_n_0),
        .I1(ram_reg_r1_128_191_10_10_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_10_10_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_10_10_n_0),
        .O(\outp_reg[9]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_3__0 
       (.I0(ram_reg_r2_192_255_10_10_n_0),
        .I1(ram_reg_r2_128_191_10_10_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_10_10_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_10_10_n_0),
        .O(\outp_reg[9]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_3__1 
       (.I0(ram_reg_r3_192_255_10_10_n_0),
        .I1(ram_reg_r3_128_191_10_10_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_10_10_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_10_10_n_0),
        .O(\outp_reg[9]_20 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_3__2 
       (.I0(ram_reg_r4_192_255_10_10_n_0),
        .I1(ram_reg_r4_128_191_10_10_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_10_10_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_10_10_n_0),
        .O(\outp_reg[9]_26 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_4 
       (.I0(ram_reg_r1_448_511_10_10_n_0),
        .I1(ram_reg_r1_384_447_10_10_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_10_10_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_10_10_n_0),
        .O(\outp_reg[9]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_5__0 
       (.I0(ram_reg_r2_448_511_10_10_n_0),
        .I1(ram_reg_r2_384_447_10_10_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_10_10_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_10_10_n_0),
        .O(\outp_reg[9]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_5__1 
       (.I0(ram_reg_r3_448_511_10_10_n_0),
        .I1(ram_reg_r3_384_447_10_10_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_10_10_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_10_10_n_0),
        .O(\outp_reg[9]_22 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_5__2 
       (.I0(ram_reg_r4_448_511_10_10_n_0),
        .I1(ram_reg_r4_384_447_10_10_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_10_10_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_10_10_n_0),
        .O(\outp_reg[9]_28 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_6 
       (.I0(ram_reg_r1_192_255_9_9_n_0),
        .I1(ram_reg_r1_128_191_9_9_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_64_127_9_9_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_0_63_9_9_n_0),
        .O(\outp_reg[9]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_7 
       (.I0(ram_reg_r1_448_511_9_9_n_0),
        .I1(ram_reg_r1_384_447_9_9_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_320_383_9_9_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_256_319_9_9_n_0),
        .O(\outp_reg[9]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_8__0 
       (.I0(ram_reg_r2_192_255_9_9_n_0),
        .I1(ram_reg_r2_128_191_9_9_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_64_127_9_9_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_0_63_9_9_n_0),
        .O(\outp_reg[9]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_8__1 
       (.I0(ram_reg_r3_192_255_9_9_n_0),
        .I1(ram_reg_r3_128_191_9_9_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_64_127_9_9_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_0_63_9_9_n_0),
        .O(\outp_reg[9]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_8__2 
       (.I0(ram_reg_r4_192_255_9_9_n_0),
        .I1(ram_reg_r4_128_191_9_9_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_64_127_9_9_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_0_63_9_9_n_0),
        .O(\outp_reg[9]_25 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_9 
       (.I0(ram_reg_r1_704_767_10_10_n_0),
        .I1(ram_reg_r1_640_703_10_10_n_0),
        .I2(Q[6]),
        .I3(ram_reg_r1_576_639_10_10_n_0),
        .I4(Q[5]),
        .I5(ram_reg_r1_512_575_10_10_n_0),
        .O(\outp_reg[9]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_9__0 
       (.I0(ram_reg_r2_448_511_9_9_n_0),
        .I1(ram_reg_r2_384_447_9_9_n_0),
        .I2(\addr_rd_obuf_reg[5] [7]),
        .I3(ram_reg_r2_320_383_9_9_n_0),
        .I4(\addr_rd_obuf_reg[5] [6]),
        .I5(ram_reg_r2_256_319_9_9_n_0),
        .O(\outp_reg[9]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_9__1 
       (.I0(ram_reg_r3_448_511_9_9_n_0),
        .I1(ram_reg_r3_384_447_9_9_n_0),
        .I2(\addr_rd_obuf_reg[3] [5]),
        .I3(ram_reg_r3_320_383_9_9_n_0),
        .I4(\addr_rd_obuf_reg[3] [4]),
        .I5(ram_reg_r3_256_319_9_9_n_0),
        .O(\outp_reg[9]_21 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \outp[9]_i_9__2 
       (.I0(ram_reg_r4_448_511_9_9_n_0),
        .I1(ram_reg_r4_384_447_9_9_n_0),
        .I2(\addr_rd_obuf_reg[5]_0 [5]),
        .I3(ram_reg_r4_320_383_9_9_n_0),
        .I4(\addr_rd_obuf_reg[5]_0 [4]),
        .I5(ram_reg_r4_256_319_9_9_n_0),
        .O(\outp_reg[9]_27 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_0_63_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_0_63_0_2_n_0),
        .DOB(ram_reg_r1_0_63_0_2_n_1),
        .DOC(ram_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r1_0_63_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_0_63_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_0_63_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_0_63_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_0_63_3_5_n_0),
        .DOB(ram_reg_r1_0_63_3_5_n_1),
        .DOC(ram_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_0_63_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_0_63_6_8_n_0),
        .DOB(ram_reg_r1_0_63_6_8_n_1),
        .DOC(ram_reg_r1_0_63_6_8_n_2),
        .DOD(NLW_ram_reg_r1_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r1_0_63_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_0_63_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_0_63_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_128_191_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_128_191_0_2_n_0),
        .DOB(ram_reg_r1_128_191_0_2_n_1),
        .DOC(ram_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_ram_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r1_128_191_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_128_191_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_128_191_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_128_191_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_128_191_3_5_n_0),
        .DOB(ram_reg_r1_128_191_3_5_n_1),
        .DOC(ram_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_ram_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_128_191_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_128_191_6_8_n_0),
        .DOB(ram_reg_r1_128_191_6_8_n_1),
        .DOC(ram_reg_r1_128_191_6_8_n_2),
        .DOD(NLW_ram_reg_r1_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r1_128_191_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_128_191_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_128_191_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_192_255_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_192_255_0_2_n_0),
        .DOB(ram_reg_r1_192_255_0_2_n_1),
        .DOC(ram_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_ram_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r1_192_255_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_192_255_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_192_255_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_192_255_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_192_255_3_5_n_0),
        .DOB(ram_reg_r1_192_255_3_5_n_1),
        .DOC(ram_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_ram_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_192_255_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_192_255_6_8_n_0),
        .DOB(ram_reg_r1_192_255_6_8_n_1),
        .DOC(ram_reg_r1_192_255_6_8_n_2),
        .DOD(NLW_ram_reg_r1_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r1_192_255_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_192_255_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_192_255_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_256_319_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_256_319_0_2_n_0),
        .DOB(ram_reg_r1_256_319_0_2_n_1),
        .DOC(ram_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_ram_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r1_256_319_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_256_319_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_256_319_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_256_319_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_256_319_3_5_n_0),
        .DOB(ram_reg_r1_256_319_3_5_n_1),
        .DOC(ram_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_ram_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_256_319_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_256_319_6_8_n_0),
        .DOB(ram_reg_r1_256_319_6_8_n_1),
        .DOC(ram_reg_r1_256_319_6_8_n_2),
        .DOD(NLW_ram_reg_r1_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r1_256_319_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_256_319_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_256_319_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_320_383_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_320_383_0_2_n_0),
        .DOB(ram_reg_r1_320_383_0_2_n_1),
        .DOC(ram_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_ram_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r1_320_383_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_320_383_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_320_383_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_320_383_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_320_383_3_5_n_0),
        .DOB(ram_reg_r1_320_383_3_5_n_1),
        .DOC(ram_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_ram_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_320_383_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_320_383_6_8_n_0),
        .DOB(ram_reg_r1_320_383_6_8_n_1),
        .DOC(ram_reg_r1_320_383_6_8_n_2),
        .DOD(NLW_ram_reg_r1_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r1_320_383_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_320_383_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_320_383_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_384_447_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_384_447_0_2_n_0),
        .DOB(ram_reg_r1_384_447_0_2_n_1),
        .DOC(ram_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_ram_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r1_384_447_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_384_447_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_384_447_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_384_447_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_384_447_3_5_n_0),
        .DOB(ram_reg_r1_384_447_3_5_n_1),
        .DOC(ram_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_ram_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_384_447_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_384_447_6_8_n_0),
        .DOB(ram_reg_r1_384_447_6_8_n_1),
        .DOC(ram_reg_r1_384_447_6_8_n_2),
        .DOD(NLW_ram_reg_r1_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r1_384_447_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_384_447_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_384_447_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_448_511_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_448_511_0_2_n_0),
        .DOB(ram_reg_r1_448_511_0_2_n_1),
        .DOC(ram_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_ram_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r1_448_511_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_448_511_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_448_511_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_448_511_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_448_511_3_5_n_0),
        .DOB(ram_reg_r1_448_511_3_5_n_1),
        .DOC(ram_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_ram_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_448_511_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_448_511_6_8_n_0),
        .DOB(ram_reg_r1_448_511_6_8_n_1),
        .DOC(ram_reg_r1_448_511_6_8_n_2),
        .DOD(NLW_ram_reg_r1_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r1_448_511_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_448_511_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_448_511_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_512_575_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_512_575_0_2_n_0),
        .DOB(ram_reg_r1_512_575_0_2_n_1),
        .DOC(ram_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_ram_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r1_512_575_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_512_575_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_512_575_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_512_575_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_512_575_3_5_n_0),
        .DOB(ram_reg_r1_512_575_3_5_n_1),
        .DOC(ram_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_ram_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_512_575_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_512_575_6_8_n_0),
        .DOB(ram_reg_r1_512_575_6_8_n_1),
        .DOC(ram_reg_r1_512_575_6_8_n_2),
        .DOD(NLW_ram_reg_r1_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r1_512_575_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_512_575_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_512_575_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_576_639_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_576_639_0_2_n_0),
        .DOB(ram_reg_r1_576_639_0_2_n_1),
        .DOC(ram_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_ram_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r1_576_639_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_576_639_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_576_639_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_576_639_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_576_639_3_5_n_0),
        .DOB(ram_reg_r1_576_639_3_5_n_1),
        .DOC(ram_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_ram_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_576_639_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_576_639_6_8_n_0),
        .DOB(ram_reg_r1_576_639_6_8_n_1),
        .DOC(ram_reg_r1_576_639_6_8_n_2),
        .DOD(NLW_ram_reg_r1_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r1_576_639_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_576_639_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_576_639_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_640_703_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_640_703_0_2_n_0),
        .DOB(ram_reg_r1_640_703_0_2_n_1),
        .DOC(ram_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_ram_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r1_640_703_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_640_703_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_640_703_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_640_703_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_640_703_3_5_n_0),
        .DOB(ram_reg_r1_640_703_3_5_n_1),
        .DOC(ram_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_ram_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_640_703_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_640_703_6_8_n_0),
        .DOB(ram_reg_r1_640_703_6_8_n_1),
        .DOC(ram_reg_r1_640_703_6_8_n_2),
        .DOD(NLW_ram_reg_r1_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r1_640_703_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_640_703_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_640_703_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_64_127_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_64_127_0_2_n_0),
        .DOB(ram_reg_r1_64_127_0_2_n_1),
        .DOC(ram_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r1_64_127_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_64_127_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_64_127_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_64_127_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_64_127_3_5_n_0),
        .DOB(ram_reg_r1_64_127_3_5_n_1),
        .DOC(ram_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_64_127_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_64_127_6_8_n_0),
        .DOB(ram_reg_r1_64_127_6_8_n_1),
        .DOC(ram_reg_r1_64_127_6_8_n_2),
        .DOD(NLW_ram_reg_r1_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r1_64_127_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_64_127_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_64_127_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_704_767_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r1_704_767_0_2_n_0),
        .DOB(ram_reg_r1_704_767_0_2_n_1),
        .DOC(ram_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_ram_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r1_704_767_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(ram_reg_r1_704_767_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_704_767_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_704_767_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r1_704_767_3_5_n_0),
        .DOB(ram_reg_r1_704_767_3_5_n_1),
        .DOC(ram_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_ram_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_704_767_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r1_704_767_6_8_n_0),
        .DOB(ram_reg_r1_704_767_6_8_n_1),
        .DOC(ram_reg_r1_704_767_6_8_n_2),
        .DOD(NLW_ram_reg_r1_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r1_704_767_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(ram_reg_r1_704_767_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_704_767_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_768_831_0_2
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(\outp_reg[0] ),
        .DOB(\outp_reg[1] ),
        .DOC(\outp_reg[2] ),
        .DOD(NLW_ram_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r1_768_831_10_10
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[10]),
        .DPO(\outp_reg[9]_0 ),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_768_831_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_768_831_3_5
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(\outp_reg[3] ),
        .DOB(\outp_reg[4] ),
        .DOC(\outp_reg[5] ),
        .DOD(NLW_ram_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r1_768_831_6_8
       (.ADDRA({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRB({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRC({Q[4:1],\addr_rd_obuf_reg[1]_rep ,\addr_rd_obuf_reg[0]_rep }),
        .ADDRD(ADDRD),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(\outp_reg[6] ),
        .DOB(\outp_reg[7] ),
        .DOC(\outp_reg[8] ),
        .DOD(NLW_ram_reg_r1_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r1_768_831_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(ADDRD[3]),
        .A4(ADDRD[4]),
        .A5(ADDRD[5]),
        .D(acc_out[9]),
        .DPO(\outp_reg[9] ),
        .DPRA0(\addr_rd_obuf_reg[0]_rep ),
        .DPRA1(\addr_rd_obuf_reg[1]_rep ),
        .DPRA2(Q[1]),
        .DPRA3(Q[2]),
        .DPRA4(Q[3]),
        .DPRA5(Q[4]),
        .SPO(NLW_ram_reg_r1_768_831_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_0_63_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_0_63_0_2_n_0),
        .DOB(ram_reg_r2_0_63_0_2_n_1),
        .DOC(ram_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r2_0_63_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_0_63_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_0_63_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_0_63_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_0_63_3_5_n_0),
        .DOB(ram_reg_r2_0_63_3_5_n_1),
        .DOC(ram_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_0_63_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_0_63_6_8_n_0),
        .DOB(ram_reg_r2_0_63_6_8_n_1),
        .DOC(ram_reg_r2_0_63_6_8_n_2),
        .DOD(NLW_ram_reg_r2_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r2_0_63_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_0_63_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_0_63_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_128_191_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_128_191_0_2_n_0),
        .DOB(ram_reg_r2_128_191_0_2_n_1),
        .DOC(ram_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_ram_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r2_128_191_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_128_191_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_128_191_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_128_191_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_128_191_3_5_n_0),
        .DOB(ram_reg_r2_128_191_3_5_n_1),
        .DOC(ram_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_ram_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_128_191_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_128_191_6_8_n_0),
        .DOB(ram_reg_r2_128_191_6_8_n_1),
        .DOC(ram_reg_r2_128_191_6_8_n_2),
        .DOD(NLW_ram_reg_r2_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r2_128_191_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_128_191_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_128_191_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_192_255_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_192_255_0_2_n_0),
        .DOB(ram_reg_r2_192_255_0_2_n_1),
        .DOC(ram_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_ram_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r2_192_255_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_192_255_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_192_255_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_192_255_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_192_255_3_5_n_0),
        .DOB(ram_reg_r2_192_255_3_5_n_1),
        .DOC(ram_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_ram_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_192_255_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_192_255_6_8_n_0),
        .DOB(ram_reg_r2_192_255_6_8_n_1),
        .DOC(ram_reg_r2_192_255_6_8_n_2),
        .DOD(NLW_ram_reg_r2_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r2_192_255_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_192_255_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_192_255_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_256_319_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_256_319_0_2_n_0),
        .DOB(ram_reg_r2_256_319_0_2_n_1),
        .DOC(ram_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_ram_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r2_256_319_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_256_319_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_256_319_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_256_319_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_256_319_3_5_n_0),
        .DOB(ram_reg_r2_256_319_3_5_n_1),
        .DOC(ram_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_ram_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_256_319_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_256_319_6_8_n_0),
        .DOB(ram_reg_r2_256_319_6_8_n_1),
        .DOC(ram_reg_r2_256_319_6_8_n_2),
        .DOD(NLW_ram_reg_r2_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r2_256_319_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_256_319_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_256_319_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_320_383_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_320_383_0_2_n_0),
        .DOB(ram_reg_r2_320_383_0_2_n_1),
        .DOC(ram_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_ram_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r2_320_383_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_320_383_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_320_383_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_320_383_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_320_383_3_5_n_0),
        .DOB(ram_reg_r2_320_383_3_5_n_1),
        .DOC(ram_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_ram_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_320_383_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_320_383_6_8_n_0),
        .DOB(ram_reg_r2_320_383_6_8_n_1),
        .DOC(ram_reg_r2_320_383_6_8_n_2),
        .DOD(NLW_ram_reg_r2_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r2_320_383_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_320_383_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_320_383_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_384_447_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_384_447_0_2_n_0),
        .DOB(ram_reg_r2_384_447_0_2_n_1),
        .DOC(ram_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_ram_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r2_384_447_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_384_447_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_384_447_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_384_447_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_384_447_3_5_n_0),
        .DOB(ram_reg_r2_384_447_3_5_n_1),
        .DOC(ram_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_ram_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_384_447_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_384_447_6_8_n_0),
        .DOB(ram_reg_r2_384_447_6_8_n_1),
        .DOC(ram_reg_r2_384_447_6_8_n_2),
        .DOD(NLW_ram_reg_r2_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r2_384_447_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_384_447_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_384_447_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_448_511_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_448_511_0_2_n_0),
        .DOB(ram_reg_r2_448_511_0_2_n_1),
        .DOC(ram_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_ram_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r2_448_511_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_448_511_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_448_511_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_448_511_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_448_511_3_5_n_0),
        .DOB(ram_reg_r2_448_511_3_5_n_1),
        .DOC(ram_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_ram_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_448_511_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_448_511_6_8_n_0),
        .DOB(ram_reg_r2_448_511_6_8_n_1),
        .DOC(ram_reg_r2_448_511_6_8_n_2),
        .DOD(NLW_ram_reg_r2_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r2_448_511_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_448_511_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_448_511_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_512_575_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_512_575_0_2_n_0),
        .DOB(ram_reg_r2_512_575_0_2_n_1),
        .DOC(ram_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_ram_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r2_512_575_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_512_575_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_512_575_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_512_575_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_512_575_3_5_n_0),
        .DOB(ram_reg_r2_512_575_3_5_n_1),
        .DOC(ram_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_ram_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_512_575_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_512_575_6_8_n_0),
        .DOB(ram_reg_r2_512_575_6_8_n_1),
        .DOC(ram_reg_r2_512_575_6_8_n_2),
        .DOD(NLW_ram_reg_r2_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r2_512_575_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_512_575_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_512_575_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_576_639_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_576_639_0_2_n_0),
        .DOB(ram_reg_r2_576_639_0_2_n_1),
        .DOC(ram_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_ram_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r2_576_639_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_576_639_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_576_639_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_576_639_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_576_639_3_5_n_0),
        .DOB(ram_reg_r2_576_639_3_5_n_1),
        .DOC(ram_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_ram_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_576_639_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_576_639_6_8_n_0),
        .DOB(ram_reg_r2_576_639_6_8_n_1),
        .DOC(ram_reg_r2_576_639_6_8_n_2),
        .DOD(NLW_ram_reg_r2_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r2_576_639_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_576_639_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_576_639_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_640_703_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_640_703_0_2_n_0),
        .DOB(ram_reg_r2_640_703_0_2_n_1),
        .DOC(ram_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_ram_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r2_640_703_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_640_703_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_640_703_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_640_703_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_640_703_3_5_n_0),
        .DOB(ram_reg_r2_640_703_3_5_n_1),
        .DOC(ram_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_ram_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_640_703_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_640_703_6_8_n_0),
        .DOB(ram_reg_r2_640_703_6_8_n_1),
        .DOC(ram_reg_r2_640_703_6_8_n_2),
        .DOD(NLW_ram_reg_r2_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r2_640_703_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_640_703_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_640_703_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_64_127_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_64_127_0_2_n_0),
        .DOB(ram_reg_r2_64_127_0_2_n_1),
        .DOC(ram_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r2_64_127_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_64_127_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_64_127_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_64_127_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_64_127_3_5_n_0),
        .DOB(ram_reg_r2_64_127_3_5_n_1),
        .DOC(ram_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_64_127_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_64_127_6_8_n_0),
        .DOB(ram_reg_r2_64_127_6_8_n_1),
        .DOC(ram_reg_r2_64_127_6_8_n_2),
        .DOD(NLW_ram_reg_r2_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r2_64_127_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_64_127_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_64_127_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_704_767_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r2_704_767_0_2_n_0),
        .DOB(ram_reg_r2_704_767_0_2_n_1),
        .DOC(ram_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_ram_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r2_704_767_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(ram_reg_r2_704_767_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_704_767_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_704_767_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r2_704_767_3_5_n_0),
        .DOB(ram_reg_r2_704_767_3_5_n_1),
        .DOC(ram_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_ram_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_704_767_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r2_704_767_6_8_n_0),
        .DOB(ram_reg_r2_704_767_6_8_n_1),
        .DOC(ram_reg_r2_704_767_6_8_n_2),
        .DOD(NLW_ram_reg_r2_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r2_704_767_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(ram_reg_r2_704_767_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_704_767_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_768_831_0_2
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(\outp_reg[0]_0 ),
        .DOB(\outp_reg[1]_0 ),
        .DOC(\outp_reg[2]_0 ),
        .DOD(NLW_ram_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r2_768_831_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[10]),
        .DPO(\outp_reg[9]_2 ),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_768_831_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_768_831_3_5
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(\outp_reg[3]_0 ),
        .DOB(\outp_reg[4]_0 ),
        .DOC(\outp_reg[5]_0 ),
        .DOD(NLW_ram_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r2_768_831_6_8
       (.ADDRA(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRB(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRC(\addr_rd_obuf_reg[5] [5:0]),
        .ADDRD({\addr_obuf_reg[5]_rep ,\addr_obuf_reg[4]_rep__0 ,\addr_obuf_reg[3]_rep ,\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(\outp_reg[6]_0 ),
        .DOB(\outp_reg[7]_0 ),
        .DOC(\outp_reg[8]_0 ),
        .DOD(NLW_ram_reg_r2_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r2_768_831_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[3]_rep ),
        .A4(\addr_obuf_reg[4]_rep__0 ),
        .A5(\addr_obuf_reg[5]_rep ),
        .D(acc_out[9]),
        .DPO(\outp_reg[9]_1 ),
        .DPRA0(\addr_rd_obuf_reg[5] [0]),
        .DPRA1(\addr_rd_obuf_reg[5] [1]),
        .DPRA2(\addr_rd_obuf_reg[5] [2]),
        .DPRA3(\addr_rd_obuf_reg[5] [3]),
        .DPRA4(\addr_rd_obuf_reg[5] [4]),
        .DPRA5(\addr_rd_obuf_reg[5] [5]),
        .SPO(NLW_ram_reg_r2_768_831_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_0_63_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_0_63_0_2_n_0),
        .DOB(ram_reg_r3_0_63_0_2_n_1),
        .DOC(ram_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r3_0_63_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_0_63_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_0_63_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_0_63_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_0_63_3_5_n_0),
        .DOB(ram_reg_r3_0_63_3_5_n_1),
        .DOC(ram_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_0_63_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_0_63_6_8_n_0),
        .DOB(ram_reg_r3_0_63_6_8_n_1),
        .DOC(ram_reg_r3_0_63_6_8_n_2),
        .DOD(NLW_ram_reg_r3_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r3_0_63_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_0_63_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_0_63_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_128_191_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_128_191_0_2_n_0),
        .DOB(ram_reg_r3_128_191_0_2_n_1),
        .DOC(ram_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_ram_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r3_128_191_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_128_191_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_128_191_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_128_191_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_128_191_3_5_n_0),
        .DOB(ram_reg_r3_128_191_3_5_n_1),
        .DOC(ram_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_ram_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_128_191_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_128_191_6_8_n_0),
        .DOB(ram_reg_r3_128_191_6_8_n_1),
        .DOC(ram_reg_r3_128_191_6_8_n_2),
        .DOD(NLW_ram_reg_r3_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r3_128_191_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_128_191_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_128_191_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_192_255_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_192_255_0_2_n_0),
        .DOB(ram_reg_r3_192_255_0_2_n_1),
        .DOC(ram_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_ram_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r3_192_255_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_192_255_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_192_255_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_192_255_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_192_255_3_5_n_0),
        .DOB(ram_reg_r3_192_255_3_5_n_1),
        .DOC(ram_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_ram_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_192_255_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_192_255_6_8_n_0),
        .DOB(ram_reg_r3_192_255_6_8_n_1),
        .DOC(ram_reg_r3_192_255_6_8_n_2),
        .DOD(NLW_ram_reg_r3_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r3_192_255_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_192_255_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_192_255_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_256_319_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_256_319_0_2_n_0),
        .DOB(ram_reg_r3_256_319_0_2_n_1),
        .DOC(ram_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_ram_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r3_256_319_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_256_319_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_256_319_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_256_319_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_256_319_3_5_n_0),
        .DOB(ram_reg_r3_256_319_3_5_n_1),
        .DOC(ram_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_ram_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_256_319_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_256_319_6_8_n_0),
        .DOB(ram_reg_r3_256_319_6_8_n_1),
        .DOC(ram_reg_r3_256_319_6_8_n_2),
        .DOD(NLW_ram_reg_r3_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r3_256_319_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_256_319_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_256_319_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_320_383_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_320_383_0_2_n_0),
        .DOB(ram_reg_r3_320_383_0_2_n_1),
        .DOC(ram_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_ram_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r3_320_383_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_320_383_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_320_383_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_320_383_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_320_383_3_5_n_0),
        .DOB(ram_reg_r3_320_383_3_5_n_1),
        .DOC(ram_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_ram_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_320_383_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_320_383_6_8_n_0),
        .DOB(ram_reg_r3_320_383_6_8_n_1),
        .DOC(ram_reg_r3_320_383_6_8_n_2),
        .DOD(NLW_ram_reg_r3_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r3_320_383_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_320_383_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_320_383_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_384_447_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_384_447_0_2_n_0),
        .DOB(ram_reg_r3_384_447_0_2_n_1),
        .DOC(ram_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_ram_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r3_384_447_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_384_447_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_384_447_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_384_447_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_384_447_3_5_n_0),
        .DOB(ram_reg_r3_384_447_3_5_n_1),
        .DOC(ram_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_ram_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_384_447_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_384_447_6_8_n_0),
        .DOB(ram_reg_r3_384_447_6_8_n_1),
        .DOC(ram_reg_r3_384_447_6_8_n_2),
        .DOD(NLW_ram_reg_r3_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r3_384_447_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_384_447_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_384_447_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_448_511_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_448_511_0_2_n_0),
        .DOB(ram_reg_r3_448_511_0_2_n_1),
        .DOC(ram_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_ram_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r3_448_511_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_448_511_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_448_511_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_448_511_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_448_511_3_5_n_0),
        .DOB(ram_reg_r3_448_511_3_5_n_1),
        .DOC(ram_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_ram_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_448_511_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_448_511_6_8_n_0),
        .DOB(ram_reg_r3_448_511_6_8_n_1),
        .DOC(ram_reg_r3_448_511_6_8_n_2),
        .DOD(NLW_ram_reg_r3_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r3_448_511_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_448_511_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_448_511_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_512_575_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_512_575_0_2_n_0),
        .DOB(ram_reg_r3_512_575_0_2_n_1),
        .DOC(ram_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_ram_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r3_512_575_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_512_575_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_512_575_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_512_575_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_512_575_3_5_n_0),
        .DOB(ram_reg_r3_512_575_3_5_n_1),
        .DOC(ram_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_ram_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_512_575_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_512_575_6_8_n_0),
        .DOB(ram_reg_r3_512_575_6_8_n_1),
        .DOC(ram_reg_r3_512_575_6_8_n_2),
        .DOD(NLW_ram_reg_r3_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r3_512_575_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_512_575_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_512_575_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_576_639_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_576_639_0_2_n_0),
        .DOB(ram_reg_r3_576_639_0_2_n_1),
        .DOC(ram_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_ram_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r3_576_639_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_576_639_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_576_639_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_576_639_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_576_639_3_5_n_0),
        .DOB(ram_reg_r3_576_639_3_5_n_1),
        .DOC(ram_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_ram_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_576_639_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_576_639_6_8_n_0),
        .DOB(ram_reg_r3_576_639_6_8_n_1),
        .DOC(ram_reg_r3_576_639_6_8_n_2),
        .DOD(NLW_ram_reg_r3_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r3_576_639_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_576_639_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_576_639_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_640_703_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__1 ,\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_640_703_0_2_n_0),
        .DOB(ram_reg_r3_640_703_0_2_n_1),
        .DOC(ram_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_ram_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r3_640_703_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_640_703_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_640_703_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_640_703_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_640_703_3_5_n_0),
        .DOB(ram_reg_r3_640_703_3_5_n_1),
        .DOC(ram_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_ram_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_640_703_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_640_703_6_8_n_0),
        .DOB(ram_reg_r3_640_703_6_8_n_1),
        .DOC(ram_reg_r3_640_703_6_8_n_2),
        .DOD(NLW_ram_reg_r3_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r3_640_703_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_640_703_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_640_703_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_64_127_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_64_127_0_2_n_0),
        .DOB(ram_reg_r3_64_127_0_2_n_1),
        .DOC(ram_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r3_64_127_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_64_127_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_64_127_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_64_127_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_64_127_3_5_n_0),
        .DOB(ram_reg_r3_64_127_3_5_n_1),
        .DOC(ram_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_64_127_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_64_127_6_8_n_0),
        .DOB(ram_reg_r3_64_127_6_8_n_1),
        .DOC(ram_reg_r3_64_127_6_8_n_2),
        .DOD(NLW_ram_reg_r3_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r3_64_127_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_64_127_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_64_127_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_704_767_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 [2],\addr_obuf_reg[5]_rep__0 [1:0]}),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r3_704_767_0_2_n_0),
        .DOB(ram_reg_r3_704_767_0_2_n_1),
        .DOC(ram_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_ram_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r3_704_767_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(ram_reg_r3_704_767_10_10_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_704_767_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_704_767_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r3_704_767_3_5_n_0),
        .DOB(ram_reg_r3_704_767_3_5_n_1),
        .DOC(ram_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_ram_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_704_767_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r3_704_767_6_8_n_0),
        .DOB(ram_reg_r3_704_767_6_8_n_1),
        .DOC(ram_reg_r3_704_767_6_8_n_2),
        .DOD(NLW_ram_reg_r3_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r3_704_767_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(ram_reg_r3_704_767_9_9_n_0),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_704_767_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_768_831_0_2
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(\outp_reg[0]_1 ),
        .DOB(\outp_reg[1]_1 ),
        .DOC(\outp_reg[2]_1 ),
        .DOD(NLW_ram_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r3_768_831_10_10
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[10]),
        .DPO(\outp_reg[9]_4 ),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_768_831_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_768_831_3_5
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(\outp_reg[3]_1 ),
        .DOB(\outp_reg[4]_1 ),
        .DOC(\outp_reg[5]_1 ),
        .DOD(NLW_ram_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r3_768_831_6_8
       (.ADDRA({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRB({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRC({\addr_rd_obuf_reg[3] [3:0],\addr_rd_obuf_reg[1]_rep__0 ,Q[0]}),
        .ADDRD({\addr_obuf_reg[5]_rep__0 [4:2],\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(\outp_reg[6]_1 ),
        .DOB(\outp_reg[7]_1 ),
        .DOC(\outp_reg[8]_1 ),
        .DOD(NLW_ram_reg_r3_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r3_768_831_9_9
       (.A0(\addr_obuf_reg[5]_rep__0 [0]),
        .A1(\addr_obuf_reg[5]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__1 ),
        .A3(\addr_obuf_reg[5]_rep__0 [2]),
        .A4(\addr_obuf_reg[5]_rep__0 [3]),
        .A5(\addr_obuf_reg[5]_rep__0 [4]),
        .D(acc_out[9]),
        .DPO(\outp_reg[9]_3 ),
        .DPRA0(Q[0]),
        .DPRA1(\addr_rd_obuf_reg[1]_rep__0 ),
        .DPRA2(\addr_rd_obuf_reg[3] [0]),
        .DPRA3(\addr_rd_obuf_reg[3] [1]),
        .DPRA4(\addr_rd_obuf_reg[3] [2]),
        .DPRA5(\addr_rd_obuf_reg[3] [3]),
        .SPO(NLW_ram_reg_r3_768_831_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_0_63_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_0_63_0_2_n_0),
        .DOB(ram_reg_r4_0_63_0_2_n_1),
        .DOC(ram_reg_r4_0_63_0_2_n_2),
        .DOD(NLW_ram_reg_r4_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r4_0_63_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_0_63_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_0_63_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_0_63_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_0_63_3_5_n_0),
        .DOB(ram_reg_r4_0_63_3_5_n_1),
        .DOC(ram_reg_r4_0_63_3_5_n_2),
        .DOD(NLW_ram_reg_r4_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_0_63_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_0_63_6_8_n_0),
        .DOB(ram_reg_r4_0_63_6_8_n_1),
        .DOC(ram_reg_r4_0_63_6_8_n_2),
        .DOD(NLW_ram_reg_r4_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  RAM64X1D ram_reg_r4_0_63_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_0_63_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_0_63_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_128_191_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_128_191_0_2_n_0),
        .DOB(ram_reg_r4_128_191_0_2_n_1),
        .DOC(ram_reg_r4_128_191_0_2_n_2),
        .DOD(NLW_ram_reg_r4_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r4_128_191_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_128_191_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_128_191_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_128_191_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_128_191_3_5_n_0),
        .DOB(ram_reg_r4_128_191_3_5_n_1),
        .DOC(ram_reg_r4_128_191_3_5_n_2),
        .DOD(NLW_ram_reg_r4_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_128_191_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_128_191_6_8_n_0),
        .DOB(ram_reg_r4_128_191_6_8_n_1),
        .DOC(ram_reg_r4_128_191_6_8_n_2),
        .DOD(NLW_ram_reg_r4_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  RAM64X1D ram_reg_r4_128_191_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_128_191_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_128_191_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_192_255_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_192_255_0_2_n_0),
        .DOB(ram_reg_r4_192_255_0_2_n_1),
        .DOC(ram_reg_r4_192_255_0_2_n_2),
        .DOD(NLW_ram_reg_r4_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r4_192_255_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_192_255_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_192_255_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_192_255_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_192_255_3_5_n_0),
        .DOB(ram_reg_r4_192_255_3_5_n_1),
        .DOC(ram_reg_r4_192_255_3_5_n_2),
        .DOD(NLW_ram_reg_r4_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_192_255_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_192_255_6_8_n_0),
        .DOB(ram_reg_r4_192_255_6_8_n_1),
        .DOC(ram_reg_r4_192_255_6_8_n_2),
        .DOD(NLW_ram_reg_r4_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  RAM64X1D ram_reg_r4_192_255_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_192_255_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_192_255_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_256_319_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_256_319_0_2_n_0),
        .DOB(ram_reg_r4_256_319_0_2_n_1),
        .DOC(ram_reg_r4_256_319_0_2_n_2),
        .DOD(NLW_ram_reg_r4_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r4_256_319_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_256_319_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_256_319_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_256_319_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_256_319_3_5_n_0),
        .DOB(ram_reg_r4_256_319_3_5_n_1),
        .DOC(ram_reg_r4_256_319_3_5_n_2),
        .DOD(NLW_ram_reg_r4_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_256_319_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_256_319_6_8_n_0),
        .DOB(ram_reg_r4_256_319_6_8_n_1),
        .DOC(ram_reg_r4_256_319_6_8_n_2),
        .DOD(NLW_ram_reg_r4_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  RAM64X1D ram_reg_r4_256_319_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_256_319_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_256_319_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_2));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_320_383_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_320_383_0_2_n_0),
        .DOB(ram_reg_r4_320_383_0_2_n_1),
        .DOC(ram_reg_r4_320_383_0_2_n_2),
        .DOD(NLW_ram_reg_r4_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r4_320_383_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_320_383_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_320_383_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_320_383_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_320_383_3_5_n_0),
        .DOB(ram_reg_r4_320_383_3_5_n_1),
        .DOC(ram_reg_r4_320_383_3_5_n_2),
        .DOD(NLW_ram_reg_r4_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_320_383_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_320_383_6_8_n_0),
        .DOB(ram_reg_r4_320_383_6_8_n_1),
        .DOC(ram_reg_r4_320_383_6_8_n_2),
        .DOD(NLW_ram_reg_r4_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  RAM64X1D ram_reg_r4_320_383_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_320_383_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_320_383_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_384_447_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_384_447_0_2_n_0),
        .DOB(ram_reg_r4_384_447_0_2_n_1),
        .DOC(ram_reg_r4_384_447_0_2_n_2),
        .DOD(NLW_ram_reg_r4_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r4_384_447_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_384_447_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_384_447_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_384_447_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_384_447_3_5_n_0),
        .DOB(ram_reg_r4_384_447_3_5_n_1),
        .DOC(ram_reg_r4_384_447_3_5_n_2),
        .DOD(NLW_ram_reg_r4_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_384_447_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_384_447_6_8_n_0),
        .DOB(ram_reg_r4_384_447_6_8_n_1),
        .DOC(ram_reg_r4_384_447_6_8_n_2),
        .DOD(NLW_ram_reg_r4_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  RAM64X1D ram_reg_r4_384_447_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_384_447_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_384_447_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_448_511_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_448_511_0_2_n_0),
        .DOB(ram_reg_r4_448_511_0_2_n_1),
        .DOC(ram_reg_r4_448_511_0_2_n_2),
        .DOD(NLW_ram_reg_r4_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r4_448_511_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_448_511_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_448_511_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_448_511_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_448_511_3_5_n_0),
        .DOB(ram_reg_r4_448_511_3_5_n_1),
        .DOC(ram_reg_r4_448_511_3_5_n_2),
        .DOD(NLW_ram_reg_r4_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_448_511_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_448_511_6_8_n_0),
        .DOB(ram_reg_r4_448_511_6_8_n_1),
        .DOC(ram_reg_r4_448_511_6_8_n_2),
        .DOD(NLW_ram_reg_r4_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  RAM64X1D ram_reg_r4_448_511_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_448_511_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_448_511_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[9]_2 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_512_575_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_512_575_0_2_n_0),
        .DOB(ram_reg_r4_512_575_0_2_n_1),
        .DOC(ram_reg_r4_512_575_0_2_n_2),
        .DOD(NLW_ram_reg_r4_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r4_512_575_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_512_575_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_512_575_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_512_575_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_512_575_3_5_n_0),
        .DOB(ram_reg_r4_512_575_3_5_n_1),
        .DOC(ram_reg_r4_512_575_3_5_n_2),
        .DOD(NLW_ram_reg_r4_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_512_575_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_512_575_6_8_n_0),
        .DOB(ram_reg_r4_512_575_6_8_n_1),
        .DOC(ram_reg_r4_512_575_6_8_n_2),
        .DOD(NLW_ram_reg_r4_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  RAM64X1D ram_reg_r4_512_575_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_512_575_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_512_575_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_3));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_576_639_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_576_639_0_2_n_0),
        .DOB(ram_reg_r4_576_639_0_2_n_1),
        .DOC(ram_reg_r4_576_639_0_2_n_2),
        .DOD(NLW_ram_reg_r4_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r4_576_639_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_576_639_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_576_639_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_576_639_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_576_639_3_5_n_0),
        .DOB(ram_reg_r4_576_639_3_5_n_1),
        .DOC(ram_reg_r4_576_639_3_5_n_2),
        .DOD(NLW_ram_reg_r4_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_576_639_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_576_639_6_8_n_0),
        .DOB(ram_reg_r4_576_639_6_8_n_1),
        .DOC(ram_reg_r4_576_639_6_8_n_2),
        .DOD(NLW_ram_reg_r4_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  RAM64X1D ram_reg_r4_576_639_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_576_639_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_576_639_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_640_703_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_640_703_0_2_n_0),
        .DOB(ram_reg_r4_640_703_0_2_n_1),
        .DOC(ram_reg_r4_640_703_0_2_n_2),
        .DOD(NLW_ram_reg_r4_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r4_640_703_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_640_703_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_640_703_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_640_703_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_640_703_3_5_n_0),
        .DOB(ram_reg_r4_640_703_3_5_n_1),
        .DOC(ram_reg_r4_640_703_3_5_n_2),
        .DOD(NLW_ram_reg_r4_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_640_703_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_640_703_6_8_n_0),
        .DOB(ram_reg_r4_640_703_6_8_n_1),
        .DOC(ram_reg_r4_640_703_6_8_n_2),
        .DOD(NLW_ram_reg_r4_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  RAM64X1D ram_reg_r4_640_703_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_640_703_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_640_703_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_64_127_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_64_127_0_2_n_0),
        .DOB(ram_reg_r4_64_127_0_2_n_1),
        .DOC(ram_reg_r4_64_127_0_2_n_2),
        .DOD(NLW_ram_reg_r4_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r4_64_127_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_64_127_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_64_127_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_64_127_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_64_127_3_5_n_0),
        .DOB(ram_reg_r4_64_127_3_5_n_1),
        .DOC(ram_reg_r4_64_127_3_5_n_2),
        .DOD(NLW_ram_reg_r4_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_64_127_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_64_127_6_8_n_0),
        .DOB(ram_reg_r4_64_127_6_8_n_1),
        .DOC(ram_reg_r4_64_127_6_8_n_2),
        .DOD(NLW_ram_reg_r4_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  RAM64X1D ram_reg_r4_64_127_9_9
       (.A0(ADDRD[0]),
        .A1(ADDRD[1]),
        .A2(ADDRD[2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_64_127_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_64_127_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(we_obuf_reg_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_704_767_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(ram_reg_r4_704_767_0_2_n_0),
        .DOB(ram_reg_r4_704_767_0_2_n_1),
        .DOC(ram_reg_r4_704_767_0_2_n_2),
        .DOD(NLW_ram_reg_r4_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r4_704_767_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(ram_reg_r4_704_767_10_10_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_704_767_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_704_767_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(ram_reg_r4_704_767_3_5_n_0),
        .DOB(ram_reg_r4_704_767_3_5_n_1),
        .DOC(ram_reg_r4_704_767_3_5_n_2),
        .DOD(NLW_ram_reg_r4_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_704_767_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(ram_reg_r4_704_767_6_8_n_0),
        .DOB(ram_reg_r4_704_767_6_8_n_1),
        .DOC(ram_reg_r4_704_767_6_8_n_2),
        .DOD(NLW_ram_reg_r4_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  RAM64X1D ram_reg_r4_704_767_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(ram_reg_r4_704_767_9_9_n_0),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_704_767_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_768_831_0_2
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[0]),
        .DIB(acc_out[1]),
        .DIC(acc_out[2]),
        .DID(1'b0),
        .DOA(\outp_reg[0]_2 ),
        .DOB(\outp_reg[1]_2 ),
        .DOC(\outp_reg[2]_2 ),
        .DOD(NLW_ram_reg_r4_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r4_768_831_10_10
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[10]),
        .DPO(\outp_reg[9]_6 ),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_768_831_10_10_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_768_831_3_5
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,\addr_obuf_reg[2]_rep__0 }),
        .DIA(acc_out[3]),
        .DIB(acc_out[4]),
        .DIC(acc_out[5]),
        .DID(1'b0),
        .DOA(\outp_reg[3]_2 ),
        .DOB(\outp_reg[4]_2 ),
        .DOC(\outp_reg[5]_2 ),
        .DOD(NLW_ram_reg_r4_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM64M ram_reg_r4_768_831_6_8
       (.ADDRA({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRB({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRC({\addr_rd_obuf_reg[5]_0 [3:0],\addr_rd_obuf_reg[0] ,\addr_rd_obuf_reg[0]_0 }),
        .ADDRD({\addr_obuf_reg[5]_rep__1 ,\addr_obuf_reg[4] ,ADDRD[2:0]}),
        .DIA(acc_out[6]),
        .DIB(acc_out[7]),
        .DIC(acc_out[8]),
        .DID(1'b0),
        .DOA(\outp_reg[6]_2 ),
        .DOB(\outp_reg[7]_2 ),
        .DOC(\outp_reg[8]_2 ),
        .DOD(NLW_ram_reg_r4_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
  RAM64X1D ram_reg_r4_768_831_9_9
       (.A0(\addr_obuf_reg[2]_rep__0 [0]),
        .A1(\addr_obuf_reg[2]_rep__0 [1]),
        .A2(\addr_obuf_reg[2]_rep__0 [2]),
        .A3(\addr_obuf_reg[4] [0]),
        .A4(\addr_obuf_reg[4] [1]),
        .A5(\addr_obuf_reg[5]_rep__1 ),
        .D(acc_out[9]),
        .DPO(\outp_reg[9]_5 ),
        .DPRA0(\addr_rd_obuf_reg[0]_0 ),
        .DPRA1(\addr_rd_obuf_reg[0] ),
        .DPRA2(\addr_rd_obuf_reg[5]_0 [0]),
        .DPRA3(\addr_rd_obuf_reg[5]_0 [1]),
        .DPRA4(\addr_rd_obuf_reg[5]_0 [2]),
        .DPRA5(\addr_rd_obuf_reg[5]_0 [3]),
        .SPO(NLW_ram_reg_r4_768_831_9_9_SPO_UNCONNECTED),
        .WCLK(sys_clk),
        .WE(\addr_obuf_reg[7] ));
endmodule

(* ORIG_REF_NAME = "PoolFunc" *) 
module lenet5_clk_wiz_lenet5_0_0_PoolFunc
   (CO,
    Q,
    DI,
    S,
    \outp_reg[8]_0 ,
    \outp_reg[9]_0 ,
    \outp_reg[6]_0 ,
    \outp_reg[7]_0 ,
    \outp_reg[8]_1 ,
    \outp_reg[9]_1 ,
    \outp_reg[6]_1 ,
    \outp_reg[7]_1 ,
    \outp_reg[8]_2 ,
    \outp_reg[9]_2 ,
    \outp_reg[6]_2 ,
    \outp_reg[7]_2 ,
    \outp_reg[8]_3 ,
    \outp_reg[9]_3 ,
    comp2,
    relu_out2,
    relu_out1,
    en_act,
    sys_clk);
  output [0:0]CO;
  output [9:0]Q;
  input [3:0]DI;
  input [3:0]S;
  input [0:0]\outp_reg[8]_0 ;
  input [0:0]\outp_reg[9]_0 ;
  input [3:0]\outp_reg[6]_0 ;
  input [3:0]\outp_reg[7]_0 ;
  input [0:0]\outp_reg[8]_1 ;
  input [0:0]\outp_reg[9]_1 ;
  input [3:0]\outp_reg[6]_1 ;
  input [3:0]\outp_reg[7]_1 ;
  input [0:0]\outp_reg[8]_2 ;
  input [0:0]\outp_reg[9]_2 ;
  input [3:0]\outp_reg[6]_2 ;
  input [3:0]\outp_reg[7]_2 ;
  input [0:0]\outp_reg[8]_3 ;
  input [0:0]\outp_reg[9]_3 ;
  input [9:0]comp2;
  input [9:0]relu_out2;
  input [9:0]relu_out1;
  input en_act;
  input sys_clk;

  wire [0:0]CO;
  wire [3:0]DI;
  wire MP1_n_1;
  wire MP1_n_10;
  wire MP1_n_2;
  wire MP1_n_3;
  wire MP1_n_4;
  wire MP1_n_5;
  wire MP1_n_6;
  wire MP1_n_7;
  wire MP1_n_8;
  wire MP1_n_9;
  wire [9:0]Q;
  wire [3:0]S;
  wire [9:0]comp2;
  wire en_act;
  wire [3:0]\outp_reg[6]_0 ;
  wire [3:0]\outp_reg[6]_1 ;
  wire [3:0]\outp_reg[6]_2 ;
  wire [3:0]\outp_reg[7]_0 ;
  wire [3:0]\outp_reg[7]_1 ;
  wire [3:0]\outp_reg[7]_2 ;
  wire [0:0]\outp_reg[8]_0 ;
  wire [0:0]\outp_reg[8]_1 ;
  wire [0:0]\outp_reg[8]_2 ;
  wire [0:0]\outp_reg[8]_3 ;
  wire [0:0]\outp_reg[9]_0 ;
  wire [0:0]\outp_reg[9]_1 ;
  wire [0:0]\outp_reg[9]_2 ;
  wire [0:0]\outp_reg[9]_3 ;
  wire [9:0]relu_out1;
  wire [9:0]relu_out2;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_MaxPool MP1
       (.CO(CO),
        .DI(DI),
        .Q({MP1_n_1,MP1_n_2,MP1_n_3,MP1_n_4,MP1_n_5,MP1_n_6,MP1_n_7,MP1_n_8,MP1_n_9,MP1_n_10}),
        .S(S),
        .comp2(comp2),
        .en_act(en_act),
        .\outp_reg[6]_0 (\outp_reg[6]_0 ),
        .\outp_reg[6]_1 (\outp_reg[6]_1 ),
        .\outp_reg[6]_2 (\outp_reg[6]_2 ),
        .\outp_reg[7]_0 (\outp_reg[7]_0 ),
        .\outp_reg[7]_1 (\outp_reg[7]_1 ),
        .\outp_reg[7]_2 (\outp_reg[7]_2 ),
        .\outp_reg[8]_0 (\outp_reg[8]_0 ),
        .\outp_reg[8]_1 (\outp_reg[8]_1 ),
        .\outp_reg[8]_2 (\outp_reg[8]_2 ),
        .\outp_reg[8]_3 (\outp_reg[8]_3 ),
        .\outp_reg[9]_0 (\outp_reg[9]_0 ),
        .\outp_reg[9]_1 (\outp_reg[9]_1 ),
        .\outp_reg[9]_2 (\outp_reg[9]_2 ),
        .\outp_reg[9]_3 (\outp_reg[9]_3 ),
        .relu_out1(relu_out1),
        .relu_out2(relu_out2),
        .sys_clk(sys_clk));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_10),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_9),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_8),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_7),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_6),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_5),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_4),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_3),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_2),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en_act),
        .D(MP1_n_1),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU
   (Q,
    \c1_reg[1] ,
    p_0_in,
    \comp1_reg[0] ,
    \comp1_reg[1] ,
    \comp1_reg[2] ,
    \comp1_reg[3] ,
    \comp1_reg[4] ,
    \comp1_reg[5] ,
    \comp1_reg[6] ,
    \comp1_reg[7] ,
    \comp1_reg[8] ,
    \comp1_reg[9] ,
    \comp1_reg[10] ,
    \outp_reg[10]_0 ,
    S,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]Q;
  output \c1_reg[1] ;
  output [0:0]p_0_in;
  output \comp1_reg[0] ;
  output \comp1_reg[1] ;
  output \comp1_reg[2] ;
  output \comp1_reg[3] ;
  output \comp1_reg[4] ;
  output \comp1_reg[5] ;
  output \comp1_reg[6] ;
  output \comp1_reg[7] ;
  output \comp1_reg[8] ;
  output \comp1_reg[9] ;
  output \comp1_reg[10] ;
  input [10:0]\outp_reg[10]_0 ;
  input [0:0]S;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \c1[0]_i_10_n_0 ;
  wire \c1[0]_i_11_n_0 ;
  wire \c1[0]_i_12_n_0 ;
  wire \c1[0]_i_13_n_0 ;
  wire \c1[0]_i_14_n_0 ;
  wire \c1[0]_i_3_n_0 ;
  wire \c1[0]_i_4_n_0 ;
  wire \c1[0]_i_6_n_0 ;
  wire \c1[0]_i_7_n_0 ;
  wire \c1[0]_i_8_n_0 ;
  wire \c1[0]_i_9_n_0 ;
  wire \c1_reg[0]_i_1_n_3 ;
  wire \c1_reg[0]_i_2_n_0 ;
  wire \c1_reg[0]_i_2_n_1 ;
  wire \c1_reg[0]_i_2_n_2 ;
  wire \c1_reg[0]_i_2_n_3 ;
  wire \c1_reg[1] ;
  wire \comp1_reg[0] ;
  wire \comp1_reg[10] ;
  wire \comp1_reg[1] ;
  wire \comp1_reg[2] ;
  wire \comp1_reg[3] ;
  wire \comp1_reg[4] ;
  wire \comp1_reg[5] ;
  wire \comp1_reg[6] ;
  wire \comp1_reg[7] ;
  wire \comp1_reg[8] ;
  wire \comp1_reg[9] ;
  wire en;
  wire [10:0]\outp_reg[10]_0 ;
  wire [0:0]p_0_in;
  wire [9:0]res1a;
  wire sys_clk;
  wire [3:2]\NLW_c1_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c1_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_c1_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \c1[0]_i_10 
       (.I0(res1a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_0 [1]),
        .I3(res1a[1]),
        .O(\c1[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c1[0]_i_11 
       (.I0(res1a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(res1a[7]),
        .I3(\outp_reg[10]_0 [7]),
        .O(\c1[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c1[0]_i_12 
       (.I0(res1a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(res1a[5]),
        .I3(\outp_reg[10]_0 [5]),
        .O(\c1[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c1[0]_i_13 
       (.I0(res1a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(res1a[3]),
        .I3(\outp_reg[10]_0 [3]),
        .O(\c1[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c1[0]_i_14 
       (.I0(res1a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(res1a[1]),
        .I3(\outp_reg[10]_0 [1]),
        .O(\c1[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c1[0]_i_3 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .O(\c1[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c1[0]_i_4 
       (.I0(res1a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_0 [9]),
        .I3(res1a[9]),
        .O(\c1[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c1[0]_i_6 
       (.I0(res1a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(res1a[9]),
        .I3(\outp_reg[10]_0 [9]),
        .O(\c1[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c1[0]_i_7 
       (.I0(res1a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_0 [7]),
        .I3(res1a[7]),
        .O(\c1[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c1[0]_i_8 
       (.I0(res1a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_0 [5]),
        .I3(res1a[5]),
        .O(\c1[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c1[0]_i_9 
       (.I0(res1a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_0 [3]),
        .I3(res1a[3]),
        .O(\c1[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c1[1]_i_1 
       (.I0(p_0_in),
        .O(\c1_reg[1] ));
  CARRY4 \c1_reg[0]_i_1 
       (.CI(\c1_reg[0]_i_2_n_0 ),
        .CO({\NLW_c1_reg[0]_i_1_CO_UNCONNECTED [3:2],p_0_in,\c1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\c1[0]_i_3_n_0 ,\c1[0]_i_4_n_0 }),
        .O(\NLW_c1_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\c1[0]_i_6_n_0 }));
  CARRY4 \c1_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\c1_reg[0]_i_2_n_0 ,\c1_reg[0]_i_2_n_1 ,\c1_reg[0]_i_2_n_2 ,\c1_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\c1[0]_i_7_n_0 ,\c1[0]_i_8_n_0 ,\c1[0]_i_9_n_0 ,\c1[0]_i_10_n_0 }),
        .O(\NLW_c1_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\c1[0]_i_11_n_0 ,\c1[0]_i_12_n_0 ,\c1[0]_i_13_n_0 ,\c1[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[0]_i_1 
       (.I0(res1a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(p_0_in),
        .O(\comp1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[10]_i_1 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .I2(p_0_in),
        .O(\comp1_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[1]_i_1 
       (.I0(res1a[1]),
        .I1(\outp_reg[10]_0 [1]),
        .I2(p_0_in),
        .O(\comp1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[2]_i_1 
       (.I0(res1a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(p_0_in),
        .O(\comp1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[3]_i_1 
       (.I0(res1a[3]),
        .I1(\outp_reg[10]_0 [3]),
        .I2(p_0_in),
        .O(\comp1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[4]_i_1 
       (.I0(res1a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(p_0_in),
        .O(\comp1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[5]_i_1 
       (.I0(res1a[5]),
        .I1(\outp_reg[10]_0 [5]),
        .I2(p_0_in),
        .O(\comp1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[6]_i_1 
       (.I0(res1a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(p_0_in),
        .O(\comp1_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[7]_i_1 
       (.I0(res1a[7]),
        .I1(\outp_reg[10]_0 [7]),
        .I2(p_0_in),
        .O(\comp1_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[8]_i_1 
       (.I0(res1a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(p_0_in),
        .O(\comp1_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp1[9]_i_1 
       (.I0(res1a[9]),
        .I1(\outp_reg[10]_0 [9]),
        .I2(p_0_in),
        .O(\comp1_reg[9] ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(res1a[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(res1a[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(res1a[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(res1a[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(res1a[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(res1a[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(res1a[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(res1a[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(res1a[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(res1a[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_16
   (S,
    Q,
    \outp_reg[10]_0 ,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]S;
  output [10:0]Q;
  input [0:0]\outp_reg[10]_0 ;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire en;
  wire [0:0]\outp_reg[10]_0 ;
  wire sys_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \c5[0]_i_5 
       (.I0(Q[10]),
        .I1(\outp_reg[10]_0 ),
        .O(S));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_17
   (S,
    Q,
    \outp_reg[10]_0 ,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]S;
  output [10:0]Q;
  input [0:0]\outp_reg[10]_0 ;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire en;
  wire [0:0]\outp_reg[10]_0 ;
  wire sys_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \c1[0]_i_5 
       (.I0(Q[10]),
        .I1(\outp_reg[10]_0 ),
        .O(S));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_18
   (Q,
    \c2_reg[2] ,
    O133,
    \comp2_reg[0] ,
    \comp2_reg[1] ,
    \comp2_reg[2] ,
    \comp2_reg[3] ,
    \comp2_reg[4] ,
    \comp2_reg[5] ,
    \comp2_reg[6] ,
    \comp2_reg[7] ,
    \comp2_reg[8] ,
    \comp2_reg[9] ,
    \comp2_reg[10] ,
    \outp_reg[10]_0 ,
    S,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]Q;
  output \c2_reg[2] ;
  output [0:0]O133;
  output \comp2_reg[0] ;
  output \comp2_reg[1] ;
  output \comp2_reg[2] ;
  output \comp2_reg[3] ;
  output \comp2_reg[4] ;
  output \comp2_reg[5] ;
  output \comp2_reg[6] ;
  output \comp2_reg[7] ;
  output \comp2_reg[8] ;
  output \comp2_reg[9] ;
  output \comp2_reg[10] ;
  input [10:0]\outp_reg[10]_0 ;
  input [0:0]S;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [0:0]O133;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \c2[1]_i_10_n_0 ;
  wire \c2[1]_i_11_n_0 ;
  wire \c2[1]_i_12_n_0 ;
  wire \c2[1]_i_13_n_0 ;
  wire \c2[1]_i_14_n_0 ;
  wire \c2[1]_i_3_n_0 ;
  wire \c2[1]_i_4_n_0 ;
  wire \c2[1]_i_6_n_0 ;
  wire \c2[1]_i_7_n_0 ;
  wire \c2[1]_i_8_n_0 ;
  wire \c2[1]_i_9_n_0 ;
  wire \c2_reg[1]_i_1_n_3 ;
  wire \c2_reg[1]_i_2_n_0 ;
  wire \c2_reg[1]_i_2_n_1 ;
  wire \c2_reg[1]_i_2_n_2 ;
  wire \c2_reg[1]_i_2_n_3 ;
  wire \c2_reg[2] ;
  wire \comp2_reg[0] ;
  wire \comp2_reg[10] ;
  wire \comp2_reg[1] ;
  wire \comp2_reg[2] ;
  wire \comp2_reg[3] ;
  wire \comp2_reg[4] ;
  wire \comp2_reg[5] ;
  wire \comp2_reg[6] ;
  wire \comp2_reg[7] ;
  wire \comp2_reg[8] ;
  wire \comp2_reg[9] ;
  wire en;
  wire [10:0]\outp_reg[10]_0 ;
  wire [9:0]res3a;
  wire sys_clk;
  wire [3:2]\NLW_c2_reg[1]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c2_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_c2_reg[1]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \c2[1]_i_10 
       (.I0(res3a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_0 [1]),
        .I3(res3a[1]),
        .O(\c2[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c2[1]_i_11 
       (.I0(res3a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(res3a[7]),
        .I3(\outp_reg[10]_0 [7]),
        .O(\c2[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c2[1]_i_12 
       (.I0(res3a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(res3a[5]),
        .I3(\outp_reg[10]_0 [5]),
        .O(\c2[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c2[1]_i_13 
       (.I0(res3a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(res3a[3]),
        .I3(\outp_reg[10]_0 [3]),
        .O(\c2[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c2[1]_i_14 
       (.I0(res3a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(res3a[1]),
        .I3(\outp_reg[10]_0 [1]),
        .O(\c2[1]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c2[1]_i_3 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .O(\c2[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c2[1]_i_4 
       (.I0(res3a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_0 [9]),
        .I3(res3a[9]),
        .O(\c2[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c2[1]_i_6 
       (.I0(res3a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(res3a[9]),
        .I3(\outp_reg[10]_0 [9]),
        .O(\c2[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c2[1]_i_7 
       (.I0(res3a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_0 [7]),
        .I3(res3a[7]),
        .O(\c2[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c2[1]_i_8 
       (.I0(res3a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_0 [5]),
        .I3(res3a[5]),
        .O(\c2[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c2[1]_i_9 
       (.I0(res3a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_0 [3]),
        .I3(res3a[3]),
        .O(\c2[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c2[2]_i_1 
       (.I0(O133),
        .O(\c2_reg[2] ));
  CARRY4 \c2_reg[1]_i_1 
       (.CI(\c2_reg[1]_i_2_n_0 ),
        .CO({\NLW_c2_reg[1]_i_1_CO_UNCONNECTED [3:2],O133,\c2_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\c2[1]_i_3_n_0 ,\c2[1]_i_4_n_0 }),
        .O(\NLW_c2_reg[1]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\c2[1]_i_6_n_0 }));
  CARRY4 \c2_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\c2_reg[1]_i_2_n_0 ,\c2_reg[1]_i_2_n_1 ,\c2_reg[1]_i_2_n_2 ,\c2_reg[1]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\c2[1]_i_7_n_0 ,\c2[1]_i_8_n_0 ,\c2[1]_i_9_n_0 ,\c2[1]_i_10_n_0 }),
        .O(\NLW_c2_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\c2[1]_i_11_n_0 ,\c2[1]_i_12_n_0 ,\c2[1]_i_13_n_0 ,\c2[1]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[0]_i_1 
       (.I0(res3a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(O133),
        .O(\comp2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[10]_i_1 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .I2(O133),
        .O(\comp2_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[1]_i_1 
       (.I0(res3a[1]),
        .I1(\outp_reg[10]_0 [1]),
        .I2(O133),
        .O(\comp2_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[2]_i_1 
       (.I0(res3a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(O133),
        .O(\comp2_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[3]_i_1 
       (.I0(res3a[3]),
        .I1(\outp_reg[10]_0 [3]),
        .I2(O133),
        .O(\comp2_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[4]_i_1 
       (.I0(res3a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(O133),
        .O(\comp2_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[5]_i_1 
       (.I0(res3a[5]),
        .I1(\outp_reg[10]_0 [5]),
        .I2(O133),
        .O(\comp2_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[6]_i_1 
       (.I0(res3a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(O133),
        .O(\comp2_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[7]_i_1 
       (.I0(res3a[7]),
        .I1(\outp_reg[10]_0 [7]),
        .I2(O133),
        .O(\comp2_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[8]_i_1 
       (.I0(res3a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(O133),
        .O(\comp2_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp2[9]_i_1 
       (.I0(res3a[9]),
        .I1(\outp_reg[10]_0 [9]),
        .I2(O133),
        .O(\comp2_reg[9] ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(res3a[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(res3a[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(res3a[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(res3a[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(res3a[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(res3a[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(res3a[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(res3a[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(res3a[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(res3a[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_19
   (S,
    Q,
    \outp_reg[10]_0 ,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]S;
  output [10:0]Q;
  input [0:0]\outp_reg[10]_0 ;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire en;
  wire [0:0]\outp_reg[10]_0 ;
  wire sys_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \c2[1]_i_5 
       (.I0(Q[10]),
        .I1(\outp_reg[10]_0 ),
        .O(S));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_20
   (Q,
    \c3_reg[1] ,
    O134,
    \comp3_reg[0] ,
    \comp3_reg[1] ,
    \comp3_reg[2] ,
    \comp3_reg[3] ,
    \comp3_reg[4] ,
    \comp3_reg[5] ,
    \comp3_reg[6] ,
    \comp3_reg[7] ,
    \comp3_reg[8] ,
    \comp3_reg[9] ,
    \comp3_reg[10] ,
    \outp_reg[10]_0 ,
    S,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]Q;
  output \c3_reg[1] ;
  output O134;
  output \comp3_reg[0] ;
  output \comp3_reg[1] ;
  output \comp3_reg[2] ;
  output \comp3_reg[3] ;
  output \comp3_reg[4] ;
  output \comp3_reg[5] ;
  output \comp3_reg[6] ;
  output \comp3_reg[7] ;
  output \comp3_reg[8] ;
  output \comp3_reg[9] ;
  output \comp3_reg[10] ;
  input [10:0]\outp_reg[10]_0 ;
  input [0:0]S;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire O134;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \c3[0]_i_10_n_0 ;
  wire \c3[0]_i_11_n_0 ;
  wire \c3[0]_i_12_n_0 ;
  wire \c3[0]_i_13_n_0 ;
  wire \c3[0]_i_14_n_0 ;
  wire \c3[0]_i_3_n_0 ;
  wire \c3[0]_i_4_n_0 ;
  wire \c3[0]_i_6_n_0 ;
  wire \c3[0]_i_7_n_0 ;
  wire \c3[0]_i_8_n_0 ;
  wire \c3[0]_i_9_n_0 ;
  wire \c3_reg[0]_i_1_n_3 ;
  wire \c3_reg[0]_i_2_n_0 ;
  wire \c3_reg[0]_i_2_n_1 ;
  wire \c3_reg[0]_i_2_n_2 ;
  wire \c3_reg[0]_i_2_n_3 ;
  wire \c3_reg[1] ;
  wire \comp3_reg[0] ;
  wire \comp3_reg[10] ;
  wire \comp3_reg[1] ;
  wire \comp3_reg[2] ;
  wire \comp3_reg[3] ;
  wire \comp3_reg[4] ;
  wire \comp3_reg[5] ;
  wire \comp3_reg[6] ;
  wire \comp3_reg[7] ;
  wire \comp3_reg[8] ;
  wire \comp3_reg[9] ;
  wire en;
  wire [10:0]\outp_reg[10]_0 ;
  wire [9:0]res5a;
  wire sys_clk;
  wire [3:2]\NLW_c3_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c3_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_c3_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[0]_i_10 
       (.I0(res5a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_0 [1]),
        .I3(res5a[1]),
        .O(\c3[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[0]_i_11 
       (.I0(res5a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(res5a[7]),
        .I3(\outp_reg[10]_0 [7]),
        .O(\c3[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[0]_i_12 
       (.I0(res5a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(res5a[5]),
        .I3(\outp_reg[10]_0 [5]),
        .O(\c3[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[0]_i_13 
       (.I0(res5a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(res5a[3]),
        .I3(\outp_reg[10]_0 [3]),
        .O(\c3[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[0]_i_14 
       (.I0(res5a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(res5a[1]),
        .I3(\outp_reg[10]_0 [1]),
        .O(\c3[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c3[0]_i_3 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .O(\c3[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[0]_i_4 
       (.I0(res5a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_0 [9]),
        .I3(res5a[9]),
        .O(\c3[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[0]_i_6 
       (.I0(res5a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(res5a[9]),
        .I3(\outp_reg[10]_0 [9]),
        .O(\c3[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[0]_i_7 
       (.I0(res5a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_0 [7]),
        .I3(res5a[7]),
        .O(\c3[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[0]_i_8 
       (.I0(res5a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_0 [5]),
        .I3(res5a[5]),
        .O(\c3[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[0]_i_9 
       (.I0(res5a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_0 [3]),
        .I3(res5a[3]),
        .O(\c3[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c3[1]_i_1 
       (.I0(O134),
        .O(\c3_reg[1] ));
  CARRY4 \c3_reg[0]_i_1 
       (.CI(\c3_reg[0]_i_2_n_0 ),
        .CO({\NLW_c3_reg[0]_i_1_CO_UNCONNECTED [3:2],O134,\c3_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\c3[0]_i_3_n_0 ,\c3[0]_i_4_n_0 }),
        .O(\NLW_c3_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\c3[0]_i_6_n_0 }));
  CARRY4 \c3_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\c3_reg[0]_i_2_n_0 ,\c3_reg[0]_i_2_n_1 ,\c3_reg[0]_i_2_n_2 ,\c3_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\c3[0]_i_7_n_0 ,\c3[0]_i_8_n_0 ,\c3[0]_i_9_n_0 ,\c3[0]_i_10_n_0 }),
        .O(\NLW_c3_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\c3[0]_i_11_n_0 ,\c3[0]_i_12_n_0 ,\c3[0]_i_13_n_0 ,\c3[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[0]_i_1 
       (.I0(res5a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(O134),
        .O(\comp3_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[10]_i_1 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .I2(O134),
        .O(\comp3_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[1]_i_1 
       (.I0(res5a[1]),
        .I1(\outp_reg[10]_0 [1]),
        .I2(O134),
        .O(\comp3_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[2]_i_1 
       (.I0(res5a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(O134),
        .O(\comp3_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[3]_i_1 
       (.I0(res5a[3]),
        .I1(\outp_reg[10]_0 [3]),
        .I2(O134),
        .O(\comp3_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[4]_i_1 
       (.I0(res5a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(O134),
        .O(\comp3_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[5]_i_1 
       (.I0(res5a[5]),
        .I1(\outp_reg[10]_0 [5]),
        .I2(O134),
        .O(\comp3_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[6]_i_1 
       (.I0(res5a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(O134),
        .O(\comp3_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[7]_i_1 
       (.I0(res5a[7]),
        .I1(\outp_reg[10]_0 [7]),
        .I2(O134),
        .O(\comp3_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[8]_i_1 
       (.I0(res5a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(O134),
        .O(\comp3_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[9]_i_1 
       (.I0(res5a[9]),
        .I1(\outp_reg[10]_0 [9]),
        .I2(O134),
        .O(\comp3_reg[9] ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(res5a[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(res5a[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(res5a[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(res5a[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(res5a[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(res5a[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(res5a[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(res5a[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(res5a[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(res5a[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_21
   (S,
    Q,
    \outp_reg[10]_0 ,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]S;
  output [10:0]Q;
  input [0:0]\outp_reg[10]_0 ;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire en;
  wire [0:0]\outp_reg[10]_0 ;
  wire sys_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \c3[0]_i_5 
       (.I0(Q[10]),
        .I1(\outp_reg[10]_0 ),
        .O(S));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_22
   (Q,
    \c4_reg[3] ,
    O135,
    \comp4_reg[0] ,
    \comp4_reg[1] ,
    \comp4_reg[2] ,
    \comp4_reg[3] ,
    \comp4_reg[4] ,
    \comp4_reg[5] ,
    \comp4_reg[6] ,
    \comp4_reg[7] ,
    \comp4_reg[8] ,
    \comp4_reg[9] ,
    \comp4_reg[10] ,
    \outp_reg[10]_0 ,
    S,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]Q;
  output \c4_reg[3] ;
  output O135;
  output \comp4_reg[0] ;
  output \comp4_reg[1] ;
  output \comp4_reg[2] ;
  output \comp4_reg[3] ;
  output \comp4_reg[4] ;
  output \comp4_reg[5] ;
  output \comp4_reg[6] ;
  output \comp4_reg[7] ;
  output \comp4_reg[8] ;
  output \comp4_reg[9] ;
  output \comp4_reg[10] ;
  input [10:0]\outp_reg[10]_0 ;
  input [0:0]S;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire O135;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \c4[2]_i_10_n_0 ;
  wire \c4[2]_i_11_n_0 ;
  wire \c4[2]_i_12_n_0 ;
  wire \c4[2]_i_13_n_0 ;
  wire \c4[2]_i_14_n_0 ;
  wire \c4[2]_i_3_n_0 ;
  wire \c4[2]_i_4_n_0 ;
  wire \c4[2]_i_6_n_0 ;
  wire \c4[2]_i_7_n_0 ;
  wire \c4[2]_i_8_n_0 ;
  wire \c4[2]_i_9_n_0 ;
  wire \c4_reg[2]_i_1_n_3 ;
  wire \c4_reg[2]_i_2_n_0 ;
  wire \c4_reg[2]_i_2_n_1 ;
  wire \c4_reg[2]_i_2_n_2 ;
  wire \c4_reg[2]_i_2_n_3 ;
  wire \c4_reg[3] ;
  wire \comp4_reg[0] ;
  wire \comp4_reg[10] ;
  wire \comp4_reg[1] ;
  wire \comp4_reg[2] ;
  wire \comp4_reg[3] ;
  wire \comp4_reg[4] ;
  wire \comp4_reg[5] ;
  wire \comp4_reg[6] ;
  wire \comp4_reg[7] ;
  wire \comp4_reg[8] ;
  wire \comp4_reg[9] ;
  wire en;
  wire [10:0]\outp_reg[10]_0 ;
  wire [9:0]res7a;
  wire sys_clk;
  wire [3:2]\NLW_c4_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c4_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_c4_reg[2]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \c4[2]_i_10 
       (.I0(res7a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_0 [1]),
        .I3(res7a[1]),
        .O(\c4[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c4[2]_i_11 
       (.I0(res7a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(res7a[7]),
        .I3(\outp_reg[10]_0 [7]),
        .O(\c4[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c4[2]_i_12 
       (.I0(res7a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(res7a[5]),
        .I3(\outp_reg[10]_0 [5]),
        .O(\c4[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c4[2]_i_13 
       (.I0(res7a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(res7a[3]),
        .I3(\outp_reg[10]_0 [3]),
        .O(\c4[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c4[2]_i_14 
       (.I0(res7a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(res7a[1]),
        .I3(\outp_reg[10]_0 [1]),
        .O(\c4[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c4[2]_i_3 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .O(\c4[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c4[2]_i_4 
       (.I0(res7a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_0 [9]),
        .I3(res7a[9]),
        .O(\c4[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c4[2]_i_6 
       (.I0(res7a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(res7a[9]),
        .I3(\outp_reg[10]_0 [9]),
        .O(\c4[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c4[2]_i_7 
       (.I0(res7a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_0 [7]),
        .I3(res7a[7]),
        .O(\c4[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c4[2]_i_8 
       (.I0(res7a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_0 [5]),
        .I3(res7a[5]),
        .O(\c4[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c4[2]_i_9 
       (.I0(res7a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_0 [3]),
        .I3(res7a[3]),
        .O(\c4[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c4[3]_i_1 
       (.I0(O135),
        .O(\c4_reg[3] ));
  CARRY4 \c4_reg[2]_i_1 
       (.CI(\c4_reg[2]_i_2_n_0 ),
        .CO({\NLW_c4_reg[2]_i_1_CO_UNCONNECTED [3:2],O135,\c4_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\c4[2]_i_3_n_0 ,\c4[2]_i_4_n_0 }),
        .O(\NLW_c4_reg[2]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\c4[2]_i_6_n_0 }));
  CARRY4 \c4_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\c4_reg[2]_i_2_n_0 ,\c4_reg[2]_i_2_n_1 ,\c4_reg[2]_i_2_n_2 ,\c4_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\c4[2]_i_7_n_0 ,\c4[2]_i_8_n_0 ,\c4[2]_i_9_n_0 ,\c4[2]_i_10_n_0 }),
        .O(\NLW_c4_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\c4[2]_i_11_n_0 ,\c4[2]_i_12_n_0 ,\c4[2]_i_13_n_0 ,\c4[2]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[0]_i_1 
       (.I0(res7a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(O135),
        .O(\comp4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[10]_i_1 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .I2(O135),
        .O(\comp4_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[1]_i_1 
       (.I0(res7a[1]),
        .I1(\outp_reg[10]_0 [1]),
        .I2(O135),
        .O(\comp4_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[2]_i_1 
       (.I0(res7a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(O135),
        .O(\comp4_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[3]_i_1 
       (.I0(res7a[3]),
        .I1(\outp_reg[10]_0 [3]),
        .I2(O135),
        .O(\comp4_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[4]_i_1 
       (.I0(res7a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(O135),
        .O(\comp4_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[5]_i_1 
       (.I0(res7a[5]),
        .I1(\outp_reg[10]_0 [5]),
        .I2(O135),
        .O(\comp4_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[6]_i_1 
       (.I0(res7a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(O135),
        .O(\comp4_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[7]_i_1 
       (.I0(res7a[7]),
        .I1(\outp_reg[10]_0 [7]),
        .I2(O135),
        .O(\comp4_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[8]_i_1 
       (.I0(res7a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(O135),
        .O(\comp4_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp4[9]_i_1 
       (.I0(res7a[9]),
        .I1(\outp_reg[10]_0 [9]),
        .I2(O135),
        .O(\comp4_reg[9] ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(res7a[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(res7a[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(res7a[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(res7a[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(res7a[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(res7a[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(res7a[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(res7a[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(res7a[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(res7a[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_23
   (S,
    Q,
    \outp_reg[10]_0 ,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]S;
  output [10:0]Q;
  input [0:0]\outp_reg[10]_0 ;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [10:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire en;
  wire [0:0]\outp_reg[10]_0 ;
  wire sys_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \c4[2]_i_5 
       (.I0(Q[10]),
        .I1(\outp_reg[10]_0 ),
        .O(S));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ReLU" *) 
module lenet5_clk_wiz_lenet5_0_0_ReLU_24
   (Q,
    \c5_reg[1] ,
    O136,
    \comp5_reg[0] ,
    \comp5_reg[1] ,
    \comp5_reg[2] ,
    \comp5_reg[3] ,
    \comp5_reg[4] ,
    \comp5_reg[5] ,
    \comp5_reg[6] ,
    \comp5_reg[7] ,
    \comp5_reg[8] ,
    \comp5_reg[9] ,
    \comp5_reg[10] ,
    \outp_reg[10]_0 ,
    S,
    SR,
    en,
    D,
    sys_clk);
  output [0:0]Q;
  output \c5_reg[1] ;
  output [0:0]O136;
  output \comp5_reg[0] ;
  output \comp5_reg[1] ;
  output \comp5_reg[2] ;
  output \comp5_reg[3] ;
  output \comp5_reg[4] ;
  output \comp5_reg[5] ;
  output \comp5_reg[6] ;
  output \comp5_reg[7] ;
  output \comp5_reg[8] ;
  output \comp5_reg[9] ;
  output \comp5_reg[10] ;
  input [10:0]\outp_reg[10]_0 ;
  input [0:0]S;
  input [0:0]SR;
  input en;
  input [10:0]D;
  input sys_clk;

  wire [10:0]D;
  wire [0:0]O136;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \c5[0]_i_10_n_0 ;
  wire \c5[0]_i_11_n_0 ;
  wire \c5[0]_i_12_n_0 ;
  wire \c5[0]_i_13_n_0 ;
  wire \c5[0]_i_14_n_0 ;
  wire \c5[0]_i_3_n_0 ;
  wire \c5[0]_i_4_n_0 ;
  wire \c5[0]_i_6_n_0 ;
  wire \c5[0]_i_7_n_0 ;
  wire \c5[0]_i_8_n_0 ;
  wire \c5[0]_i_9_n_0 ;
  wire \c5_reg[0]_i_1_n_3 ;
  wire \c5_reg[0]_i_2_n_0 ;
  wire \c5_reg[0]_i_2_n_1 ;
  wire \c5_reg[0]_i_2_n_2 ;
  wire \c5_reg[0]_i_2_n_3 ;
  wire \c5_reg[1] ;
  wire \comp5_reg[0] ;
  wire \comp5_reg[10] ;
  wire \comp5_reg[1] ;
  wire \comp5_reg[2] ;
  wire \comp5_reg[3] ;
  wire \comp5_reg[4] ;
  wire \comp5_reg[5] ;
  wire \comp5_reg[6] ;
  wire \comp5_reg[7] ;
  wire \comp5_reg[8] ;
  wire \comp5_reg[9] ;
  wire en;
  wire [10:0]\outp_reg[10]_0 ;
  wire [9:0]res9a;
  wire sys_clk;
  wire [3:2]\NLW_c5_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c5_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_c5_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \c5[0]_i_10 
       (.I0(res9a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_0 [1]),
        .I3(res9a[1]),
        .O(\c5[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c5[0]_i_11 
       (.I0(res9a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(res9a[7]),
        .I3(\outp_reg[10]_0 [7]),
        .O(\c5[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c5[0]_i_12 
       (.I0(res9a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(res9a[5]),
        .I3(\outp_reg[10]_0 [5]),
        .O(\c5[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c5[0]_i_13 
       (.I0(res9a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(res9a[3]),
        .I3(\outp_reg[10]_0 [3]),
        .O(\c5[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c5[0]_i_14 
       (.I0(res9a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(res9a[1]),
        .I3(\outp_reg[10]_0 [1]),
        .O(\c5[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c5[0]_i_3 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .O(\c5[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c5[0]_i_4 
       (.I0(res9a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_0 [9]),
        .I3(res9a[9]),
        .O(\c5[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c5[0]_i_6 
       (.I0(res9a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(res9a[9]),
        .I3(\outp_reg[10]_0 [9]),
        .O(\c5[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c5[0]_i_7 
       (.I0(res9a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_0 [7]),
        .I3(res9a[7]),
        .O(\c5[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c5[0]_i_8 
       (.I0(res9a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_0 [5]),
        .I3(res9a[5]),
        .O(\c5[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c5[0]_i_9 
       (.I0(res9a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_0 [3]),
        .I3(res9a[3]),
        .O(\c5[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c5[1]_i_1 
       (.I0(O136),
        .O(\c5_reg[1] ));
  CARRY4 \c5_reg[0]_i_1 
       (.CI(\c5_reg[0]_i_2_n_0 ),
        .CO({\NLW_c5_reg[0]_i_1_CO_UNCONNECTED [3:2],O136,\c5_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\c5[0]_i_3_n_0 ,\c5[0]_i_4_n_0 }),
        .O(\NLW_c5_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\c5[0]_i_6_n_0 }));
  CARRY4 \c5_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\c5_reg[0]_i_2_n_0 ,\c5_reg[0]_i_2_n_1 ,\c5_reg[0]_i_2_n_2 ,\c5_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\c5[0]_i_7_n_0 ,\c5[0]_i_8_n_0 ,\c5[0]_i_9_n_0 ,\c5[0]_i_10_n_0 }),
        .O(\NLW_c5_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\c5[0]_i_11_n_0 ,\c5[0]_i_12_n_0 ,\c5[0]_i_13_n_0 ,\c5[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[0]_i_1 
       (.I0(res9a[0]),
        .I1(\outp_reg[10]_0 [0]),
        .I2(O136),
        .O(\comp5_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[10]_i_1 
       (.I0(Q),
        .I1(\outp_reg[10]_0 [10]),
        .I2(O136),
        .O(\comp5_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[1]_i_1 
       (.I0(res9a[1]),
        .I1(\outp_reg[10]_0 [1]),
        .I2(O136),
        .O(\comp5_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[2]_i_1 
       (.I0(res9a[2]),
        .I1(\outp_reg[10]_0 [2]),
        .I2(O136),
        .O(\comp5_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[3]_i_1 
       (.I0(res9a[3]),
        .I1(\outp_reg[10]_0 [3]),
        .I2(O136),
        .O(\comp5_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[4]_i_1 
       (.I0(res9a[4]),
        .I1(\outp_reg[10]_0 [4]),
        .I2(O136),
        .O(\comp5_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[5]_i_1 
       (.I0(res9a[5]),
        .I1(\outp_reg[10]_0 [5]),
        .I2(O136),
        .O(\comp5_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[6]_i_1 
       (.I0(res9a[6]),
        .I1(\outp_reg[10]_0 [6]),
        .I2(O136),
        .O(\comp5_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[7]_i_1 
       (.I0(res9a[7]),
        .I1(\outp_reg[10]_0 [7]),
        .I2(O136),
        .O(\comp5_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[8]_i_1 
       (.I0(res9a[8]),
        .I1(\outp_reg[10]_0 [8]),
        .I2(O136),
        .O(\comp5_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp5[9]_i_1 
       (.I0(res9a[9]),
        .I1(\outp_reg[10]_0 [9]),
        .I2(O136),
        .O(\comp5_reg[9] ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(res9a[0]),
        .R(SR));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[10]),
        .Q(Q),
        .R(SR));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(res9a[1]),
        .R(SR));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(res9a[2]),
        .R(SR));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(res9a[3]),
        .R(SR));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(res9a[4]),
        .R(SR));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(res9a[5]),
        .R(SR));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(res9a[6]),
        .R(SR));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(res9a[7]),
        .R(SR));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(res9a[8]),
        .R(SR));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(D[9]),
        .Q(res9a[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE
   (\outp_reg[10]_0 ,
    outp2_0,
    \outp_reg[10]_1 ,
    load_w,
    en_din,
    sys_clk,
    SR,
    D,
    \outp_reg[10]_2 ,
    Q,
    en,
    p_2_in,
    load_w_reg,
    \x_in_reg[0][7] );
  output \outp_reg[10]_0 ;
  output [6:0]outp2_0;
  output [10:0]\outp_reg[10]_1 ;
  input load_w;
  input en_din;
  input sys_clk;
  input [0:0]SR;
  input [6:0]D;
  input [10:0]\outp_reg[10]_2 ;
  input [10:0]Q;
  input en;
  input p_2_in;
  input load_w_reg;
  input [6:0]\x_in_reg[0][7] ;

  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]SR;
  wire en;
  wire en_din;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1_n_0;
  wire outp0_carry__0_i_2_n_0;
  wire outp0_carry__0_i_3_n_0;
  wire outp0_carry__0_i_4_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1_n_0;
  wire outp0_carry__1_i_2_n_0;
  wire outp0_carry__1_i_3_n_0;
  wire outp0_carry__1_i_9_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1_n_0;
  wire outp0_carry_i_2_n_0;
  wire outp0_carry_i_3_n_0;
  wire outp0_carry_i_4_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire [6:0]outp2_0;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire \outp[10]_i_3_n_0 ;
  wire \outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1_n_0;
  wire pout0_carry__0_i_2_n_0;
  wire pout0_carry__0_i_3_n_0;
  wire pout0_carry__0_i_4_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1_n_0;
  wire pout0_carry__1_i_2_n_0;
  wire pout0_carry__1_i_3_n_0;
  wire pout0_carry__1_i_4_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1_n_0;
  wire pout0_carry__2_i_2_n_0;
  wire pout0_carry__2_i_3_n_0;
  wire pout0_carry__2_i_4_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1_n_0;
  wire pout0_carry__3_i_2_n_0;
  wire pout0_carry__3_i_3_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1_n_0;
  wire pout0_carry_i_2_n_0;
  wire pout0_carry_i_3_n_0;
  wire pout0_carry_i_4_n_0;
  wire pout0_carry_i_5_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[0][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [0]),
        .Q(outp2_0[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [1]),
        .Q(outp2_0[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [2]),
        .Q(outp2_0[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [3]),
        .Q(outp2_0[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [4]),
        .Q(outp2_0[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [5]),
        .Q(outp2_0[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[0][7] [6]),
        .Q(outp2_0[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1_n_0,outp0_carry_i_2_n_0,outp0_carry_i_3_n_0,outp0_carry_i_4_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1_n_0,outp0_carry__0_i_2_n_0,outp0_carry__0_i_3_n_0,outp0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1
       (.I0(p_0_in[7]),
        .I1(Q[7]),
        .O(outp0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2
       (.I0(p_0_in[6]),
        .I1(Q[6]),
        .O(outp0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3
       (.I0(p_0_in[5]),
        .I1(Q[5]),
        .O(outp0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4
       (.I0(p_0_in[4]),
        .I1(Q[4]),
        .O(outp0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1_n_0,outp0_carry__1_i_2_n_0,outp0_carry__1_i_3_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1
       (.I0(p_2_in),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(Q[10]),
        .O(outp0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2
       (.I0(p_0_in[9]),
        .I1(Q[9]),
        .O(outp0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3
       (.I0(p_0_in[8]),
        .I1(Q[8]),
        .O(outp0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1
       (.I0(p_0_in[3]),
        .I1(Q[3]),
        .O(outp0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2
       (.I0(p_0_in[2]),
        .I1(Q[2]),
        .O(outp0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3
       (.I0(p_0_in[1]),
        .I1(Q[1]),
        .O(outp0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4
       (.I0(p_0_in[0]),
        .I1(Q[0]),
        .O(outp0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_2 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en_din),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(SR),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_1__23 
       (.I0(en),
        .I1(load_w),
        .I2(\outp[10]_i_3_n_0 ),
        .I3(outp2_0[5]),
        .I4(outp2_0[6]),
        .O(\outp_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outp[10]_i_3 
       (.I0(outp2_0[1]),
        .I1(outp2_0[0]),
        .I2(outp2_0[4]),
        .I3(outp2_0[2]),
        .I4(outp2_0[3]),
        .O(\outp[10]_i_3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_1 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2_n_0,pout0_carry_i_3_n_0,pout0_carry_i_4_n_0,pout0_carry_i_5_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1_n_0,pout0_carry__0_i_2_n_0,pout0_carry__0_i_3_n_0,pout0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1_n_0,pout0_carry__1_i_2_n_0,pout0_carry__1_i_3_n_0,pout0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1_n_0,pout0_carry__2_i_2_n_0,pout0_carry__2_i_3_n_0,pout0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1_n_0,pout0_carry__3_i_2_n_0,pout0_carry__3_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_2 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_25
   (\outp_reg[10]_0 ,
    Q,
    o12,
    load_w,
    load_w_reg,
    sys_clk,
    \x_in_reg[0][7] ,
    \outp_reg[10]_1 ,
    en,
    load_w_reg_0,
    D);
  output \outp_reg[10]_0 ;
  output [6:0]Q;
  output [10:0]o12;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\x_in_reg[0][7] ;
  input [10:0]\outp_reg[10]_1 ;
  input en;
  input load_w_reg_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire en;
  wire load_w;
  wire load_w_reg;
  wire load_w_reg_0;
  wire [10:0]o12;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire \outp[0]_i_1_n_0 ;
  wire \outp[10]_i_2_n_0 ;
  wire \outp[10]_i_3__0_n_0 ;
  wire \outp[10]_i_5_n_0 ;
  wire \outp[1]_i_1_n_0 ;
  wire \outp[2]_i_1_n_0 ;
  wire \outp[3]_i_1_n_0 ;
  wire \outp[4]_i_1_n_0 ;
  wire \outp[5]_i_1_n_0 ;
  wire \outp[6]_i_1_n_0 ;
  wire \outp[7]_i_1_n_0 ;
  wire \outp[8]_i_1_n_0 ;
  wire \outp[9]_i_1_n_0 ;
  wire \outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire p_1_in;
  wire p_1_in__0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__0_n_0;
  wire pout0_carry__0_i_2__0_n_0;
  wire pout0_carry__0_i_3__0_n_0;
  wire pout0_carry__0_i_4__0_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__0_n_0;
  wire pout0_carry__1_i_2__0_n_0;
  wire pout0_carry__1_i_3__0_n_0;
  wire pout0_carry__1_i_4__0_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__0_n_0;
  wire pout0_carry__2_i_2__0_n_0;
  wire pout0_carry__2_i_3__0_n_0;
  wire pout0_carry__2_i_4__0_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__0_n_0;
  wire pout0_carry__3_i_2__0_n_0;
  wire pout0_carry__3_i_3__0_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__0_n_0;
  wire pout0_carry_i_2__0_n_0;
  wire pout0_carry_i_3__0_n_0;
  wire pout0_carry_i_4__0_n_0;
  wire pout0_carry_i_5__0_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[0][7] ;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_in_reg[0][7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[0]_i_1 
       (.I0(outp1),
        .I1(pout0[7]),
        .I2(p_1_in),
        .I3(outp2_n_98),
        .I4(p_1_in__0),
        .O(\outp[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_1__22 
       (.I0(en),
        .I1(load_w),
        .I2(\outp[10]_i_3__0_n_0 ),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\outp_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \outp[10]_i_2 
       (.I0(outp1),
        .I1(p_1_in),
        .I2(pout0_carry__3_n_1),
        .I3(p_1_in__0),
        .O(\outp[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outp[10]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\outp[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[10]_i_4 
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(\outp[10]_i_5_n_0 ),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outp[10]_i_5 
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(\outp[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[1]_i_1 
       (.I0(outp1),
        .I1(pout0[8]),
        .I2(p_1_in),
        .I3(outp2_n_97),
        .I4(p_1_in__0),
        .O(\outp[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[2]_i_1 
       (.I0(outp1),
        .I1(pout0[9]),
        .I2(p_1_in),
        .I3(outp2_n_96),
        .I4(p_1_in__0),
        .O(\outp[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[3]_i_1 
       (.I0(outp1),
        .I1(pout0[10]),
        .I2(p_1_in),
        .I3(outp2_n_95),
        .I4(p_1_in__0),
        .O(\outp[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[4]_i_1 
       (.I0(outp1),
        .I1(pout0[11]),
        .I2(p_1_in),
        .I3(outp2_n_94),
        .I4(p_1_in__0),
        .O(\outp[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[5]_i_1 
       (.I0(outp1),
        .I1(pout0[12]),
        .I2(p_1_in),
        .I3(outp2_n_93),
        .I4(p_1_in__0),
        .O(\outp[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[6]_i_1 
       (.I0(outp1),
        .I1(pout0[13]),
        .I2(p_1_in),
        .I3(outp2_n_92),
        .I4(p_1_in__0),
        .O(\outp[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[7]_i_1 
       (.I0(outp1),
        .I1(pout0[14]),
        .I2(p_1_in),
        .I3(outp2_n_91),
        .I4(p_1_in__0),
        .O(\outp[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[8]_i_1 
       (.I0(outp1),
        .I1(pout0[15]),
        .I2(p_1_in),
        .I3(outp2_n_90),
        .I4(p_1_in__0),
        .O(\outp[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[9]_i_1 
       (.I0(outp1),
        .I1(pout0[16]),
        .I2(p_1_in),
        .I3(outp2_n_89),
        .I4(p_1_in__0),
        .O(\outp[9]_i_1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[0]_i_1_n_0 ),
        .Q(o12[0]),
        .R(load_w_reg_0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[10]_i_2_n_0 ),
        .Q(o12[10]),
        .R(load_w_reg_0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[1]_i_1_n_0 ),
        .Q(o12[1]),
        .R(load_w_reg_0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[2]_i_1_n_0 ),
        .Q(o12[2]),
        .R(load_w_reg_0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[3]_i_1_n_0 ),
        .Q(o12[3]),
        .R(load_w_reg_0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[4]_i_1_n_0 ),
        .Q(o12[4]),
        .R(load_w_reg_0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[5]_i_1_n_0 ),
        .Q(o12[5]),
        .R(load_w_reg_0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[6]_i_1_n_0 ),
        .Q(o12[6]),
        .R(load_w_reg_0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[7]_i_1_n_0 ),
        .Q(o12[7]),
        .R(load_w_reg_0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[8]_i_1_n_0 ),
        .Q(o12[8]),
        .R(load_w_reg_0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[9]_i_1_n_0 ),
        .Q(o12[9]),
        .R(load_w_reg_0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__0_n_0,pout0_carry_i_3__0_n_0,pout0_carry_i_4__0_n_0,pout0_carry_i_5__0_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__0_n_0,pout0_carry__0_i_2__0_n_0,pout0_carry__0_i_3__0_n_0,pout0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__0
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__0
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__0
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__0
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__0_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__0_n_0,pout0_carry__1_i_2__0_n_0,pout0_carry__1_i_3__0_n_0,pout0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__0
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__0
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__0
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__0
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__0_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__0_n_0,pout0_carry__2_i_2__0_n_0,pout0_carry__2_i_3__0_n_0,pout0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__0
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__0
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__0
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__0
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__0_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__0_n_0,pout0_carry__3_i_2__0_n_0,pout0_carry__3_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__0
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__0
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__0
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__0
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__0
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__0
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__0
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__0
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__0_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_26
   (\outp_reg[10]_0 ,
    Q,
    o13,
    load_w,
    load_w_reg,
    sys_clk,
    \f_inp_reg[7]_0 ,
    \outp_reg[10]_1 ,
    en,
    load_w_reg_0,
    D);
  output \outp_reg[10]_0 ;
  output [6:0]Q;
  output [10:0]o13;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\f_inp_reg[7]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input en;
  input load_w_reg_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire en;
  wire [6:0]\f_inp_reg[7]_0 ;
  wire load_w;
  wire load_w_reg;
  wire load_w_reg_0;
  wire [10:0]o13;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire \outp[0]_i_1__0_n_0 ;
  wire \outp[10]_i_2__0_n_0 ;
  wire \outp[10]_i_3__1_n_0 ;
  wire \outp[10]_i_5__0_n_0 ;
  wire \outp[1]_i_1__0_n_0 ;
  wire \outp[2]_i_1__0_n_0 ;
  wire \outp[3]_i_1__0_n_0 ;
  wire \outp[4]_i_1__0_n_0 ;
  wire \outp[5]_i_1__0_n_0 ;
  wire \outp[6]_i_1__0_n_0 ;
  wire \outp[7]_i_1__0_n_0 ;
  wire \outp[8]_i_1__0_n_0 ;
  wire \outp[9]_i_1__0_n_0 ;
  wire \outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire p_1_in;
  wire p_1_in__0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__1_n_0;
  wire pout0_carry__0_i_2__1_n_0;
  wire pout0_carry__0_i_3__1_n_0;
  wire pout0_carry__0_i_4__1_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__1_n_0;
  wire pout0_carry__1_i_2__1_n_0;
  wire pout0_carry__1_i_3__1_n_0;
  wire pout0_carry__1_i_4__1_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__1_n_0;
  wire pout0_carry__2_i_2__1_n_0;
  wire pout0_carry__2_i_3__1_n_0;
  wire pout0_carry__2_i_4__1_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__1_n_0;
  wire pout0_carry__3_i_2__1_n_0;
  wire pout0_carry__3_i_3__1_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__1_n_0;
  wire pout0_carry_i_2__1_n_0;
  wire pout0_carry_i_3__1_n_0;
  wire pout0_carry_i_4__1_n_0;
  wire pout0_carry_i_5__1_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\f_inp_reg[7]_0 ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[0]_i_1__0 
       (.I0(outp1),
        .I1(pout0[7]),
        .I2(p_1_in),
        .I3(outp2_n_98),
        .I4(p_1_in__0),
        .O(\outp[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_1__21 
       (.I0(en),
        .I1(load_w),
        .I2(\outp[10]_i_3__1_n_0 ),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\outp_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \outp[10]_i_2__0 
       (.I0(outp1),
        .I1(p_1_in),
        .I2(pout0_carry__3_n_1),
        .I3(p_1_in__0),
        .O(\outp[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outp[10]_i_3__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\outp[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[10]_i_4__0 
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(\outp[10]_i_5__0_n_0 ),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outp[10]_i_5__0 
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(\outp[10]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[1]_i_1__0 
       (.I0(outp1),
        .I1(pout0[8]),
        .I2(p_1_in),
        .I3(outp2_n_97),
        .I4(p_1_in__0),
        .O(\outp[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[2]_i_1__0 
       (.I0(outp1),
        .I1(pout0[9]),
        .I2(p_1_in),
        .I3(outp2_n_96),
        .I4(p_1_in__0),
        .O(\outp[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[3]_i_1__0 
       (.I0(outp1),
        .I1(pout0[10]),
        .I2(p_1_in),
        .I3(outp2_n_95),
        .I4(p_1_in__0),
        .O(\outp[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[4]_i_1__0 
       (.I0(outp1),
        .I1(pout0[11]),
        .I2(p_1_in),
        .I3(outp2_n_94),
        .I4(p_1_in__0),
        .O(\outp[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[5]_i_1__0 
       (.I0(outp1),
        .I1(pout0[12]),
        .I2(p_1_in),
        .I3(outp2_n_93),
        .I4(p_1_in__0),
        .O(\outp[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[6]_i_1__0 
       (.I0(outp1),
        .I1(pout0[13]),
        .I2(p_1_in),
        .I3(outp2_n_92),
        .I4(p_1_in__0),
        .O(\outp[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[7]_i_1__0 
       (.I0(outp1),
        .I1(pout0[14]),
        .I2(p_1_in),
        .I3(outp2_n_91),
        .I4(p_1_in__0),
        .O(\outp[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[8]_i_1__0 
       (.I0(outp1),
        .I1(pout0[15]),
        .I2(p_1_in),
        .I3(outp2_n_90),
        .I4(p_1_in__0),
        .O(\outp[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[9]_i_1__0 
       (.I0(outp1),
        .I1(pout0[16]),
        .I2(p_1_in),
        .I3(outp2_n_89),
        .I4(p_1_in__0),
        .O(\outp[9]_i_1__0_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[0]_i_1__0_n_0 ),
        .Q(o13[0]),
        .R(load_w_reg_0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[10]_i_2__0_n_0 ),
        .Q(o13[10]),
        .R(load_w_reg_0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[1]_i_1__0_n_0 ),
        .Q(o13[1]),
        .R(load_w_reg_0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[2]_i_1__0_n_0 ),
        .Q(o13[2]),
        .R(load_w_reg_0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[3]_i_1__0_n_0 ),
        .Q(o13[3]),
        .R(load_w_reg_0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[4]_i_1__0_n_0 ),
        .Q(o13[4]),
        .R(load_w_reg_0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[5]_i_1__0_n_0 ),
        .Q(o13[5]),
        .R(load_w_reg_0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[6]_i_1__0_n_0 ),
        .Q(o13[6]),
        .R(load_w_reg_0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[7]_i_1__0_n_0 ),
        .Q(o13[7]),
        .R(load_w_reg_0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[8]_i_1__0_n_0 ),
        .Q(o13[8]),
        .R(load_w_reg_0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[9]_i_1__0_n_0 ),
        .Q(o13[9]),
        .R(load_w_reg_0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__1_n_0,pout0_carry_i_3__1_n_0,pout0_carry_i_4__1_n_0,pout0_carry_i_5__1_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__1_n_0,pout0_carry__0_i_2__1_n_0,pout0_carry__0_i_3__1_n_0,pout0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__1
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__1
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__1
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__1
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__1_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__1_n_0,pout0_carry__1_i_2__1_n_0,pout0_carry__1_i_3__1_n_0,pout0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__1
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__1
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__1
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__1
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__1_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__1_n_0,pout0_carry__2_i_2__1_n_0,pout0_carry__2_i_3__1_n_0,pout0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__1
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__1
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__1
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__1
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__1_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__1_n_0,pout0_carry__3_i_2__1_n_0,pout0_carry__3_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__1
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__1
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__1
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__1
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__1
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__1
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__1
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__1
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__1_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_27
   (\outp_reg[10]_0 ,
    o14,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    en,
    load_w_reg_0,
    D);
  output \outp_reg[10]_0 ;
  output [10:0]o14;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input en;
  input load_w_reg_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire en;
  wire [7:1]fx14;
  wire load_w;
  wire load_w_reg;
  wire load_w_reg_0;
  wire [10:0]o14;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire \outp[0]_i_1__1_n_0 ;
  wire \outp[10]_i_2__1_n_0 ;
  wire \outp[10]_i_3__2_n_0 ;
  wire \outp[10]_i_5__1_n_0 ;
  wire \outp[1]_i_1__1_n_0 ;
  wire \outp[2]_i_1__1_n_0 ;
  wire \outp[3]_i_1__1_n_0 ;
  wire \outp[4]_i_1__1_n_0 ;
  wire \outp[5]_i_1__1_n_0 ;
  wire \outp[6]_i_1__1_n_0 ;
  wire \outp[7]_i_1__1_n_0 ;
  wire \outp[8]_i_1__1_n_0 ;
  wire \outp[9]_i_1__1_n_0 ;
  wire \outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire p_1_in;
  wire p_1_in__0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__2_n_0;
  wire pout0_carry__0_i_2__2_n_0;
  wire pout0_carry__0_i_3__2_n_0;
  wire pout0_carry__0_i_4__2_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__2_n_0;
  wire pout0_carry__1_i_2__2_n_0;
  wire pout0_carry__1_i_3__2_n_0;
  wire pout0_carry__1_i_4__2_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__2_n_0;
  wire pout0_carry__2_i_2__2_n_0;
  wire pout0_carry__2_i_3__2_n_0;
  wire pout0_carry__2_i_4__2_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__2_n_0;
  wire pout0_carry__3_i_2__2_n_0;
  wire pout0_carry__3_i_3__2_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__2_n_0;
  wire pout0_carry_i_2__2_n_0;
  wire pout0_carry_i_3__2_n_0;
  wire pout0_carry_i_4__2_n_0;
  wire pout0_carry_i_5__2_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(fx14[1]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(fx14[2]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(fx14[3]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(fx14[4]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(fx14[5]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(fx14[6]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(fx14[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[0]_i_1__1 
       (.I0(outp1),
        .I1(pout0[7]),
        .I2(p_1_in),
        .I3(outp2_n_98),
        .I4(p_1_in__0),
        .O(\outp[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_1__20 
       (.I0(en),
        .I1(load_w),
        .I2(\outp[10]_i_3__2_n_0 ),
        .I3(fx14[6]),
        .I4(fx14[7]),
        .O(\outp_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \outp[10]_i_2__1 
       (.I0(outp1),
        .I1(p_1_in),
        .I2(pout0_carry__3_n_1),
        .I3(p_1_in__0),
        .O(\outp[10]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outp[10]_i_3__2 
       (.I0(fx14[2]),
        .I1(fx14[1]),
        .I2(fx14[5]),
        .I3(fx14[3]),
        .I4(fx14[4]),
        .O(\outp[10]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[10]_i_4__1 
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(\outp[10]_i_5__1_n_0 ),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outp[10]_i_5__1 
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(\outp[10]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[1]_i_1__1 
       (.I0(outp1),
        .I1(pout0[8]),
        .I2(p_1_in),
        .I3(outp2_n_97),
        .I4(p_1_in__0),
        .O(\outp[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[2]_i_1__1 
       (.I0(outp1),
        .I1(pout0[9]),
        .I2(p_1_in),
        .I3(outp2_n_96),
        .I4(p_1_in__0),
        .O(\outp[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[3]_i_1__1 
       (.I0(outp1),
        .I1(pout0[10]),
        .I2(p_1_in),
        .I3(outp2_n_95),
        .I4(p_1_in__0),
        .O(\outp[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[4]_i_1__1 
       (.I0(outp1),
        .I1(pout0[11]),
        .I2(p_1_in),
        .I3(outp2_n_94),
        .I4(p_1_in__0),
        .O(\outp[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[5]_i_1__1 
       (.I0(outp1),
        .I1(pout0[12]),
        .I2(p_1_in),
        .I3(outp2_n_93),
        .I4(p_1_in__0),
        .O(\outp[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[6]_i_1__1 
       (.I0(outp1),
        .I1(pout0[13]),
        .I2(p_1_in),
        .I3(outp2_n_92),
        .I4(p_1_in__0),
        .O(\outp[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[7]_i_1__1 
       (.I0(outp1),
        .I1(pout0[14]),
        .I2(p_1_in),
        .I3(outp2_n_91),
        .I4(p_1_in__0),
        .O(\outp[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[8]_i_1__1 
       (.I0(outp1),
        .I1(pout0[15]),
        .I2(p_1_in),
        .I3(outp2_n_90),
        .I4(p_1_in__0),
        .O(\outp[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[9]_i_1__1 
       (.I0(outp1),
        .I1(pout0[16]),
        .I2(p_1_in),
        .I3(outp2_n_89),
        .I4(p_1_in__0),
        .O(\outp[9]_i_1__1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[0]_i_1__1_n_0 ),
        .Q(o14[0]),
        .R(load_w_reg_0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[10]_i_2__1_n_0 ),
        .Q(o14[10]),
        .R(load_w_reg_0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[1]_i_1__1_n_0 ),
        .Q(o14[1]),
        .R(load_w_reg_0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[2]_i_1__1_n_0 ),
        .Q(o14[2]),
        .R(load_w_reg_0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[3]_i_1__1_n_0 ),
        .Q(o14[3]),
        .R(load_w_reg_0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[4]_i_1__1_n_0 ),
        .Q(o14[4]),
        .R(load_w_reg_0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[5]_i_1__1_n_0 ),
        .Q(o14[5]),
        .R(load_w_reg_0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[6]_i_1__1_n_0 ),
        .Q(o14[6]),
        .R(load_w_reg_0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[7]_i_1__1_n_0 ),
        .Q(o14[7]),
        .R(load_w_reg_0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[8]_i_1__1_n_0 ),
        .Q(o14[8]),
        .R(load_w_reg_0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[9]_i_1__1_n_0 ),
        .Q(o14[9]),
        .R(load_w_reg_0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__2_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__2_n_0,pout0_carry_i_3__2_n_0,pout0_carry_i_4__2_n_0,pout0_carry_i_5__2_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__2_n_0,pout0_carry__0_i_2__2_n_0,pout0_carry__0_i_3__2_n_0,pout0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__2
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__2
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__2
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__2
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__2_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__2_n_0,pout0_carry__1_i_2__2_n_0,pout0_carry__1_i_3__2_n_0,pout0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__2
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__2
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__2
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__2
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__2_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__2_n_0,pout0_carry__2_i_2__2_n_0,pout0_carry__2_i_3__2_n_0,pout0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__2
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__2
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__2
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__2
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__2_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__2_n_0,pout0_carry__3_i_2__2_n_0,pout0_carry__3_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__2
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__2
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__2
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__2
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__2
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__2
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__2
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__2
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__2_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_28
   (o15,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_0 ,
    load_w_reg_0);
  output [10:0]o15;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_0 ;
  input load_w_reg_0;

  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire load_w_reg_0;
  wire [10:0]o15;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire \outp[0]_i_1__2_n_0 ;
  wire \outp[10]_i_2__2_n_0 ;
  wire \outp[10]_i_5__2_n_0 ;
  wire \outp[1]_i_1__2_n_0 ;
  wire \outp[2]_i_1__2_n_0 ;
  wire \outp[3]_i_1__2_n_0 ;
  wire \outp[4]_i_1__2_n_0 ;
  wire \outp[5]_i_1__2_n_0 ;
  wire \outp[6]_i_1__2_n_0 ;
  wire \outp[7]_i_1__2_n_0 ;
  wire \outp[8]_i_1__2_n_0 ;
  wire \outp[9]_i_1__2_n_0 ;
  wire [10:0]\outp_reg[10]_0 ;
  wire p_1_in;
  wire p_1_in__0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__3_n_0;
  wire pout0_carry__0_i_2__3_n_0;
  wire pout0_carry__0_i_3__3_n_0;
  wire pout0_carry__0_i_4__3_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__3_n_0;
  wire pout0_carry__1_i_2__3_n_0;
  wire pout0_carry__1_i_3__3_n_0;
  wire pout0_carry__1_i_4__3_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__3_n_0;
  wire pout0_carry__2_i_2__3_n_0;
  wire pout0_carry__2_i_3__3_n_0;
  wire pout0_carry__2_i_4__3_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__3_n_0;
  wire pout0_carry__3_i_2__3_n_0;
  wire pout0_carry__3_i_3__3_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__3_n_0;
  wire pout0_carry_i_2__3_n_0;
  wire pout0_carry_i_3__3_n_0;
  wire pout0_carry_i_4__3_n_0;
  wire pout0_carry_i_5__3_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[0]_i_1__2 
       (.I0(outp1),
        .I1(pout0[7]),
        .I2(p_1_in),
        .I3(outp2_n_98),
        .I4(p_1_in__0),
        .O(\outp[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \outp[10]_i_2__2 
       (.I0(outp1),
        .I1(p_1_in),
        .I2(pout0_carry__3_n_1),
        .I3(p_1_in__0),
        .O(\outp[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[10]_i_4__2 
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(\outp[10]_i_5__2_n_0 ),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \outp[10]_i_5__2 
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(\outp[10]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[1]_i_1__2 
       (.I0(outp1),
        .I1(pout0[8]),
        .I2(p_1_in),
        .I3(outp2_n_97),
        .I4(p_1_in__0),
        .O(\outp[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[2]_i_1__2 
       (.I0(outp1),
        .I1(pout0[9]),
        .I2(p_1_in),
        .I3(outp2_n_96),
        .I4(p_1_in__0),
        .O(\outp[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[3]_i_1__2 
       (.I0(outp1),
        .I1(pout0[10]),
        .I2(p_1_in),
        .I3(outp2_n_95),
        .I4(p_1_in__0),
        .O(\outp[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[4]_i_1__2 
       (.I0(outp1),
        .I1(pout0[11]),
        .I2(p_1_in),
        .I3(outp2_n_94),
        .I4(p_1_in__0),
        .O(\outp[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[5]_i_1__2 
       (.I0(outp1),
        .I1(pout0[12]),
        .I2(p_1_in),
        .I3(outp2_n_93),
        .I4(p_1_in__0),
        .O(\outp[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[6]_i_1__2 
       (.I0(outp1),
        .I1(pout0[13]),
        .I2(p_1_in),
        .I3(outp2_n_92),
        .I4(p_1_in__0),
        .O(\outp[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[7]_i_1__2 
       (.I0(outp1),
        .I1(pout0[14]),
        .I2(p_1_in),
        .I3(outp2_n_91),
        .I4(p_1_in__0),
        .O(\outp[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[8]_i_1__2 
       (.I0(outp1),
        .I1(pout0[15]),
        .I2(p_1_in),
        .I3(outp2_n_90),
        .I4(p_1_in__0),
        .O(\outp[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \outp[9]_i_1__2 
       (.I0(outp1),
        .I1(pout0[16]),
        .I2(p_1_in),
        .I3(outp2_n_89),
        .I4(p_1_in__0),
        .O(\outp[9]_i_1__2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[0]_i_1__2_n_0 ),
        .Q(o15[0]),
        .R(load_w_reg_0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[10]_i_2__2_n_0 ),
        .Q(o15[10]),
        .R(load_w_reg_0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[1]_i_1__2_n_0 ),
        .Q(o15[1]),
        .R(load_w_reg_0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[2]_i_1__2_n_0 ),
        .Q(o15[2]),
        .R(load_w_reg_0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[3]_i_1__2_n_0 ),
        .Q(o15[3]),
        .R(load_w_reg_0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[4]_i_1__2_n_0 ),
        .Q(o15[4]),
        .R(load_w_reg_0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[5]_i_1__2_n_0 ),
        .Q(o15[5]),
        .R(load_w_reg_0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[6]_i_1__2_n_0 ),
        .Q(o15[6]),
        .R(load_w_reg_0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[7]_i_1__2_n_0 ),
        .Q(o15[7]),
        .R(load_w_reg_0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[8]_i_1__2_n_0 ),
        .Q(o15[8]),
        .R(load_w_reg_0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\outp[9]_i_1__2_n_0 ),
        .Q(o15[9]),
        .R(load_w_reg_0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__3_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__3_n_0,pout0_carry_i_3__3_n_0,pout0_carry_i_4__3_n_0,pout0_carry_i_5__3_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__3_n_0,pout0_carry__0_i_2__3_n_0,pout0_carry__0_i_3__3_n_0,pout0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__3
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__3
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__3
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__3
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__3_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__3_n_0,pout0_carry__1_i_2__3_n_0,pout0_carry__1_i_3__3_n_0,pout0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__3
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__3
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__3
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__3
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__3_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__3_n_0,pout0_carry__2_i_2__3_n_0,pout0_carry__2_i_3__3_n_0,pout0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__3
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__3
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__3
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__3
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__3_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__3_n_0,pout0_carry__3_i_2__3_n_0,pout0_carry__3_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__3
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__3
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__3
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__3
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__3
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__3
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__3
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__3
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__3_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_29
   (p_2_in,
    Q,
    \outp_reg[10]_0 ,
    load_w,
    en_din,
    sys_clk,
    \p_reg[1] ,
    \p_reg[5] ,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    load_w_reg,
    \x_in_reg[1][7] );
  output p_2_in;
  output [6:0]Q;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input en_din;
  input sys_clk;
  input [0:0]\p_reg[1] ;
  input [6:0]\p_reg[5] ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input load_w_reg;
  input [6:0]\x_in_reg[1][7] ;

  wire [6:0]Q;
  wire en_din;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__0_n_0;
  wire outp0_carry__0_i_2__0_n_0;
  wire outp0_carry__0_i_3__0_n_0;
  wire outp0_carry__0_i_4__0_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__0_n_0;
  wire outp0_carry__1_i_2__0_n_0;
  wire outp0_carry__1_i_3__0_n_0;
  wire outp0_carry__1_i_8__1_n_0;
  wire outp0_carry__1_i_9__0_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__0_n_0;
  wire outp0_carry_i_2__0_n_0;
  wire outp0_carry_i_3__0_n_0;
  wire outp0_carry_i_4__0_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [0:0]\p_reg[1] ;
  wire [6:0]\p_reg[5] ;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__4_n_0;
  wire pout0_carry__0_i_2__4_n_0;
  wire pout0_carry__0_i_3__4_n_0;
  wire pout0_carry__0_i_4__4_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__4_n_0;
  wire pout0_carry__1_i_2__4_n_0;
  wire pout0_carry__1_i_3__4_n_0;
  wire pout0_carry__1_i_4__4_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__4_n_0;
  wire pout0_carry__2_i_2__4_n_0;
  wire pout0_carry__2_i_3__4_n_0;
  wire pout0_carry__2_i_4__4_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__4_n_0;
  wire pout0_carry__3_i_2__4_n_0;
  wire pout0_carry__3_i_3__4_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__4_n_0;
  wire pout0_carry_i_2__4_n_0;
  wire pout0_carry_i_3__4_n_0;
  wire pout0_carry_i_4__4_n_0;
  wire pout0_carry_i_5__4_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[1][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[1][7] [6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__0_n_0,outp0_carry_i_2__0_n_0,outp0_carry_i_3__0_n_0,outp0_carry_i_4__0_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__0_n_0,outp0_carry__0_i_2__0_n_0,outp0_carry__0_i_3__0_n_0,outp0_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__0
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__0
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__0
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__0
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__0
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__0
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__0
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__0
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__0_n_0,outp0_carry__1_i_2__0_n_0,outp0_carry__1_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__0
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__0
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__0
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__1_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__0
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__0_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__0
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__0
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__0
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__0
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__0
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__0
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__0
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__0
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__0
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__0
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__0
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_reg[5] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en_din),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\p_reg[1] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__4_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__4_n_0,pout0_carry_i_3__4_n_0,pout0_carry_i_4__4_n_0,pout0_carry_i_5__4_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__4_n_0,pout0_carry__0_i_2__4_n_0,pout0_carry__0_i_3__4_n_0,pout0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__4
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__4
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__4
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__4
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__4_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__4_n_0,pout0_carry__1_i_2__4_n_0,pout0_carry__1_i_3__4_n_0,pout0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__4
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__4
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__4
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__4
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__4_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__4_n_0,pout0_carry__2_i_2__4_n_0,pout0_carry__2_i_3__4_n_0,pout0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__4
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__4
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__4
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__4
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__4_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__4_n_0,pout0_carry__3_i_2__4_n_0,pout0_carry__3_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__4
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__4
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__4
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__4
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__4
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__4
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__4
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__4
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__4_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_30
   (p_2_in,
    Q,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    \x_in_reg[1][7] ,
    \outp_reg[10]_1 ,
    o12,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]Q;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\x_in_reg[1][7] ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]o12;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire [10:0]o12;
  wire outp0_carry__0_i_1__1_n_0;
  wire outp0_carry__0_i_2__1_n_0;
  wire outp0_carry__0_i_3__1_n_0;
  wire outp0_carry__0_i_4__1_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__1_n_0;
  wire outp0_carry__1_i_2__1_n_0;
  wire outp0_carry__1_i_3__1_n_0;
  wire outp0_carry__1_i_8__2_n_0;
  wire outp0_carry__1_i_9__1_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__1_n_0;
  wire outp0_carry_i_2__1_n_0;
  wire outp0_carry_i_3__1_n_0;
  wire outp0_carry_i_4__1_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__5_n_0;
  wire pout0_carry__0_i_2__5_n_0;
  wire pout0_carry__0_i_3__5_n_0;
  wire pout0_carry__0_i_4__5_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__5_n_0;
  wire pout0_carry__1_i_2__5_n_0;
  wire pout0_carry__1_i_3__5_n_0;
  wire pout0_carry__1_i_4__5_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__5_n_0;
  wire pout0_carry__2_i_2__5_n_0;
  wire pout0_carry__2_i_3__5_n_0;
  wire pout0_carry__2_i_4__5_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__5_n_0;
  wire pout0_carry__3_i_2__5_n_0;
  wire pout0_carry__3_i_3__5_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__5_n_0;
  wire pout0_carry_i_2__5_n_0;
  wire pout0_carry_i_3__5_n_0;
  wire pout0_carry_i_4__5_n_0;
  wire pout0_carry_i_5__5_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[1][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(o12[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__1_n_0,outp0_carry_i_2__1_n_0,outp0_carry_i_3__1_n_0,outp0_carry_i_4__1_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(o12[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__1_n_0,outp0_carry__0_i_2__1_n_0,outp0_carry__0_i_3__1_n_0,outp0_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__1
       (.I0(p_0_in[7]),
        .I1(o12[7]),
        .O(outp0_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__1
       (.I0(p_0_in[6]),
        .I1(o12[6]),
        .O(outp0_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__1
       (.I0(p_0_in[5]),
        .I1(o12[5]),
        .O(outp0_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__1
       (.I0(p_0_in[4]),
        .I1(o12[4]),
        .O(outp0_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__1
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__1
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__1
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__1
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,o12[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__1_n_0,outp0_carry__1_i_2__1_n_0,outp0_carry__1_i_3__1_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__1
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(o12[10]),
        .O(outp0_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__1
       (.I0(p_0_in[9]),
        .I1(o12[9]),
        .O(outp0_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__1
       (.I0(p_0_in[8]),
        .I1(o12[8]),
        .O(outp0_carry__1_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__2_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__1
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__1_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__1
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__1
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__1
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__1
       (.I0(p_0_in[3]),
        .I1(o12[3]),
        .O(outp0_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__1
       (.I0(p_0_in[2]),
        .I1(o12[2]),
        .O(outp0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__1
       (.I0(p_0_in[1]),
        .I1(o12[1]),
        .O(outp0_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__1
       (.I0(p_0_in[0]),
        .I1(o12[0]),
        .O(outp0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__1
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__1
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__1
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__1
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_in_reg[1][7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__5_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__5_n_0,pout0_carry_i_3__5_n_0,pout0_carry_i_4__5_n_0,pout0_carry_i_5__5_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__5_n_0,pout0_carry__0_i_2__5_n_0,pout0_carry__0_i_3__5_n_0,pout0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__5
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__5
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__5
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__5
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__5_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__5_n_0,pout0_carry__1_i_2__5_n_0,pout0_carry__1_i_3__5_n_0,pout0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__5
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__5
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__5
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__5
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__5_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__5_n_0,pout0_carry__2_i_2__5_n_0,pout0_carry__2_i_3__5_n_0,pout0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__5
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__5
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__5
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__5
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__5_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__5_n_0,pout0_carry__3_i_2__5_n_0,pout0_carry__3_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__5
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__5
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__5
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__5
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__5
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__5
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__5
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__5
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__5_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_31
   (p_2_in,
    outp2_0,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    o13,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]outp2_0;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]o13;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire [10:0]o13;
  wire outp0_carry__0_i_1__2_n_0;
  wire outp0_carry__0_i_2__2_n_0;
  wire outp0_carry__0_i_3__2_n_0;
  wire outp0_carry__0_i_4__2_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__2_n_0;
  wire outp0_carry__1_i_2__2_n_0;
  wire outp0_carry__1_i_3__2_n_0;
  wire outp0_carry__1_i_8__3_n_0;
  wire outp0_carry__1_i_9__2_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__2_n_0;
  wire outp0_carry_i_2__2_n_0;
  wire outp0_carry_i_3__2_n_0;
  wire outp0_carry_i_4__2_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire [6:0]outp2_0;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__6_n_0;
  wire pout0_carry__0_i_2__6_n_0;
  wire pout0_carry__0_i_3__6_n_0;
  wire pout0_carry__0_i_4__6_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__6_n_0;
  wire pout0_carry__1_i_2__6_n_0;
  wire pout0_carry__1_i_3__6_n_0;
  wire pout0_carry__1_i_4__6_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__6_n_0;
  wire pout0_carry__2_i_2__6_n_0;
  wire pout0_carry__2_i_3__6_n_0;
  wire pout0_carry__2_i_4__6_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__6_n_0;
  wire pout0_carry__3_i_2__6_n_0;
  wire pout0_carry__3_i_3__6_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__6_n_0;
  wire pout0_carry_i_2__6_n_0;
  wire pout0_carry_i_3__6_n_0;
  wire pout0_carry_i_4__6_n_0;
  wire pout0_carry_i_5__6_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(outp2_0[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(outp2_0[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(outp2_0[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(outp2_0[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(outp2_0[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(outp2_0[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(outp2_0[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(o13[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__2_n_0,outp0_carry_i_2__2_n_0,outp0_carry_i_3__2_n_0,outp0_carry_i_4__2_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(o13[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__2_n_0,outp0_carry__0_i_2__2_n_0,outp0_carry__0_i_3__2_n_0,outp0_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__2
       (.I0(p_0_in[7]),
        .I1(o13[7]),
        .O(outp0_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__2
       (.I0(p_0_in[6]),
        .I1(o13[6]),
        .O(outp0_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__2
       (.I0(p_0_in[5]),
        .I1(o13[5]),
        .O(outp0_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__2
       (.I0(p_0_in[4]),
        .I1(o13[4]),
        .O(outp0_carry__0_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__2
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__2
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__2
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__2
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,o13[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__2_n_0,outp0_carry__1_i_2__2_n_0,outp0_carry__1_i_3__2_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__2
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(o13[10]),
        .O(outp0_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__2
       (.I0(p_0_in[9]),
        .I1(o13[9]),
        .O(outp0_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__2
       (.I0(p_0_in[8]),
        .I1(o13[8]),
        .O(outp0_carry__1_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__3
       (.I0(outp2_0[6]),
        .I1(outp2_0[5]),
        .I2(outp0_carry__1_i_8__3_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__2
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__2_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__2
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__2
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__3
       (.I0(outp2_0[1]),
        .I1(outp2_0[0]),
        .I2(outp2_0[4]),
        .I3(outp2_0[2]),
        .I4(outp2_0[3]),
        .O(outp0_carry__1_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__2
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__2
       (.I0(p_0_in[3]),
        .I1(o13[3]),
        .O(outp0_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__2
       (.I0(p_0_in[2]),
        .I1(o13[2]),
        .O(outp0_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__2
       (.I0(p_0_in[1]),
        .I1(o13[1]),
        .O(outp0_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__2
       (.I0(p_0_in[0]),
        .I1(o13[0]),
        .O(outp0_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__2
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__2
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__2
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__2
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__6_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__6_n_0,pout0_carry_i_3__6_n_0,pout0_carry_i_4__6_n_0,pout0_carry_i_5__6_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__6_n_0,pout0_carry__0_i_2__6_n_0,pout0_carry__0_i_3__6_n_0,pout0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__6
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__6
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__6
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__6
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__6_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__6_n_0,pout0_carry__1_i_2__6_n_0,pout0_carry__1_i_3__6_n_0,pout0_carry__1_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__6
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__6
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__6
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__6
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__6_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__6_n_0,pout0_carry__2_i_2__6_n_0,pout0_carry__2_i_3__6_n_0,pout0_carry__2_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__6
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__6
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__6
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__6
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__6_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__6_n_0,pout0_carry__3_i_2__6_n_0,pout0_carry__3_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__6
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__6
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__6
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__6
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__6
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__6
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__6
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__6
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__6_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_32
   (p_2_in,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    o14,
    p_2_in_0,
    D);
  output p_2_in;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]o14;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire [7:1]fx24;
  wire load_w;
  wire load_w_reg;
  wire [10:0]o14;
  wire outp0_carry__0_i_1__3_n_0;
  wire outp0_carry__0_i_2__3_n_0;
  wire outp0_carry__0_i_3__3_n_0;
  wire outp0_carry__0_i_4__3_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__3_n_0;
  wire outp0_carry__1_i_2__3_n_0;
  wire outp0_carry__1_i_3__3_n_0;
  wire outp0_carry__1_i_8__4_n_0;
  wire outp0_carry__1_i_9__3_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__3_n_0;
  wire outp0_carry_i_2__3_n_0;
  wire outp0_carry_i_3__3_n_0;
  wire outp0_carry_i_4__3_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__7_n_0;
  wire pout0_carry__0_i_2__7_n_0;
  wire pout0_carry__0_i_3__7_n_0;
  wire pout0_carry__0_i_4__7_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__7_n_0;
  wire pout0_carry__1_i_2__7_n_0;
  wire pout0_carry__1_i_3__7_n_0;
  wire pout0_carry__1_i_4__7_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__7_n_0;
  wire pout0_carry__2_i_2__7_n_0;
  wire pout0_carry__2_i_3__7_n_0;
  wire pout0_carry__2_i_4__7_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__7_n_0;
  wire pout0_carry__3_i_2__7_n_0;
  wire pout0_carry__3_i_3__7_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__7_n_0;
  wire pout0_carry_i_2__7_n_0;
  wire pout0_carry_i_3__7_n_0;
  wire pout0_carry_i_4__7_n_0;
  wire pout0_carry_i_5__7_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(fx24[1]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(fx24[2]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(fx24[3]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(fx24[4]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(fx24[5]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(fx24[6]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(fx24[7]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(o14[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__3_n_0,outp0_carry_i_2__3_n_0,outp0_carry_i_3__3_n_0,outp0_carry_i_4__3_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(o14[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__3_n_0,outp0_carry__0_i_2__3_n_0,outp0_carry__0_i_3__3_n_0,outp0_carry__0_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__3
       (.I0(p_0_in[7]),
        .I1(o14[7]),
        .O(outp0_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__3
       (.I0(p_0_in[6]),
        .I1(o14[6]),
        .O(outp0_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__3
       (.I0(p_0_in[5]),
        .I1(o14[5]),
        .O(outp0_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__3
       (.I0(p_0_in[4]),
        .I1(o14[4]),
        .O(outp0_carry__0_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__3
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__3
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__3
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__3
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,o14[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__3_n_0,outp0_carry__1_i_2__3_n_0,outp0_carry__1_i_3__3_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__3
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(o14[10]),
        .O(outp0_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__3
       (.I0(p_0_in[9]),
        .I1(o14[9]),
        .O(outp0_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__3
       (.I0(p_0_in[8]),
        .I1(o14[8]),
        .O(outp0_carry__1_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__4
       (.I0(fx24[7]),
        .I1(fx24[6]),
        .I2(outp0_carry__1_i_8__4_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__3
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__3_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__3
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__3
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__4
       (.I0(fx24[2]),
        .I1(fx24[1]),
        .I2(fx24[5]),
        .I3(fx24[3]),
        .I4(fx24[4]),
        .O(outp0_carry__1_i_8__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__3
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__3
       (.I0(p_0_in[3]),
        .I1(o14[3]),
        .O(outp0_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__3
       (.I0(p_0_in[2]),
        .I1(o14[2]),
        .O(outp0_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__3
       (.I0(p_0_in[1]),
        .I1(o14[1]),
        .O(outp0_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__3
       (.I0(p_0_in[0]),
        .I1(o14[0]),
        .O(outp0_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__3
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__3
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__3
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__3
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__7_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__7_n_0,pout0_carry_i_3__7_n_0,pout0_carry_i_4__7_n_0,pout0_carry_i_5__7_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__7_n_0,pout0_carry__0_i_2__7_n_0,pout0_carry__0_i_3__7_n_0,pout0_carry__0_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__7
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__7
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__7
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__7
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__7_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__7_n_0,pout0_carry__1_i_2__7_n_0,pout0_carry__1_i_3__7_n_0,pout0_carry__1_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__7
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__7
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__7
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__7
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__7_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__7_n_0,pout0_carry__2_i_2__7_n_0,pout0_carry__2_i_3__7_n_0,pout0_carry__2_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__7
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__7
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__7
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__7
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__7_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__7_n_0,pout0_carry__3_i_2__7_n_0,pout0_carry__3_i_3__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__7
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__7
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__7
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__7
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__7
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__7
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__7
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__7
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__7_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_33
   (Q,
    load_w,
    load_w_reg,
    sys_clk,
    \f_inp_reg[7] ,
    \outp_reg[10]_0 ,
    o15,
    p_2_in);
  output [10:0]Q;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\f_inp_reg[7] ;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]o15;
  input p_2_in;

  wire [10:0]Q;
  wire [6:0]\f_inp_reg[7] ;
  wire load_w;
  wire load_w_reg;
  wire [10:0]o15;
  wire outp0_carry__0_i_1__4_n_0;
  wire outp0_carry__0_i_2__4_n_0;
  wire outp0_carry__0_i_3__4_n_0;
  wire outp0_carry__0_i_4__4_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__4_n_0;
  wire outp0_carry__1_i_2__4_n_0;
  wire outp0_carry__1_i_3__4_n_0;
  wire outp0_carry__1_i_9__4_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__4_n_0;
  wire outp0_carry_i_2__4_n_0;
  wire outp0_carry_i_3__4_n_0;
  wire outp0_carry_i_4__4_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__8_n_0;
  wire pout0_carry__0_i_2__8_n_0;
  wire pout0_carry__0_i_3__8_n_0;
  wire pout0_carry__0_i_4__8_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__8_n_0;
  wire pout0_carry__1_i_2__8_n_0;
  wire pout0_carry__1_i_3__8_n_0;
  wire pout0_carry__1_i_4__8_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__8_n_0;
  wire pout0_carry__2_i_2__8_n_0;
  wire pout0_carry__2_i_3__8_n_0;
  wire pout0_carry__2_i_4__8_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__8_n_0;
  wire pout0_carry__3_i_2__8_n_0;
  wire pout0_carry__3_i_3__8_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__8_n_0;
  wire pout0_carry_i_2__8_n_0;
  wire pout0_carry_i_3__8_n_0;
  wire pout0_carry_i_4__8_n_0;
  wire pout0_carry_i_5__8_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(o15[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__4_n_0,outp0_carry_i_2__4_n_0,outp0_carry_i_3__4_n_0,outp0_carry_i_4__4_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(o15[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__4_n_0,outp0_carry__0_i_2__4_n_0,outp0_carry__0_i_3__4_n_0,outp0_carry__0_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__4
       (.I0(p_0_in[7]),
        .I1(o15[7]),
        .O(outp0_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__4
       (.I0(p_0_in[6]),
        .I1(o15[6]),
        .O(outp0_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__4
       (.I0(p_0_in[5]),
        .I1(o15[5]),
        .O(outp0_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__4
       (.I0(p_0_in[4]),
        .I1(o15[4]),
        .O(outp0_carry__0_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__4
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__4
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__4
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__4
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,o15[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__4_n_0,outp0_carry__1_i_2__4_n_0,outp0_carry__1_i_3__4_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__4
       (.I0(p_2_in),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(o15[10]),
        .O(outp0_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__4
       (.I0(p_0_in[9]),
        .I1(o15[9]),
        .O(outp0_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__4
       (.I0(p_0_in[8]),
        .I1(o15[8]),
        .O(outp0_carry__1_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__4
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__4_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__4
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__4
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__4
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__4
       (.I0(p_0_in[3]),
        .I1(o15[3]),
        .O(outp0_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__4
       (.I0(p_0_in[2]),
        .I1(o15[2]),
        .O(outp0_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__4
       (.I0(p_0_in[1]),
        .I1(o15[1]),
        .O(outp0_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__4
       (.I0(p_0_in[0]),
        .I1(o15[0]),
        .O(outp0_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__4
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__4
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__4
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__4
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\f_inp_reg[7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__8_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__8_n_0,pout0_carry_i_3__8_n_0,pout0_carry_i_4__8_n_0,pout0_carry_i_5__8_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__8_n_0,pout0_carry__0_i_2__8_n_0,pout0_carry__0_i_3__8_n_0,pout0_carry__0_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__8
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__8
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__8
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__8
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__8_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__8_n_0,pout0_carry__1_i_2__8_n_0,pout0_carry__1_i_3__8_n_0,pout0_carry__1_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__8
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__8
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__8
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__8
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__8_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__8_n_0,pout0_carry__2_i_2__8_n_0,pout0_carry__2_i_3__8_n_0,pout0_carry__2_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__8
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__8
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__8
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__8
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__8_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__8_n_0,pout0_carry__3_i_2__8_n_0,pout0_carry__3_i_3__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__8
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__8
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__8
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__8
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__8
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__8
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__8
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__8
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__8_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_34
   (p_2_in,
    Q,
    \outp_reg[10]_0 ,
    load_w,
    en_din,
    sys_clk,
    \p_reg[0] ,
    \p_reg[0]_0 ,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_1,
    load_w_reg,
    \x_in_reg[2][7] );
  output p_2_in;
  output [6:0]Q;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input en_din;
  input sys_clk;
  input [0:0]\p_reg[0] ;
  input [6:0]\p_reg[0]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_1;
  input load_w_reg;
  input [6:0]\x_in_reg[2][7] ;

  wire [6:0]Q;
  wire en_din;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__5_n_0;
  wire outp0_carry__0_i_2__5_n_0;
  wire outp0_carry__0_i_3__5_n_0;
  wire outp0_carry__0_i_4__5_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__5_n_0;
  wire outp0_carry__1_i_2__5_n_0;
  wire outp0_carry__1_i_3__5_n_0;
  wire outp0_carry__1_i_8__6_n_0;
  wire outp0_carry__1_i_9__5_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__5_n_0;
  wire outp0_carry_i_2__5_n_0;
  wire outp0_carry_i_3__5_n_0;
  wire outp0_carry_i_4__5_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_1;
  wire [0:0]\p_reg[0] ;
  wire [6:0]\p_reg[0]_0 ;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__9_n_0;
  wire pout0_carry__0_i_2__9_n_0;
  wire pout0_carry__0_i_3__9_n_0;
  wire pout0_carry__0_i_4__9_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__9_n_0;
  wire pout0_carry__1_i_2__9_n_0;
  wire pout0_carry__1_i_3__9_n_0;
  wire pout0_carry__1_i_4__9_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__9_n_0;
  wire pout0_carry__2_i_2__9_n_0;
  wire pout0_carry__2_i_3__9_n_0;
  wire pout0_carry__2_i_4__9_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__9_n_0;
  wire pout0_carry__3_i_2__9_n_0;
  wire pout0_carry__3_i_3__9_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__9_n_0;
  wire pout0_carry_i_2__9_n_0;
  wire pout0_carry_i_3__9_n_0;
  wire pout0_carry_i_4__9_n_0;
  wire pout0_carry_i_5__9_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[2][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[2][7] [6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__5_n_0,outp0_carry_i_2__5_n_0,outp0_carry_i_3__5_n_0,outp0_carry_i_4__5_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__5_n_0,outp0_carry__0_i_2__5_n_0,outp0_carry__0_i_3__5_n_0,outp0_carry__0_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__5
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__5
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__5
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__5
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__5
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__5
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__5
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__5
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__5_n_0,outp0_carry__1_i_2__5_n_0,outp0_carry__1_i_3__5_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__5
       (.I0(p_2_in_1),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__5
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__5
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__6
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__6_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__5
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__5_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__5
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__5
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__5
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__5
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__5
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__5
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__5
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__5
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__5
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__5
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__5
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_1),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_reg[0]_0 ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en_din),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\p_reg[0] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__9_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__9_n_0,pout0_carry_i_3__9_n_0,pout0_carry_i_4__9_n_0,pout0_carry_i_5__9_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__9_n_0,pout0_carry__0_i_2__9_n_0,pout0_carry__0_i_3__9_n_0,pout0_carry__0_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__9
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__9
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__9
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__9
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__9_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__9_n_0,pout0_carry__1_i_2__9_n_0,pout0_carry__1_i_3__9_n_0,pout0_carry__1_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__9
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__9
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__9
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__9
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__9_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__9_n_0,pout0_carry__2_i_2__9_n_0,pout0_carry__2_i_3__9_n_0,pout0_carry__2_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__9
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__9
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__9
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__9
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__9_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__9_n_0,pout0_carry__3_i_2__9_n_0,pout0_carry__3_i_3__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__9
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__9
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__9
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__9
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__9
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__9
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__9
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__9
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__9_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_35
   (p_2_in,
    Q,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    \x_in_reg[2][7] ,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]Q;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\x_in_reg[2][7] ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__6_n_0;
  wire outp0_carry__0_i_2__6_n_0;
  wire outp0_carry__0_i_3__6_n_0;
  wire outp0_carry__0_i_4__6_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__6_n_0;
  wire outp0_carry__1_i_2__6_n_0;
  wire outp0_carry__1_i_3__6_n_0;
  wire outp0_carry__1_i_8__7_n_0;
  wire outp0_carry__1_i_9__6_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__6_n_0;
  wire outp0_carry_i_2__6_n_0;
  wire outp0_carry_i_3__6_n_0;
  wire outp0_carry_i_4__6_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__10_n_0;
  wire pout0_carry__0_i_2__10_n_0;
  wire pout0_carry__0_i_3__10_n_0;
  wire pout0_carry__0_i_4__10_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__10_n_0;
  wire pout0_carry__1_i_2__10_n_0;
  wire pout0_carry__1_i_3__10_n_0;
  wire pout0_carry__1_i_4__10_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__10_n_0;
  wire pout0_carry__2_i_2__10_n_0;
  wire pout0_carry__2_i_3__10_n_0;
  wire pout0_carry__2_i_4__10_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__10_n_0;
  wire pout0_carry__3_i_2__10_n_0;
  wire pout0_carry__3_i_3__10_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__10_n_0;
  wire pout0_carry_i_2__10_n_0;
  wire pout0_carry_i_3__10_n_0;
  wire pout0_carry_i_4__10_n_0;
  wire pout0_carry_i_5__10_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[2][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__6_n_0,outp0_carry_i_2__6_n_0,outp0_carry_i_3__6_n_0,outp0_carry_i_4__6_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__6_n_0,outp0_carry__0_i_2__6_n_0,outp0_carry__0_i_3__6_n_0,outp0_carry__0_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__6
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__6
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__6
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__6
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__6
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__6
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__6
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__6
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__6_n_0,outp0_carry__1_i_2__6_n_0,outp0_carry__1_i_3__6_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__6
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__6
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__6
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__7
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__7_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__6
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__6_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__6
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__6
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__7
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__6
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__6
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__6
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__6
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__6
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__6
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__6
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__6
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__6
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_in_reg[2][7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__10_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__10_n_0,pout0_carry_i_3__10_n_0,pout0_carry_i_4__10_n_0,pout0_carry_i_5__10_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__10_n_0,pout0_carry__0_i_2__10_n_0,pout0_carry__0_i_3__10_n_0,pout0_carry__0_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__10
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__10
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__10
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__10
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__10_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__10_n_0,pout0_carry__1_i_2__10_n_0,pout0_carry__1_i_3__10_n_0,pout0_carry__1_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__10
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__10
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__10
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__10
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__10_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__10_n_0,pout0_carry__2_i_2__10_n_0,pout0_carry__2_i_3__10_n_0,pout0_carry__2_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__10
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__10
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__10
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__10
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__10_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__10_n_0,pout0_carry__3_i_2__10_n_0,pout0_carry__3_i_3__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__10
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__10
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__10
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__10
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__10
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__10
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__10
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__10
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__10_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_36
   (p_2_in,
    outp2_0,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]outp2_0;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__7_n_0;
  wire outp0_carry__0_i_2__7_n_0;
  wire outp0_carry__0_i_3__7_n_0;
  wire outp0_carry__0_i_4__7_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__7_n_0;
  wire outp0_carry__1_i_2__7_n_0;
  wire outp0_carry__1_i_3__7_n_0;
  wire outp0_carry__1_i_8__8_n_0;
  wire outp0_carry__1_i_9__7_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__7_n_0;
  wire outp0_carry_i_2__7_n_0;
  wire outp0_carry_i_3__7_n_0;
  wire outp0_carry_i_4__7_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire [6:0]outp2_0;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__11_n_0;
  wire pout0_carry__0_i_2__11_n_0;
  wire pout0_carry__0_i_3__11_n_0;
  wire pout0_carry__0_i_4__11_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__11_n_0;
  wire pout0_carry__1_i_2__11_n_0;
  wire pout0_carry__1_i_3__11_n_0;
  wire pout0_carry__1_i_4__11_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__11_n_0;
  wire pout0_carry__2_i_2__11_n_0;
  wire pout0_carry__2_i_3__11_n_0;
  wire pout0_carry__2_i_4__11_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__11_n_0;
  wire pout0_carry__3_i_2__11_n_0;
  wire pout0_carry__3_i_3__11_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__11_n_0;
  wire pout0_carry_i_2__11_n_0;
  wire pout0_carry_i_3__11_n_0;
  wire pout0_carry_i_4__11_n_0;
  wire pout0_carry_i_5__11_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(outp2_0[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(outp2_0[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(outp2_0[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(outp2_0[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(outp2_0[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(outp2_0[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(outp2_0[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__7_n_0,outp0_carry_i_2__7_n_0,outp0_carry_i_3__7_n_0,outp0_carry_i_4__7_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__7_n_0,outp0_carry__0_i_2__7_n_0,outp0_carry__0_i_3__7_n_0,outp0_carry__0_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__7
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__7
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__7
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__7
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__7
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__7
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__7
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__7
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__7_n_0,outp0_carry__1_i_2__7_n_0,outp0_carry__1_i_3__7_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__7
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__7
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__7
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__8
       (.I0(outp2_0[6]),
        .I1(outp2_0[5]),
        .I2(outp0_carry__1_i_8__8_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__7
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__7_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__7
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__7
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__8
       (.I0(outp2_0[1]),
        .I1(outp2_0[0]),
        .I2(outp2_0[4]),
        .I3(outp2_0[2]),
        .I4(outp2_0[3]),
        .O(outp0_carry__1_i_8__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__7
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__7
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__7
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__7
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__7
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__7
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__7
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__7
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__7
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__11_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__11_n_0,pout0_carry_i_3__11_n_0,pout0_carry_i_4__11_n_0,pout0_carry_i_5__11_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__11_n_0,pout0_carry__0_i_2__11_n_0,pout0_carry__0_i_3__11_n_0,pout0_carry__0_i_4__11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__11
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__11
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__11
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__11
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__11_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__11_n_0,pout0_carry__1_i_2__11_n_0,pout0_carry__1_i_3__11_n_0,pout0_carry__1_i_4__11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__11
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__11
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__11
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__11
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__11_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__11_n_0,pout0_carry__2_i_2__11_n_0,pout0_carry__2_i_3__11_n_0,pout0_carry__2_i_4__11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__11
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__11
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__11
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__11
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__11_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__11_n_0,pout0_carry__3_i_2__11_n_0,pout0_carry__3_i_3__11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__11
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__11
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__11
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__11
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__11
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__11
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__11
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__11
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__11_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_37
   (p_2_in,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire [7:1]fx34;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__8_n_0;
  wire outp0_carry__0_i_2__8_n_0;
  wire outp0_carry__0_i_3__8_n_0;
  wire outp0_carry__0_i_4__8_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__8_n_0;
  wire outp0_carry__1_i_2__8_n_0;
  wire outp0_carry__1_i_3__8_n_0;
  wire outp0_carry__1_i_8__9_n_0;
  wire outp0_carry__1_i_9__8_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__8_n_0;
  wire outp0_carry_i_2__8_n_0;
  wire outp0_carry_i_3__8_n_0;
  wire outp0_carry_i_4__8_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__12_n_0;
  wire pout0_carry__0_i_2__12_n_0;
  wire pout0_carry__0_i_3__12_n_0;
  wire pout0_carry__0_i_4__12_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__12_n_0;
  wire pout0_carry__1_i_2__12_n_0;
  wire pout0_carry__1_i_3__12_n_0;
  wire pout0_carry__1_i_4__12_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__12_n_0;
  wire pout0_carry__2_i_2__12_n_0;
  wire pout0_carry__2_i_3__12_n_0;
  wire pout0_carry__2_i_4__12_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__12_n_0;
  wire pout0_carry__3_i_2__12_n_0;
  wire pout0_carry__3_i_3__12_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__12_n_0;
  wire pout0_carry_i_2__12_n_0;
  wire pout0_carry_i_3__12_n_0;
  wire pout0_carry_i_4__12_n_0;
  wire pout0_carry_i_5__12_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(fx34[1]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(fx34[2]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(fx34[3]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(fx34[4]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(fx34[5]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(fx34[6]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(fx34[7]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__8_n_0,outp0_carry_i_2__8_n_0,outp0_carry_i_3__8_n_0,outp0_carry_i_4__8_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__8_n_0,outp0_carry__0_i_2__8_n_0,outp0_carry__0_i_3__8_n_0,outp0_carry__0_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__8
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__8
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__8
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__8
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__8
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__8
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__8
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__8
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__8_n_0,outp0_carry__1_i_2__8_n_0,outp0_carry__1_i_3__8_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__8
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__8
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__8
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__9
       (.I0(fx34[7]),
        .I1(fx34[6]),
        .I2(outp0_carry__1_i_8__9_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__8
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__8_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__8
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__8
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__9
       (.I0(fx34[2]),
        .I1(fx34[1]),
        .I2(fx34[5]),
        .I3(fx34[3]),
        .I4(fx34[4]),
        .O(outp0_carry__1_i_8__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__8
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__8
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__8
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__8
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__8
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__8
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__8
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__8
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__8
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__12_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__12_n_0,pout0_carry_i_3__12_n_0,pout0_carry_i_4__12_n_0,pout0_carry_i_5__12_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__12_n_0,pout0_carry__0_i_2__12_n_0,pout0_carry__0_i_3__12_n_0,pout0_carry__0_i_4__12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__12
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__12
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__12
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__12
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__12_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__12_n_0,pout0_carry__1_i_2__12_n_0,pout0_carry__1_i_3__12_n_0,pout0_carry__1_i_4__12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__12
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__12
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__12
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__12
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__12_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__12_n_0,pout0_carry__2_i_2__12_n_0,pout0_carry__2_i_3__12_n_0,pout0_carry__2_i_4__12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__12
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__12
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__12
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__12
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__12_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__12_n_0,pout0_carry__3_i_2__12_n_0,pout0_carry__3_i_3__12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__12
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__12
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__12
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__12
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__12
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__12
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__12
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__12
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__12_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_38
   (\outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    \f_inp_reg[7] ,
    \outp_reg[10]_1 ,
    Q,
    p_2_in);
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\f_inp_reg[7] ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]Q;
  input p_2_in;

  wire [10:0]Q;
  wire [6:0]\f_inp_reg[7] ;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__9_n_0;
  wire outp0_carry__0_i_2__9_n_0;
  wire outp0_carry__0_i_3__9_n_0;
  wire outp0_carry__0_i_4__9_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__9_n_0;
  wire outp0_carry__1_i_2__9_n_0;
  wire outp0_carry__1_i_3__9_n_0;
  wire outp0_carry__1_i_9__9_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__9_n_0;
  wire outp0_carry_i_2__9_n_0;
  wire outp0_carry_i_3__9_n_0;
  wire outp0_carry_i_4__9_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__13_n_0;
  wire pout0_carry__0_i_2__13_n_0;
  wire pout0_carry__0_i_3__13_n_0;
  wire pout0_carry__0_i_4__13_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__13_n_0;
  wire pout0_carry__1_i_2__13_n_0;
  wire pout0_carry__1_i_3__13_n_0;
  wire pout0_carry__1_i_4__13_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__13_n_0;
  wire pout0_carry__2_i_2__13_n_0;
  wire pout0_carry__2_i_3__13_n_0;
  wire pout0_carry__2_i_4__13_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__13_n_0;
  wire pout0_carry__3_i_2__13_n_0;
  wire pout0_carry__3_i_3__13_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__13_n_0;
  wire pout0_carry_i_2__13_n_0;
  wire pout0_carry_i_3__13_n_0;
  wire pout0_carry_i_4__13_n_0;
  wire pout0_carry_i_5__13_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__9_n_0,outp0_carry_i_2__9_n_0,outp0_carry_i_3__9_n_0,outp0_carry_i_4__9_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__9_n_0,outp0_carry__0_i_2__9_n_0,outp0_carry__0_i_3__9_n_0,outp0_carry__0_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__9
       (.I0(p_0_in[7]),
        .I1(Q[7]),
        .O(outp0_carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__9
       (.I0(p_0_in[6]),
        .I1(Q[6]),
        .O(outp0_carry__0_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__9
       (.I0(p_0_in[5]),
        .I1(Q[5]),
        .O(outp0_carry__0_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__9
       (.I0(p_0_in[4]),
        .I1(Q[4]),
        .O(outp0_carry__0_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__9
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__9
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__9
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__9
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__9_n_0,outp0_carry__1_i_2__9_n_0,outp0_carry__1_i_3__9_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__9
       (.I0(p_2_in),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(Q[10]),
        .O(outp0_carry__1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__9
       (.I0(p_0_in[9]),
        .I1(Q[9]),
        .O(outp0_carry__1_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__9
       (.I0(p_0_in[8]),
        .I1(Q[8]),
        .O(outp0_carry__1_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__9
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__9_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__9
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__9
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__9
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__9
       (.I0(p_0_in[3]),
        .I1(Q[3]),
        .O(outp0_carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__9
       (.I0(p_0_in[2]),
        .I1(Q[2]),
        .O(outp0_carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__9
       (.I0(p_0_in[1]),
        .I1(Q[1]),
        .O(outp0_carry_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__9
       (.I0(p_0_in[0]),
        .I1(Q[0]),
        .O(outp0_carry_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__9
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__9
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__9
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__9
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\f_inp_reg[7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__13_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__13_n_0,pout0_carry_i_3__13_n_0,pout0_carry_i_4__13_n_0,pout0_carry_i_5__13_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__13_n_0,pout0_carry__0_i_2__13_n_0,pout0_carry__0_i_3__13_n_0,pout0_carry__0_i_4__13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__13
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__13
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__13
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__13
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__13_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__13_n_0,pout0_carry__1_i_2__13_n_0,pout0_carry__1_i_3__13_n_0,pout0_carry__1_i_4__13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__13
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__13
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__13
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__13
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__13_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__13_n_0,pout0_carry__2_i_2__13_n_0,pout0_carry__2_i_3__13_n_0,pout0_carry__2_i_4__13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__13
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__13
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__13
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__13
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__13_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__13_n_0,pout0_carry__3_i_2__13_n_0,pout0_carry__3_i_3__13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__13
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__13
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__13
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__13
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__13
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__13
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__13
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__13
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__13_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_39
   (p_2_in,
    Q,
    \outp_reg[10]_0 ,
    load_w,
    en_din,
    sys_clk,
    \p_reg[4] ,
    \p_reg[0] ,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_2,
    load_w_reg,
    \x_in_reg[3][7] );
  output p_2_in;
  output [6:0]Q;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input en_din;
  input sys_clk;
  input [0:0]\p_reg[4] ;
  input [6:0]\p_reg[0] ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_2;
  input load_w_reg;
  input [6:0]\x_in_reg[3][7] ;

  wire [6:0]Q;
  wire en_din;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__10_n_0;
  wire outp0_carry__0_i_2__10_n_0;
  wire outp0_carry__0_i_3__10_n_0;
  wire outp0_carry__0_i_4__10_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__10_n_0;
  wire outp0_carry__1_i_2__10_n_0;
  wire outp0_carry__1_i_3__10_n_0;
  wire outp0_carry__1_i_8__11_n_0;
  wire outp0_carry__1_i_9__10_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__10_n_0;
  wire outp0_carry_i_2__10_n_0;
  wire outp0_carry_i_3__10_n_0;
  wire outp0_carry_i_4__10_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_2;
  wire [6:0]\p_reg[0] ;
  wire [0:0]\p_reg[4] ;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__14_n_0;
  wire pout0_carry__0_i_2__14_n_0;
  wire pout0_carry__0_i_3__14_n_0;
  wire pout0_carry__0_i_4__14_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__14_n_0;
  wire pout0_carry__1_i_2__14_n_0;
  wire pout0_carry__1_i_3__14_n_0;
  wire pout0_carry__1_i_4__14_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__14_n_0;
  wire pout0_carry__2_i_2__14_n_0;
  wire pout0_carry__2_i_3__14_n_0;
  wire pout0_carry__2_i_4__14_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__14_n_0;
  wire pout0_carry__3_i_2__14_n_0;
  wire pout0_carry__3_i_3__14_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__14_n_0;
  wire pout0_carry_i_2__14_n_0;
  wire pout0_carry_i_3__14_n_0;
  wire pout0_carry_i_4__14_n_0;
  wire pout0_carry_i_5__14_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[3][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[3][7] [6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__10_n_0,outp0_carry_i_2__10_n_0,outp0_carry_i_3__10_n_0,outp0_carry_i_4__10_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__10_n_0,outp0_carry__0_i_2__10_n_0,outp0_carry__0_i_3__10_n_0,outp0_carry__0_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__10
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__10
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__10
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__10
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__10
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__10
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__10
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__10
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__10_n_0,outp0_carry__1_i_2__10_n_0,outp0_carry__1_i_3__10_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__10
       (.I0(p_2_in_2),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__10
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__10
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__10_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__11
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__11_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__10
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__10_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__10
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__10
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__11
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__10
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__10
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__10
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__10
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__10
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__10
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__10
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__10
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__10
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_2),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_reg[0] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en_din),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\p_reg[4] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__14_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__14_n_0,pout0_carry_i_3__14_n_0,pout0_carry_i_4__14_n_0,pout0_carry_i_5__14_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__14_n_0,pout0_carry__0_i_2__14_n_0,pout0_carry__0_i_3__14_n_0,pout0_carry__0_i_4__14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__14
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__14
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__14
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__14
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__14_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__14_n_0,pout0_carry__1_i_2__14_n_0,pout0_carry__1_i_3__14_n_0,pout0_carry__1_i_4__14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__14
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__14
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__14
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__14
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__14_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__14_n_0,pout0_carry__2_i_2__14_n_0,pout0_carry__2_i_3__14_n_0,pout0_carry__2_i_4__14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__14
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__14
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__14
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__14
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__14_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__14_n_0,pout0_carry__3_i_2__14_n_0,pout0_carry__3_i_3__14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__14
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__14
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__14
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__14
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__14
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__14
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__14
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__14
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__14_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_40
   (p_2_in,
    Q,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    \x_in_reg[3][7] ,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]Q;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\x_in_reg[3][7] ;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__11_n_0;
  wire outp0_carry__0_i_2__11_n_0;
  wire outp0_carry__0_i_3__11_n_0;
  wire outp0_carry__0_i_4__11_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__11_n_0;
  wire outp0_carry__1_i_2__11_n_0;
  wire outp0_carry__1_i_3__11_n_0;
  wire outp0_carry__1_i_8__12_n_0;
  wire outp0_carry__1_i_9__11_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__11_n_0;
  wire outp0_carry_i_2__11_n_0;
  wire outp0_carry_i_3__11_n_0;
  wire outp0_carry_i_4__11_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__15_n_0;
  wire pout0_carry__0_i_2__15_n_0;
  wire pout0_carry__0_i_3__15_n_0;
  wire pout0_carry__0_i_4__15_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__15_n_0;
  wire pout0_carry__1_i_2__15_n_0;
  wire pout0_carry__1_i_3__15_n_0;
  wire pout0_carry__1_i_4__15_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__15_n_0;
  wire pout0_carry__2_i_2__15_n_0;
  wire pout0_carry__2_i_3__15_n_0;
  wire pout0_carry__2_i_4__15_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__15_n_0;
  wire pout0_carry__3_i_2__15_n_0;
  wire pout0_carry__3_i_3__15_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__15_n_0;
  wire pout0_carry_i_2__15_n_0;
  wire pout0_carry_i_3__15_n_0;
  wire pout0_carry_i_4__15_n_0;
  wire pout0_carry_i_5__15_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[3][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__11_n_0,outp0_carry_i_2__11_n_0,outp0_carry_i_3__11_n_0,outp0_carry_i_4__11_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__11_n_0,outp0_carry__0_i_2__11_n_0,outp0_carry__0_i_3__11_n_0,outp0_carry__0_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__11
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__11
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__11
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__11
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__11
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__11
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__11
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__11
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__11_n_0,outp0_carry__1_i_2__11_n_0,outp0_carry__1_i_3__11_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__11
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__11
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__11
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__11_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__12
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__12_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__11
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__11_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__11
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__11
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__11
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__11
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__11
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__11
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__11
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__11
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__11
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__11
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__11
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_in_reg[3][7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__15_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__15_n_0,pout0_carry_i_3__15_n_0,pout0_carry_i_4__15_n_0,pout0_carry_i_5__15_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__15_n_0,pout0_carry__0_i_2__15_n_0,pout0_carry__0_i_3__15_n_0,pout0_carry__0_i_4__15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__15
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__15
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__15
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__15
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__15_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__15_n_0,pout0_carry__1_i_2__15_n_0,pout0_carry__1_i_3__15_n_0,pout0_carry__1_i_4__15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__15
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__15
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__15
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__15
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__15_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__15_n_0,pout0_carry__2_i_2__15_n_0,pout0_carry__2_i_3__15_n_0,pout0_carry__2_i_4__15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__15
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__15
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__15
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__15
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__15_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__15_n_0,pout0_carry__3_i_2__15_n_0,pout0_carry__3_i_3__15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__15
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__15
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__15
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__15
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__15
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__15
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__15
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__15
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__15_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_41
   (p_2_in,
    outp2_0,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]outp2_0;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__12_n_0;
  wire outp0_carry__0_i_2__12_n_0;
  wire outp0_carry__0_i_3__12_n_0;
  wire outp0_carry__0_i_4__12_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__12_n_0;
  wire outp0_carry__1_i_2__12_n_0;
  wire outp0_carry__1_i_3__12_n_0;
  wire outp0_carry__1_i_8__13_n_0;
  wire outp0_carry__1_i_9__12_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__12_n_0;
  wire outp0_carry_i_2__12_n_0;
  wire outp0_carry_i_3__12_n_0;
  wire outp0_carry_i_4__12_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire [6:0]outp2_0;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__16_n_0;
  wire pout0_carry__0_i_2__16_n_0;
  wire pout0_carry__0_i_3__16_n_0;
  wire pout0_carry__0_i_4__16_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__16_n_0;
  wire pout0_carry__1_i_2__16_n_0;
  wire pout0_carry__1_i_3__16_n_0;
  wire pout0_carry__1_i_4__16_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__16_n_0;
  wire pout0_carry__2_i_2__16_n_0;
  wire pout0_carry__2_i_3__16_n_0;
  wire pout0_carry__2_i_4__16_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__16_n_0;
  wire pout0_carry__3_i_2__16_n_0;
  wire pout0_carry__3_i_3__16_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__16_n_0;
  wire pout0_carry_i_2__16_n_0;
  wire pout0_carry_i_3__16_n_0;
  wire pout0_carry_i_4__16_n_0;
  wire pout0_carry_i_5__16_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(outp2_0[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(outp2_0[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(outp2_0[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(outp2_0[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(outp2_0[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(outp2_0[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(outp2_0[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__12_n_0,outp0_carry_i_2__12_n_0,outp0_carry_i_3__12_n_0,outp0_carry_i_4__12_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__12_n_0,outp0_carry__0_i_2__12_n_0,outp0_carry__0_i_3__12_n_0,outp0_carry__0_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__12
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__12
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__12
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__12
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__12
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__12
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__12
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__12
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__12_n_0,outp0_carry__1_i_2__12_n_0,outp0_carry__1_i_3__12_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__12
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__12
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__12
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__12_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__13
       (.I0(outp2_0[6]),
        .I1(outp2_0[5]),
        .I2(outp0_carry__1_i_8__13_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__12
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__12_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__12
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__12
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__13
       (.I0(outp2_0[1]),
        .I1(outp2_0[0]),
        .I2(outp2_0[4]),
        .I3(outp2_0[2]),
        .I4(outp2_0[3]),
        .O(outp0_carry__1_i_8__13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__12
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__12
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__12
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__12
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__12
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__12
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__12
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__12
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__12
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__16_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__16_n_0,pout0_carry_i_3__16_n_0,pout0_carry_i_4__16_n_0,pout0_carry_i_5__16_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__16_n_0,pout0_carry__0_i_2__16_n_0,pout0_carry__0_i_3__16_n_0,pout0_carry__0_i_4__16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__16
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__16
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__16
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__16
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__16_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__16_n_0,pout0_carry__1_i_2__16_n_0,pout0_carry__1_i_3__16_n_0,pout0_carry__1_i_4__16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__16
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__16
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__16
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__16
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__16_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__16_n_0,pout0_carry__2_i_2__16_n_0,pout0_carry__2_i_3__16_n_0,pout0_carry__2_i_4__16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__16
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__16
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__16
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__16
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__16_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__16_n_0,pout0_carry__3_i_2__16_n_0,pout0_carry__3_i_3__16_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__16
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__16
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__16
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__16
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__16
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__16
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__16
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__16
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__16_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_42
   (p_2_in,
    \outp_reg[10]_0 ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [10:0]\outp_reg[10]_0 ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire [7:1]fx44;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__13_n_0;
  wire outp0_carry__0_i_2__13_n_0;
  wire outp0_carry__0_i_3__13_n_0;
  wire outp0_carry__0_i_4__13_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__13_n_0;
  wire outp0_carry__1_i_2__13_n_0;
  wire outp0_carry__1_i_3__13_n_0;
  wire outp0_carry__1_i_8__14_n_0;
  wire outp0_carry__1_i_9__13_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__13_n_0;
  wire outp0_carry_i_2__13_n_0;
  wire outp0_carry_i_3__13_n_0;
  wire outp0_carry_i_4__13_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__17_n_0;
  wire pout0_carry__0_i_2__17_n_0;
  wire pout0_carry__0_i_3__17_n_0;
  wire pout0_carry__0_i_4__17_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__17_n_0;
  wire pout0_carry__1_i_2__17_n_0;
  wire pout0_carry__1_i_3__17_n_0;
  wire pout0_carry__1_i_4__17_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__17_n_0;
  wire pout0_carry__2_i_2__17_n_0;
  wire pout0_carry__2_i_3__17_n_0;
  wire pout0_carry__2_i_4__17_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__17_n_0;
  wire pout0_carry__3_i_2__17_n_0;
  wire pout0_carry__3_i_3__17_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__17_n_0;
  wire pout0_carry_i_2__17_n_0;
  wire pout0_carry_i_3__17_n_0;
  wire pout0_carry_i_4__17_n_0;
  wire pout0_carry_i_5__17_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(fx44[1]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(fx44[2]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(fx44[3]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(fx44[4]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(fx44[5]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(fx44[6]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(fx44[7]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__13_n_0,outp0_carry_i_2__13_n_0,outp0_carry_i_3__13_n_0,outp0_carry_i_4__13_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_2 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__13_n_0,outp0_carry__0_i_2__13_n_0,outp0_carry__0_i_3__13_n_0,outp0_carry__0_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__13
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_2 [7]),
        .O(outp0_carry__0_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__13
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_2 [6]),
        .O(outp0_carry__0_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__13
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_2 [5]),
        .O(outp0_carry__0_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__13
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_2 [4]),
        .O(outp0_carry__0_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__13
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__13
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__13
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__13
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_2 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__13_n_0,outp0_carry__1_i_2__13_n_0,outp0_carry__1_i_3__13_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__13
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_2 [10]),
        .O(outp0_carry__1_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__13
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_2 [9]),
        .O(outp0_carry__1_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__13
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_2 [8]),
        .O(outp0_carry__1_i_3__13_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__14
       (.I0(fx44[7]),
        .I1(fx44[6]),
        .I2(outp0_carry__1_i_8__14_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__13
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__13_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__13
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__13
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__14
       (.I0(fx44[2]),
        .I1(fx44[1]),
        .I2(fx44[5]),
        .I3(fx44[3]),
        .I4(fx44[4]),
        .O(outp0_carry__1_i_8__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__13
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__13
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_2 [3]),
        .O(outp0_carry_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__13
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_2 [2]),
        .O(outp0_carry_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__13
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_2 [1]),
        .O(outp0_carry_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__13
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_2 [0]),
        .O(outp0_carry_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__13
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__13
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__13
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__13
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_1 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\outp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\outp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\outp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\outp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\outp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\outp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\outp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\outp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\outp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\outp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\outp_reg[10]_0 [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__17_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__17_n_0,pout0_carry_i_3__17_n_0,pout0_carry_i_4__17_n_0,pout0_carry_i_5__17_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__17_n_0,pout0_carry__0_i_2__17_n_0,pout0_carry__0_i_3__17_n_0,pout0_carry__0_i_4__17_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__17
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__17
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__17
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__17
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__17_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__17_n_0,pout0_carry__1_i_2__17_n_0,pout0_carry__1_i_3__17_n_0,pout0_carry__1_i_4__17_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__17
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__17
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__17
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__17
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__17_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__17_n_0,pout0_carry__2_i_2__17_n_0,pout0_carry__2_i_3__17_n_0,pout0_carry__2_i_4__17_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__17
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__17
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__17
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__17
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__17_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__17_n_0,pout0_carry__3_i_2__17_n_0,pout0_carry__3_i_3__17_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__17
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__17
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__17
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__17
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__17
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__17
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__17
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__17
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__17_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_1 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_43
   (Q,
    load_w,
    load_w_reg,
    sys_clk,
    \f_inp_reg[7] ,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    p_2_in);
  output [10:0]Q;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\f_inp_reg[7] ;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input p_2_in;

  wire [10:0]Q;
  wire [6:0]\f_inp_reg[7] ;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__14_n_0;
  wire outp0_carry__0_i_2__14_n_0;
  wire outp0_carry__0_i_3__14_n_0;
  wire outp0_carry__0_i_4__14_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__14_n_0;
  wire outp0_carry__1_i_2__14_n_0;
  wire outp0_carry__1_i_3__14_n_0;
  wire outp0_carry__1_i_9__14_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__14_n_0;
  wire outp0_carry_i_2__14_n_0;
  wire outp0_carry_i_3__14_n_0;
  wire outp0_carry_i_4__14_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__18_n_0;
  wire pout0_carry__0_i_2__18_n_0;
  wire pout0_carry__0_i_3__18_n_0;
  wire pout0_carry__0_i_4__18_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__18_n_0;
  wire pout0_carry__1_i_2__18_n_0;
  wire pout0_carry__1_i_3__18_n_0;
  wire pout0_carry__1_i_4__18_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__18_n_0;
  wire pout0_carry__2_i_2__18_n_0;
  wire pout0_carry__2_i_3__18_n_0;
  wire pout0_carry__2_i_4__18_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__18_n_0;
  wire pout0_carry__3_i_2__18_n_0;
  wire pout0_carry__3_i_3__18_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__18_n_0;
  wire pout0_carry_i_2__18_n_0;
  wire pout0_carry_i_3__18_n_0;
  wire pout0_carry_i_4__18_n_0;
  wire pout0_carry_i_5__18_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__14_n_0,outp0_carry_i_2__14_n_0,outp0_carry_i_3__14_n_0,outp0_carry_i_4__14_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__14_n_0,outp0_carry__0_i_2__14_n_0,outp0_carry__0_i_3__14_n_0,outp0_carry__0_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__14
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_1 [7]),
        .O(outp0_carry__0_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__14
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_1 [6]),
        .O(outp0_carry__0_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__14
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_1 [5]),
        .O(outp0_carry__0_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__14
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_1 [4]),
        .O(outp0_carry__0_i_4__14_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__14
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__14
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__14
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__14
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_1 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__14_n_0,outp0_carry__1_i_2__14_n_0,outp0_carry__1_i_3__14_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__14
       (.I0(p_2_in),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_1 [10]),
        .O(outp0_carry__1_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__14
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_1 [9]),
        .O(outp0_carry__1_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__14
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_1 [8]),
        .O(outp0_carry__1_i_3__14_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__14
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__14_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__14
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__14
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__14
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__14
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_1 [3]),
        .O(outp0_carry_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__14
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_1 [2]),
        .O(outp0_carry_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__14
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_1 [1]),
        .O(outp0_carry_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__14
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_1 [0]),
        .O(outp0_carry_i_4__14_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__14
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__14
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__14
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__14
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\f_inp_reg[7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__18_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__18_n_0,pout0_carry_i_3__18_n_0,pout0_carry_i_4__18_n_0,pout0_carry_i_5__18_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__18_n_0,pout0_carry__0_i_2__18_n_0,pout0_carry__0_i_3__18_n_0,pout0_carry__0_i_4__18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__18
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__18
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__18
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__18
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__18_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__18_n_0,pout0_carry__1_i_2__18_n_0,pout0_carry__1_i_3__18_n_0,pout0_carry__1_i_4__18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__18
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__18
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__18
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__18
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__18_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__18_n_0,pout0_carry__2_i_2__18_n_0,pout0_carry__2_i_3__18_n_0,pout0_carry__2_i_4__18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__18
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__18
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__18
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__18
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__18_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__18_n_0,pout0_carry__3_i_2__18_n_0,pout0_carry__3_i_3__18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__18
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__18
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__18
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__18
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__18
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__18
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__18
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__18
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__18_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_44
   (p_2_in,
    Q,
    \Q_reg[10] ,
    load_w,
    en_din,
    sys_clk,
    \p_reg[2] ,
    \p_reg[1] ,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    p_2_in_3,
    load_w_reg,
    \x_in_reg[4][7] );
  output p_2_in;
  output [6:0]Q;
  output [10:0]\Q_reg[10] ;
  input load_w;
  input en_din;
  input sys_clk;
  input [0:0]\p_reg[2] ;
  input [6:0]\p_reg[1] ;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input p_2_in_3;
  input load_w_reg;
  input [6:0]\x_in_reg[4][7] ;

  wire [6:0]Q;
  wire [10:0]\Q_reg[10] ;
  wire en_din;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__15_n_0;
  wire outp0_carry__0_i_2__15_n_0;
  wire outp0_carry__0_i_3__15_n_0;
  wire outp0_carry__0_i_4__15_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__15_n_0;
  wire outp0_carry__1_i_2__15_n_0;
  wire outp0_carry__1_i_3__15_n_0;
  wire outp0_carry__1_i_8__16_n_0;
  wire outp0_carry__1_i_9__15_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__15_n_0;
  wire outp0_carry_i_2__15_n_0;
  wire outp0_carry_i_3__15_n_0;
  wire outp0_carry_i_4__15_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_3;
  wire [6:0]\p_reg[1] ;
  wire [0:0]\p_reg[2] ;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__19_n_0;
  wire pout0_carry__0_i_2__19_n_0;
  wire pout0_carry__0_i_3__19_n_0;
  wire pout0_carry__0_i_4__19_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__19_n_0;
  wire pout0_carry__1_i_2__19_n_0;
  wire pout0_carry__1_i_3__19_n_0;
  wire pout0_carry__1_i_4__19_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__19_n_0;
  wire pout0_carry__2_i_2__19_n_0;
  wire pout0_carry__2_i_3__19_n_0;
  wire pout0_carry__2_i_4__19_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__19_n_0;
  wire pout0_carry__3_i_2__19_n_0;
  wire pout0_carry__3_i_3__19_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__19_n_0;
  wire pout0_carry_i_2__19_n_0;
  wire pout0_carry_i_3__19_n_0;
  wire pout0_carry_i_4__19_n_0;
  wire pout0_carry_i_5__19_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[4][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(\x_in_reg[4][7] [6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__15_n_0,outp0_carry_i_2__15_n_0,outp0_carry_i_3__15_n_0,outp0_carry_i_4__15_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__15_n_0,outp0_carry__0_i_2__15_n_0,outp0_carry__0_i_3__15_n_0,outp0_carry__0_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__15
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_1 [7]),
        .O(outp0_carry__0_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__15
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_1 [6]),
        .O(outp0_carry__0_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__15
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_1 [5]),
        .O(outp0_carry__0_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__15
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_1 [4]),
        .O(outp0_carry__0_i_4__15_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__15
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__15
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__15
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__15
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_1 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__15_n_0,outp0_carry__1_i_2__15_n_0,outp0_carry__1_i_3__15_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__15
       (.I0(p_2_in_3),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_1 [10]),
        .O(outp0_carry__1_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__15
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_1 [9]),
        .O(outp0_carry__1_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__15
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_1 [8]),
        .O(outp0_carry__1_i_3__15_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__16
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__16_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__15
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__15_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__15
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__15
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__16
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__15
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__15
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_1 [3]),
        .O(outp0_carry_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__15
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_1 [2]),
        .O(outp0_carry_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__15
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_1 [1]),
        .O(outp0_carry_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__15
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_1 [0]),
        .O(outp0_carry_i_4__15_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__15
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__15
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__15
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__15
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_3),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_reg[1] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en_din),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\p_reg[2] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\Q_reg[10] [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\Q_reg[10] [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\Q_reg[10] [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\Q_reg[10] [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\Q_reg[10] [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\Q_reg[10] [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\Q_reg[10] [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\Q_reg[10] [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\Q_reg[10] [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\Q_reg[10] [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\Q_reg[10] [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__19_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__19_n_0,pout0_carry_i_3__19_n_0,pout0_carry_i_4__19_n_0,pout0_carry_i_5__19_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__19_n_0,pout0_carry__0_i_2__19_n_0,pout0_carry__0_i_3__19_n_0,pout0_carry__0_i_4__19_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__19
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__19
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__19
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__19
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__19_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__19_n_0,pout0_carry__1_i_2__19_n_0,pout0_carry__1_i_3__19_n_0,pout0_carry__1_i_4__19_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__19
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__19
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__19
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__19
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__19_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__19_n_0,pout0_carry__2_i_2__19_n_0,pout0_carry__2_i_3__19_n_0,pout0_carry__2_i_4__19_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__19
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__19
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__19
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__19
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__19_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__19_n_0,pout0_carry__3_i_2__19_n_0,pout0_carry__3_i_3__19_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__19
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__19
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__19
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__19
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__19
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__19
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__19
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__19
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__19_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_45
   (p_2_in,
    Q,
    \Q_reg[10] ,
    load_w,
    load_w_reg,
    sys_clk,
    \x_in_reg[4][7] ,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]Q;
  output [10:0]\Q_reg[10] ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\x_in_reg[4][7] ;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire [10:0]\Q_reg[10] ;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__16_n_0;
  wire outp0_carry__0_i_2__16_n_0;
  wire outp0_carry__0_i_3__16_n_0;
  wire outp0_carry__0_i_4__16_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__16_n_0;
  wire outp0_carry__1_i_2__16_n_0;
  wire outp0_carry__1_i_3__16_n_0;
  wire outp0_carry__1_i_8__17_n_0;
  wire outp0_carry__1_i_9__16_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__16_n_0;
  wire outp0_carry_i_2__16_n_0;
  wire outp0_carry_i_3__16_n_0;
  wire outp0_carry_i_4__16_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__20_n_0;
  wire pout0_carry__0_i_2__20_n_0;
  wire pout0_carry__0_i_3__20_n_0;
  wire pout0_carry__0_i_4__20_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__20_n_0;
  wire pout0_carry__1_i_2__20_n_0;
  wire pout0_carry__1_i_3__20_n_0;
  wire pout0_carry__1_i_4__20_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__20_n_0;
  wire pout0_carry__2_i_2__20_n_0;
  wire pout0_carry__2_i_3__20_n_0;
  wire pout0_carry__2_i_4__20_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__20_n_0;
  wire pout0_carry__3_i_2__20_n_0;
  wire pout0_carry__3_i_3__20_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__20_n_0;
  wire pout0_carry_i_2__20_n_0;
  wire pout0_carry_i_3__20_n_0;
  wire pout0_carry_i_4__20_n_0;
  wire pout0_carry_i_5__20_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [6:0]\x_in_reg[4][7] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__16_n_0,outp0_carry_i_2__16_n_0,outp0_carry_i_3__16_n_0,outp0_carry_i_4__16_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__16_n_0,outp0_carry__0_i_2__16_n_0,outp0_carry__0_i_3__16_n_0,outp0_carry__0_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__16
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_1 [7]),
        .O(outp0_carry__0_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__16
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_1 [6]),
        .O(outp0_carry__0_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__16
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_1 [5]),
        .O(outp0_carry__0_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__16
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_1 [4]),
        .O(outp0_carry__0_i_4__16_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__16
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__16
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__16
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__16
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_1 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__16_n_0,outp0_carry__1_i_2__16_n_0,outp0_carry__1_i_3__16_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__16
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_1 [10]),
        .O(outp0_carry__1_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__16
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_1 [9]),
        .O(outp0_carry__1_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__16
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_1 [8]),
        .O(outp0_carry__1_i_3__16_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__17
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8__17_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__16
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__16_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__16
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__16
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8__17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__16
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__16
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_1 [3]),
        .O(outp0_carry_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__16
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_1 [2]),
        .O(outp0_carry_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__16
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_1 [1]),
        .O(outp0_carry_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__16
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_1 [0]),
        .O(outp0_carry_i_4__16_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__16
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__16
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__16
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__16
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_in_reg[4][7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\Q_reg[10] [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\Q_reg[10] [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\Q_reg[10] [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\Q_reg[10] [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\Q_reg[10] [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\Q_reg[10] [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\Q_reg[10] [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\Q_reg[10] [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\Q_reg[10] [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\Q_reg[10] [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\Q_reg[10] [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__20_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__20_n_0,pout0_carry_i_3__20_n_0,pout0_carry_i_4__20_n_0,pout0_carry_i_5__20_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__20_n_0,pout0_carry__0_i_2__20_n_0,pout0_carry__0_i_3__20_n_0,pout0_carry__0_i_4__20_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__20
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__20
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__20
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__20
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__20_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__20_n_0,pout0_carry__1_i_2__20_n_0,pout0_carry__1_i_3__20_n_0,pout0_carry__1_i_4__20_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__20
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__20
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__20
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__20
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__20_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__20_n_0,pout0_carry__2_i_2__20_n_0,pout0_carry__2_i_3__20_n_0,pout0_carry__2_i_4__20_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__20
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__20
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__20
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__20
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__20_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__20_n_0,pout0_carry__3_i_2__20_n_0,pout0_carry__3_i_3__20_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__20
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__20
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__20
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__20
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__20
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__20
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__20
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__20
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__20_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_46
   (p_2_in,
    outp2_0,
    \Q_reg[10] ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [6:0]outp2_0;
  output [10:0]\Q_reg[10] ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire [10:0]\Q_reg[10] ;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__17_n_0;
  wire outp0_carry__0_i_2__17_n_0;
  wire outp0_carry__0_i_3__17_n_0;
  wire outp0_carry__0_i_4__17_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__17_n_0;
  wire outp0_carry__1_i_2__17_n_0;
  wire outp0_carry__1_i_3__17_n_0;
  wire outp0_carry__1_i_8__18_n_0;
  wire outp0_carry__1_i_9__17_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__17_n_0;
  wire outp0_carry_i_2__17_n_0;
  wire outp0_carry_i_3__17_n_0;
  wire outp0_carry_i_4__17_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire [6:0]outp2_0;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__21_n_0;
  wire pout0_carry__0_i_2__21_n_0;
  wire pout0_carry__0_i_3__21_n_0;
  wire pout0_carry__0_i_4__21_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__21_n_0;
  wire pout0_carry__1_i_2__21_n_0;
  wire pout0_carry__1_i_3__21_n_0;
  wire pout0_carry__1_i_4__21_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__21_n_0;
  wire pout0_carry__2_i_2__21_n_0;
  wire pout0_carry__2_i_3__21_n_0;
  wire pout0_carry__2_i_4__21_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__21_n_0;
  wire pout0_carry__3_i_2__21_n_0;
  wire pout0_carry__3_i_3__21_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__21_n_0;
  wire pout0_carry_i_2__21_n_0;
  wire pout0_carry_i_3__21_n_0;
  wire pout0_carry_i_4__21_n_0;
  wire pout0_carry_i_5__21_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(outp2_0[0]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(outp2_0[1]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(outp2_0[2]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(outp2_0[3]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(outp2_0[4]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(outp2_0[5]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(outp2_0[6]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__17_n_0,outp0_carry_i_2__17_n_0,outp0_carry_i_3__17_n_0,outp0_carry_i_4__17_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__17_n_0,outp0_carry__0_i_2__17_n_0,outp0_carry__0_i_3__17_n_0,outp0_carry__0_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__17
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_1 [7]),
        .O(outp0_carry__0_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__17
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_1 [6]),
        .O(outp0_carry__0_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__17
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_1 [5]),
        .O(outp0_carry__0_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__17
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_1 [4]),
        .O(outp0_carry__0_i_4__17_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__17
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__17
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__17
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__17
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_1 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__17_n_0,outp0_carry__1_i_2__17_n_0,outp0_carry__1_i_3__17_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__17
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_1 [10]),
        .O(outp0_carry__1_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__17
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_1 [9]),
        .O(outp0_carry__1_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__17
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_1 [8]),
        .O(outp0_carry__1_i_3__17_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__18
       (.I0(outp2_0[6]),
        .I1(outp2_0[5]),
        .I2(outp0_carry__1_i_8__18_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__17
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__17_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__17
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__17
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__18
       (.I0(outp2_0[1]),
        .I1(outp2_0[0]),
        .I2(outp2_0[4]),
        .I3(outp2_0[2]),
        .I4(outp2_0[3]),
        .O(outp0_carry__1_i_8__18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__17
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__17
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_1 [3]),
        .O(outp0_carry_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__17
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_1 [2]),
        .O(outp0_carry_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__17
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_1 [1]),
        .O(outp0_carry_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__17
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_1 [0]),
        .O(outp0_carry_i_4__17_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__17
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__17
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__17
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__17
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\Q_reg[10] [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\Q_reg[10] [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\Q_reg[10] [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\Q_reg[10] [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\Q_reg[10] [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\Q_reg[10] [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\Q_reg[10] [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\Q_reg[10] [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\Q_reg[10] [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\Q_reg[10] [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\Q_reg[10] [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__21_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__21_n_0,pout0_carry_i_3__21_n_0,pout0_carry_i_4__21_n_0,pout0_carry_i_5__21_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__21_n_0,pout0_carry__0_i_2__21_n_0,pout0_carry__0_i_3__21_n_0,pout0_carry__0_i_4__21_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__21
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__21
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__21
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__21
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__21_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__21_n_0,pout0_carry__1_i_2__21_n_0,pout0_carry__1_i_3__21_n_0,pout0_carry__1_i_4__21_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__21
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__21
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__21
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__21
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__21_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__21_n_0,pout0_carry__2_i_2__21_n_0,pout0_carry__2_i_3__21_n_0,pout0_carry__2_i_4__21_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__21
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__21
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__21
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__21
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__21_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__21_n_0,pout0_carry__3_i_2__21_n_0,pout0_carry__3_i_3__21_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__21
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__21
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__21
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__21
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__21
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__21
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__21
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__21
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__21_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_47
   (p_2_in,
    \Q_reg[10] ,
    load_w,
    load_w_reg,
    sys_clk,
    Q,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    p_2_in_0,
    D);
  output p_2_in;
  output [10:0]\Q_reg[10] ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]Q;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input p_2_in_0;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire [10:0]\Q_reg[10] ;
  wire [7:1]fx54;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__18_n_0;
  wire outp0_carry__0_i_2__18_n_0;
  wire outp0_carry__0_i_3__18_n_0;
  wire outp0_carry__0_i_4__18_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__18_n_0;
  wire outp0_carry__1_i_2__18_n_0;
  wire outp0_carry__1_i_3__18_n_0;
  wire outp0_carry__1_i_8__19_n_0;
  wire outp0_carry__1_i_9__18_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__18_n_0;
  wire outp0_carry_i_2__18_n_0;
  wire outp0_carry_i_3__18_n_0;
  wire outp0_carry_i_4__18_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire p_2_in_0;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__22_n_0;
  wire pout0_carry__0_i_2__22_n_0;
  wire pout0_carry__0_i_3__22_n_0;
  wire pout0_carry__0_i_4__22_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__22_n_0;
  wire pout0_carry__1_i_2__22_n_0;
  wire pout0_carry__1_i_3__22_n_0;
  wire pout0_carry__1_i_4__22_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__22_n_0;
  wire pout0_carry__2_i_2__22_n_0;
  wire pout0_carry__2_i_3__22_n_0;
  wire pout0_carry__2_i_4__22_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__22_n_0;
  wire pout0_carry__3_i_2__22_n_0;
  wire pout0_carry__3_i_3__22_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__22_n_0;
  wire pout0_carry_i_2__22_n_0;
  wire pout0_carry_i_3__22_n_0;
  wire pout0_carry_i_4__22_n_0;
  wire pout0_carry_i_5__22_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  FDRE \f_inp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[0]),
        .Q(fx54[1]),
        .R(1'b0));
  FDRE \f_inp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[1]),
        .Q(fx54[2]),
        .R(1'b0));
  FDRE \f_inp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[2]),
        .Q(fx54[3]),
        .R(1'b0));
  FDRE \f_inp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[3]),
        .Q(fx54[4]),
        .R(1'b0));
  FDRE \f_inp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[4]),
        .Q(fx54[5]),
        .R(1'b0));
  FDRE \f_inp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[5]),
        .Q(fx54[6]),
        .R(1'b0));
  FDRE \f_inp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(D[6]),
        .Q(fx54[7]),
        .R(1'b0));
  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__18_n_0,outp0_carry_i_2__18_n_0,outp0_carry_i_3__18_n_0,outp0_carry_i_4__18_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\outp_reg[10]_1 [7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__18_n_0,outp0_carry__0_i_2__18_n_0,outp0_carry__0_i_3__18_n_0,outp0_carry__0_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__18
       (.I0(p_0_in[7]),
        .I1(\outp_reg[10]_1 [7]),
        .O(outp0_carry__0_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__18
       (.I0(p_0_in[6]),
        .I1(\outp_reg[10]_1 [6]),
        .O(outp0_carry__0_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__18
       (.I0(p_0_in[5]),
        .I1(\outp_reg[10]_1 [5]),
        .O(outp0_carry__0_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__18
       (.I0(p_0_in[4]),
        .I1(\outp_reg[10]_1 [4]),
        .O(outp0_carry__0_i_4__18_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__18
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__18
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__18
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__18
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\outp_reg[10]_1 [9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__18_n_0,outp0_carry__1_i_2__18_n_0,outp0_carry__1_i_3__18_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__18
       (.I0(p_2_in_0),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(\outp_reg[10]_1 [10]),
        .O(outp0_carry__1_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__18
       (.I0(p_0_in[9]),
        .I1(\outp_reg[10]_1 [9]),
        .O(outp0_carry__1_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__18
       (.I0(p_0_in[8]),
        .I1(\outp_reg[10]_1 [8]),
        .O(outp0_carry__1_i_3__18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__19
       (.I0(fx54[7]),
        .I1(fx54[6]),
        .I2(outp0_carry__1_i_8__19_n_0),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__18
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__18_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__18
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__18
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__19
       (.I0(fx54[2]),
        .I1(fx54[1]),
        .I2(fx54[5]),
        .I3(fx54[3]),
        .I4(fx54[4]),
        .O(outp0_carry__1_i_8__19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__18
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__18
       (.I0(p_0_in[3]),
        .I1(\outp_reg[10]_1 [3]),
        .O(outp0_carry_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__18
       (.I0(p_0_in[2]),
        .I1(\outp_reg[10]_1 [2]),
        .O(outp0_carry_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__18
       (.I0(p_0_in[1]),
        .I1(\outp_reg[10]_1 [1]),
        .O(outp0_carry_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__18
       (.I0(p_0_in[0]),
        .I1(\outp_reg[10]_1 [0]),
        .O(outp0_carry_i_4__18_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__18
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__18
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__18
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__18
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in_0),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\Q_reg[10] [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\Q_reg[10] [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\Q_reg[10] [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\Q_reg[10] [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\Q_reg[10] [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\Q_reg[10] [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\Q_reg[10] [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\Q_reg[10] [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\Q_reg[10] [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\Q_reg[10] [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\Q_reg[10] [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__22_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__22_n_0,pout0_carry_i_3__22_n_0,pout0_carry_i_4__22_n_0,pout0_carry_i_5__22_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__22_n_0,pout0_carry__0_i_2__22_n_0,pout0_carry__0_i_3__22_n_0,pout0_carry__0_i_4__22_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__22
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__22
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__22
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__22
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__22_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__22_n_0,pout0_carry__1_i_2__22_n_0,pout0_carry__1_i_3__22_n_0,pout0_carry__1_i_4__22_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__22
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__22
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__22
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__22
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__22_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__22_n_0,pout0_carry__2_i_2__22_n_0,pout0_carry__2_i_3__22_n_0,pout0_carry__2_i_4__22_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__22
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__22
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__22
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__22
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__22_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__22_n_0,pout0_carry__3_i_2__22_n_0,pout0_carry__3_i_3__22_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__22
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__22
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__22
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__22
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__22
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__22
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__22
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__22
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__22_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "WS_PE" *) 
module lenet5_clk_wiz_lenet5_0_0_WS_PE_48
   (\Q_reg[10] ,
    load_w,
    load_w_reg,
    sys_clk,
    \f_inp_reg[7] ,
    \outp_reg[10]_0 ,
    Q,
    p_2_in);
  output [10:0]\Q_reg[10] ;
  input load_w;
  input load_w_reg;
  input sys_clk;
  input [6:0]\f_inp_reg[7] ;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]Q;
  input p_2_in;

  wire [10:0]Q;
  wire [10:0]\Q_reg[10] ;
  wire [6:0]\f_inp_reg[7] ;
  wire load_w;
  wire load_w_reg;
  wire outp0_carry__0_i_1__19_n_0;
  wire outp0_carry__0_i_2__19_n_0;
  wire outp0_carry__0_i_3__19_n_0;
  wire outp0_carry__0_i_4__19_n_0;
  wire outp0_carry__0_n_0;
  wire outp0_carry__0_n_1;
  wire outp0_carry__0_n_2;
  wire outp0_carry__0_n_3;
  wire outp0_carry__1_i_1__19_n_0;
  wire outp0_carry__1_i_2__19_n_0;
  wire outp0_carry__1_i_3__19_n_0;
  wire outp0_carry__1_i_9__19_n_0;
  wire outp0_carry__1_n_2;
  wire outp0_carry__1_n_3;
  wire outp0_carry_i_1__19_n_0;
  wire outp0_carry_i_2__19_n_0;
  wire outp0_carry_i_3__19_n_0;
  wire outp0_carry_i_4__19_n_0;
  wire outp0_carry_n_0;
  wire outp0_carry_n_1;
  wire outp0_carry_n_2;
  wire outp0_carry_n_3;
  wire [10:0]outp0_in;
  wire outp1;
  wire outp2_n_100;
  wire outp2_n_101;
  wire outp2_n_102;
  wire outp2_n_103;
  wire outp2_n_104;
  wire outp2_n_105;
  wire outp2_n_86;
  wire outp2_n_87;
  wire outp2_n_88;
  wire outp2_n_89;
  wire outp2_n_90;
  wire outp2_n_91;
  wire outp2_n_92;
  wire outp2_n_93;
  wire outp2_n_94;
  wire outp2_n_95;
  wire outp2_n_96;
  wire outp2_n_97;
  wire outp2_n_98;
  wire outp2_n_99;
  wire [10:0]\outp_reg[10]_0 ;
  wire [9:0]p_0_in;
  wire p_1_in;
  wire p_1_in__0;
  wire p_2_in;
  wire [16:7]pout0;
  wire pout0_carry__0_i_1__23_n_0;
  wire pout0_carry__0_i_2__23_n_0;
  wire pout0_carry__0_i_3__23_n_0;
  wire pout0_carry__0_i_4__23_n_0;
  wire pout0_carry__0_n_0;
  wire pout0_carry__0_n_1;
  wire pout0_carry__0_n_2;
  wire pout0_carry__0_n_3;
  wire pout0_carry__1_i_1__23_n_0;
  wire pout0_carry__1_i_2__23_n_0;
  wire pout0_carry__1_i_3__23_n_0;
  wire pout0_carry__1_i_4__23_n_0;
  wire pout0_carry__1_n_0;
  wire pout0_carry__1_n_1;
  wire pout0_carry__1_n_2;
  wire pout0_carry__1_n_3;
  wire pout0_carry__2_i_1__23_n_0;
  wire pout0_carry__2_i_2__23_n_0;
  wire pout0_carry__2_i_3__23_n_0;
  wire pout0_carry__2_i_4__23_n_0;
  wire pout0_carry__2_n_0;
  wire pout0_carry__2_n_1;
  wire pout0_carry__2_n_2;
  wire pout0_carry__2_n_3;
  wire pout0_carry__3_i_1__23_n_0;
  wire pout0_carry__3_i_2__23_n_0;
  wire pout0_carry__3_i_3__23_n_0;
  wire pout0_carry__3_n_1;
  wire pout0_carry__3_n_2;
  wire pout0_carry__3_n_3;
  wire pout0_carry_i_1__23_n_0;
  wire pout0_carry_i_2__23_n_0;
  wire pout0_carry_i_3__23_n_0;
  wire pout0_carry_i_4__23_n_0;
  wire pout0_carry_i_5__23_n_0;
  wire pout0_carry_n_0;
  wire pout0_carry_n_1;
  wire pout0_carry_n_2;
  wire pout0_carry_n_3;
  wire sys_clk;
  wire \weights_reg_n_0_[0] ;
  wire \weights_reg_n_0_[1] ;
  wire \weights_reg_n_0_[2] ;
  wire \weights_reg_n_0_[3] ;
  wire \weights_reg_n_0_[4] ;
  wire \weights_reg_n_0_[5] ;
  wire \weights_reg_n_0_[6] ;
  wire \weights_reg_n_0_[7] ;
  wire \weights_reg_n_0_[8] ;
  wire \weights_reg_n_0_[9] ;
  wire [3:2]NLW_outp0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_outp0_carry__1_O_UNCONNECTED;
  wire NLW_outp2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_outp2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_outp2_OVERFLOW_UNCONNECTED;
  wire NLW_outp2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_outp2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_outp2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_outp2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_outp2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_outp2_P_UNCONNECTED;
  wire [47:0]NLW_outp2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_pout0_carry_O_UNCONNECTED;
  wire [1:0]NLW_pout0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pout0_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_pout0_carry__3_O_UNCONNECTED;

  CARRY4 outp0_carry
       (.CI(1'b0),
        .CO({outp0_carry_n_0,outp0_carry_n_1,outp0_carry_n_2,outp0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(outp0_in[3:0]),
        .S({outp0_carry_i_1__19_n_0,outp0_carry_i_2__19_n_0,outp0_carry_i_3__19_n_0,outp0_carry_i_4__19_n_0}));
  CARRY4 outp0_carry__0
       (.CI(outp0_carry_n_0),
        .CO({outp0_carry__0_n_0,outp0_carry__0_n_1,outp0_carry__0_n_2,outp0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(outp0_in[7:4]),
        .S({outp0_carry__0_i_1__19_n_0,outp0_carry__0_i_2__19_n_0,outp0_carry__0_i_3__19_n_0,outp0_carry__0_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_1__19
       (.I0(p_0_in[7]),
        .I1(Q[7]),
        .O(outp0_carry__0_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_2__19
       (.I0(p_0_in[6]),
        .I1(Q[6]),
        .O(outp0_carry__0_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_3__19
       (.I0(p_0_in[5]),
        .I1(Q[5]),
        .O(outp0_carry__0_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__0_i_4__19
       (.I0(p_0_in[4]),
        .I1(Q[4]),
        .O(outp0_carry__0_i_4__19_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_5__19
       (.I0(p_1_in__0),
        .I1(outp2_n_91),
        .I2(p_1_in),
        .I3(pout0[14]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_6__19
       (.I0(p_1_in__0),
        .I1(outp2_n_92),
        .I2(p_1_in),
        .I3(pout0[13]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_7__19
       (.I0(p_1_in__0),
        .I1(outp2_n_93),
        .I2(p_1_in),
        .I3(pout0[12]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__0_i_8__19
       (.I0(p_1_in__0),
        .I1(outp2_n_94),
        .I2(p_1_in),
        .I3(pout0[11]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[4]));
  CARRY4 outp0_carry__1
       (.CI(outp0_carry__0_n_0),
        .CO({NLW_outp0_carry__1_CO_UNCONNECTED[3:2],outp0_carry__1_n_2,outp0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[9:8]}),
        .O({NLW_outp0_carry__1_O_UNCONNECTED[3],outp0_in[10:8]}),
        .S({1'b0,outp0_carry__1_i_1__19_n_0,outp0_carry__1_i_2__19_n_0,outp0_carry__1_i_3__19_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    outp0_carry__1_i_1__19
       (.I0(p_2_in),
        .I1(outp1),
        .I2(p_1_in),
        .I3(pout0_carry__3_n_1),
        .I4(p_1_in__0),
        .I5(Q[10]),
        .O(outp0_carry__1_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_2__19
       (.I0(p_0_in[9]),
        .I1(Q[9]),
        .O(outp0_carry__1_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry__1_i_3__19
       (.I0(p_0_in[8]),
        .I1(Q[8]),
        .O(outp0_carry__1_i_3__19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    outp0_carry__1_i_5__19
       (.I0(\weights_reg_n_0_[8] ),
        .I1(\weights_reg_n_0_[7] ),
        .I2(\weights_reg_n_0_[6] ),
        .I3(p_1_in),
        .I4(\weights_reg_n_0_[9] ),
        .I5(outp0_carry__1_i_9__19_n_0),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_6__19
       (.I0(p_1_in__0),
        .I1(outp2_n_89),
        .I2(p_1_in),
        .I3(pout0[16]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry__1_i_7__19
       (.I0(p_1_in__0),
        .I1(outp2_n_90),
        .I2(p_1_in),
        .I3(pout0[15]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outp0_carry__1_i_9__19
       (.I0(\weights_reg_n_0_[2] ),
        .I1(\weights_reg_n_0_[0] ),
        .I2(\weights_reg_n_0_[1] ),
        .I3(\weights_reg_n_0_[5] ),
        .I4(\weights_reg_n_0_[3] ),
        .I5(\weights_reg_n_0_[4] ),
        .O(outp0_carry__1_i_9__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_1__19
       (.I0(p_0_in[3]),
        .I1(Q[3]),
        .O(outp0_carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_2__19
       (.I0(p_0_in[2]),
        .I1(Q[2]),
        .O(outp0_carry_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_3__19
       (.I0(p_0_in[1]),
        .I1(Q[1]),
        .O(outp0_carry_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    outp0_carry_i_4__19
       (.I0(p_0_in[0]),
        .I1(Q[0]),
        .O(outp0_carry_i_4__19_n_0));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_5__19
       (.I0(p_1_in__0),
        .I1(outp2_n_95),
        .I2(p_1_in),
        .I3(pout0[10]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_6__19
       (.I0(p_1_in__0),
        .I1(outp2_n_96),
        .I2(p_1_in),
        .I3(pout0[9]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_7__19
       (.I0(p_1_in__0),
        .I1(outp2_n_97),
        .I2(p_1_in),
        .I3(pout0[8]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    outp0_carry_i_8__19
       (.I0(p_1_in__0),
        .I1(outp2_n_98),
        .I2(p_1_in),
        .I3(pout0[7]),
        .I4(outp1),
        .I5(p_2_in),
        .O(p_0_in[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    outp2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outp_reg[10]_0 [9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_outp2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\f_inp_reg[7] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_outp2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_outp2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_outp2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(load_w),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(load_w_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_outp2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_outp2_OVERFLOW_UNCONNECTED),
        .P({NLW_outp2_P_UNCONNECTED[47:20],outp2_n_86,outp2_n_87,outp2_n_88,outp2_n_89,outp2_n_90,outp2_n_91,outp2_n_92,outp2_n_93,outp2_n_94,outp2_n_95,outp2_n_96,outp2_n_97,outp2_n_98,outp2_n_99,outp2_n_100,outp2_n_101,outp2_n_102,outp2_n_103,outp2_n_104,outp2_n_105}),
        .PATTERNBDETECT(NLW_outp2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(outp1),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_outp2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_outp2_UNDERFLOW_UNCONNECTED));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[0]),
        .Q(\Q_reg[10] [0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[10]),
        .Q(\Q_reg[10] [10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[1]),
        .Q(\Q_reg[10] [1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[2]),
        .Q(\Q_reg[10] [2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[3]),
        .Q(\Q_reg[10] [3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[4]),
        .Q(\Q_reg[10] [4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[5]),
        .Q(\Q_reg[10] [5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[6]),
        .Q(\Q_reg[10] [6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[7]),
        .Q(\Q_reg[10] [7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[8]),
        .Q(\Q_reg[10] [8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(load_w_reg),
        .D(outp0_in[9]),
        .Q(\Q_reg[10] [9]),
        .R(1'b0));
  CARRY4 pout0_carry
       (.CI(1'b0),
        .CO({pout0_carry_n_0,pout0_carry_n_1,pout0_carry_n_2,pout0_carry_n_3}),
        .CYINIT(pout0_carry_i_1__23_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry_O_UNCONNECTED[3:0]),
        .S({pout0_carry_i_2__23_n_0,pout0_carry_i_3__23_n_0,pout0_carry_i_4__23_n_0,pout0_carry_i_5__23_n_0}));
  CARRY4 pout0_carry__0
       (.CI(pout0_carry_n_0),
        .CO({pout0_carry__0_n_0,pout0_carry__0_n_1,pout0_carry__0_n_2,pout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[8:7],NLW_pout0_carry__0_O_UNCONNECTED[1:0]}),
        .S({pout0_carry__0_i_1__23_n_0,pout0_carry__0_i_2__23_n_0,pout0_carry__0_i_3__23_n_0,pout0_carry__0_i_4__23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_1__23
       (.I0(outp2_n_97),
        .O(pout0_carry__0_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_2__23
       (.I0(outp2_n_98),
        .O(pout0_carry__0_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_3__23
       (.I0(outp2_n_99),
        .O(pout0_carry__0_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__0_i_4__23
       (.I0(outp2_n_100),
        .O(pout0_carry__0_i_4__23_n_0));
  CARRY4 pout0_carry__1
       (.CI(pout0_carry__0_n_0),
        .CO({pout0_carry__1_n_0,pout0_carry__1_n_1,pout0_carry__1_n_2,pout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[12:9]),
        .S({pout0_carry__1_i_1__23_n_0,pout0_carry__1_i_2__23_n_0,pout0_carry__1_i_3__23_n_0,pout0_carry__1_i_4__23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_1__23
       (.I0(outp2_n_93),
        .O(pout0_carry__1_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_2__23
       (.I0(outp2_n_94),
        .O(pout0_carry__1_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_3__23
       (.I0(outp2_n_95),
        .O(pout0_carry__1_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__1_i_4__23
       (.I0(outp2_n_96),
        .O(pout0_carry__1_i_4__23_n_0));
  CARRY4 pout0_carry__2
       (.CI(pout0_carry__1_n_0),
        .CO({pout0_carry__2_n_0,pout0_carry__2_n_1,pout0_carry__2_n_2,pout0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[16:13]),
        .S({pout0_carry__2_i_1__23_n_0,pout0_carry__2_i_2__23_n_0,pout0_carry__2_i_3__23_n_0,pout0_carry__2_i_4__23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_1__23
       (.I0(outp2_n_89),
        .O(pout0_carry__2_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_2__23
       (.I0(outp2_n_90),
        .O(pout0_carry__2_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_3__23
       (.I0(outp2_n_91),
        .O(pout0_carry__2_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__2_i_4__23
       (.I0(outp2_n_92),
        .O(pout0_carry__2_i_4__23_n_0));
  CARRY4 pout0_carry__3
       (.CI(pout0_carry__2_n_0),
        .CO({NLW_pout0_carry__3_CO_UNCONNECTED[3],pout0_carry__3_n_1,pout0_carry__3_n_2,pout0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pout0_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,pout0_carry__3_i_1__23_n_0,pout0_carry__3_i_2__23_n_0,pout0_carry__3_i_3__23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_1__23
       (.I0(outp2_n_86),
        .O(pout0_carry__3_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_2__23
       (.I0(outp2_n_87),
        .O(pout0_carry__3_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry__3_i_3__23
       (.I0(outp2_n_88),
        .O(pout0_carry__3_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_1__23
       (.I0(outp2_n_105),
        .O(pout0_carry_i_1__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_2__23
       (.I0(outp2_n_101),
        .O(pout0_carry_i_2__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_3__23
       (.I0(outp2_n_102),
        .O(pout0_carry_i_3__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_4__23
       (.I0(outp2_n_103),
        .O(pout0_carry_i_4__23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pout0_carry_i_5__23
       (.I0(outp2_n_104),
        .O(pout0_carry_i_5__23_n_0));
  FDRE \weights_reg[0] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [0]),
        .Q(\weights_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \weights_reg[10] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [10]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \weights_reg[1] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [1]),
        .Q(\weights_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \weights_reg[2] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [2]),
        .Q(\weights_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \weights_reg[3] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [3]),
        .Q(\weights_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \weights_reg[4] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [4]),
        .Q(\weights_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \weights_reg[5] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [5]),
        .Q(\weights_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \weights_reg[6] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [6]),
        .Q(\weights_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \weights_reg[7] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [7]),
        .Q(\weights_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \weights_reg[8] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [8]),
        .Q(\weights_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \weights_reg[9] 
       (.C(sys_clk),
        .CE(load_w),
        .D(\outp_reg[10]_0 [9]),
        .Q(\weights_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "accum5" *) 
module lenet5_clk_wiz_lenet5_0_0_accum5
   (acc_out,
    outp,
    \outp_reg[10] ,
    Q,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    sys_clk);
  output [10:0]acc_out;
  input [10:0]outp;
  input [10:0]\outp_reg[10] ;
  input [10:0]Q;
  input [10:0]\outp_reg[10]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input sys_clk;

  wire [10:0]Q;
  wire \Q[10]_i_10_n_0 ;
  wire \Q[10]_i_11_n_0 ;
  wire \Q[10]_i_12_n_0 ;
  wire \Q[10]_i_13_n_0 ;
  wire \Q[10]_i_14_n_0 ;
  wire \Q[10]_i_15_n_0 ;
  wire \Q[10]_i_16_n_0 ;
  wire \Q[10]_i_17_n_0 ;
  wire \Q[10]_i_18_n_0 ;
  wire \Q[10]_i_19_n_0 ;
  wire \Q[10]_i_20_n_0 ;
  wire \Q[10]_i_21_n_0 ;
  wire \Q[10]_i_2_n_0 ;
  wire \Q[10]_i_3_n_0 ;
  wire \Q[10]_i_4_n_0 ;
  wire \Q[10]_i_5_n_0 ;
  wire \Q[10]_i_6_n_0 ;
  wire \Q[10]_i_9_n_0 ;
  wire \Q[3]_i_2_n_0 ;
  wire \Q[3]_i_3_n_0 ;
  wire \Q[3]_i_4_n_0 ;
  wire \Q[3]_i_5_n_0 ;
  wire \Q[3]_i_6_n_0 ;
  wire \Q[3]_i_7_n_0 ;
  wire \Q[3]_i_8_n_0 ;
  wire \Q[7]_i_11_n_0 ;
  wire \Q[7]_i_12_n_0 ;
  wire \Q[7]_i_13_n_0 ;
  wire \Q[7]_i_14_n_0 ;
  wire \Q[7]_i_15_n_0 ;
  wire \Q[7]_i_16_n_0 ;
  wire \Q[7]_i_17_n_0 ;
  wire \Q[7]_i_2_n_0 ;
  wire \Q[7]_i_3_n_0 ;
  wire \Q[7]_i_4_n_0 ;
  wire \Q[7]_i_5_n_0 ;
  wire \Q[7]_i_6_n_0 ;
  wire \Q[7]_i_7_n_0 ;
  wire \Q[7]_i_8_n_0 ;
  wire \Q[7]_i_9_n_0 ;
  wire \Q_reg[10]_i_1_n_2 ;
  wire \Q_reg[10]_i_1_n_3 ;
  wire \Q_reg[10]_i_7_n_2 ;
  wire \Q_reg[10]_i_7_n_3 ;
  wire \Q_reg[10]_i_7_n_5 ;
  wire \Q_reg[10]_i_7_n_6 ;
  wire \Q_reg[10]_i_7_n_7 ;
  wire \Q_reg[10]_i_8_n_0 ;
  wire \Q_reg[10]_i_8_n_1 ;
  wire \Q_reg[10]_i_8_n_2 ;
  wire \Q_reg[10]_i_8_n_3 ;
  wire \Q_reg[10]_i_8_n_4 ;
  wire \Q_reg[10]_i_8_n_5 ;
  wire \Q_reg[10]_i_8_n_6 ;
  wire \Q_reg[10]_i_8_n_7 ;
  wire \Q_reg[3]_i_1_n_0 ;
  wire \Q_reg[3]_i_1_n_1 ;
  wire \Q_reg[3]_i_1_n_2 ;
  wire \Q_reg[3]_i_1_n_3 ;
  wire \Q_reg[7]_i_10_n_0 ;
  wire \Q_reg[7]_i_10_n_1 ;
  wire \Q_reg[7]_i_10_n_2 ;
  wire \Q_reg[7]_i_10_n_3 ;
  wire \Q_reg[7]_i_10_n_4 ;
  wire \Q_reg[7]_i_10_n_5 ;
  wire \Q_reg[7]_i_10_n_6 ;
  wire \Q_reg[7]_i_10_n_7 ;
  wire \Q_reg[7]_i_1_n_0 ;
  wire \Q_reg[7]_i_1_n_1 ;
  wire \Q_reg[7]_i_1_n_2 ;
  wire \Q_reg[7]_i_1_n_3 ;
  wire [10:0]acc_out;
  wire [10:0]outp;
  wire [10:0]\outp_reg[10] ;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]p_0_in;
  wire sys_clk;
  wire [3:2]\NLW_Q_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Q_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_Q_reg[10]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_Q_reg[10]_i_7_O_UNCONNECTED ;

  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_10 
       (.I0(\outp_reg[10] [7]),
        .I1(outp[7]),
        .I2(Q[7]),
        .O(\Q[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \Q[10]_i_11 
       (.I0(Q[9]),
        .I1(outp[9]),
        .I2(\outp_reg[10] [9]),
        .I3(outp[10]),
        .I4(\outp_reg[10] [10]),
        .I5(Q[10]),
        .O(\Q[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_12 
       (.I0(\Q[10]_i_9_n_0 ),
        .I1(outp[9]),
        .I2(\outp_reg[10] [9]),
        .I3(Q[9]),
        .O(\Q[10]_i_12_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_13 
       (.I0(\outp_reg[10] [8]),
        .I1(outp[8]),
        .I2(Q[8]),
        .I3(\Q[10]_i_10_n_0 ),
        .O(\Q[10]_i_13_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_14 
       (.I0(\outp_reg[10] [6]),
        .I1(outp[6]),
        .I2(Q[6]),
        .O(\Q[10]_i_14_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_15 
       (.I0(\outp_reg[10] [5]),
        .I1(outp[5]),
        .I2(Q[5]),
        .O(\Q[10]_i_15_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_16 
       (.I0(\outp_reg[10] [4]),
        .I1(outp[4]),
        .I2(Q[4]),
        .O(\Q[10]_i_16_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_17 
       (.I0(\outp_reg[10] [3]),
        .I1(outp[3]),
        .I2(Q[3]),
        .O(\Q[10]_i_17_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_18 
       (.I0(\outp_reg[10] [7]),
        .I1(outp[7]),
        .I2(Q[7]),
        .I3(\Q[10]_i_14_n_0 ),
        .O(\Q[10]_i_18_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_19 
       (.I0(\outp_reg[10] [6]),
        .I1(outp[6]),
        .I2(Q[6]),
        .I3(\Q[10]_i_15_n_0 ),
        .O(\Q[10]_i_19_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_2 
       (.I0(\Q_reg[10]_i_7_n_7 ),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_1 [8]),
        .O(\Q[10]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_20 
       (.I0(\outp_reg[10] [5]),
        .I1(outp[5]),
        .I2(Q[5]),
        .I3(\Q[10]_i_16_n_0 ),
        .O(\Q[10]_i_20_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_21 
       (.I0(\outp_reg[10] [4]),
        .I1(outp[4]),
        .I2(Q[4]),
        .I3(\Q[10]_i_17_n_0 ),
        .O(\Q[10]_i_21_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_3 
       (.I0(\Q_reg[10]_i_8_n_4 ),
        .I1(\outp_reg[10]_0 [7]),
        .I2(\outp_reg[10]_1 [7]),
        .O(\Q[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \Q[10]_i_4 
       (.I0(\outp_reg[10]_1 [9]),
        .I1(\outp_reg[10]_0 [9]),
        .I2(\Q_reg[10]_i_7_n_6 ),
        .I3(\outp_reg[10]_0 [10]),
        .I4(\Q_reg[10]_i_7_n_5 ),
        .I5(\outp_reg[10]_1 [10]),
        .O(\Q[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_5 
       (.I0(\Q[10]_i_2_n_0 ),
        .I1(\outp_reg[10]_0 [9]),
        .I2(\Q_reg[10]_i_7_n_6 ),
        .I3(\outp_reg[10]_1 [9]),
        .O(\Q[10]_i_5_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[10]_i_6 
       (.I0(\Q_reg[10]_i_7_n_7 ),
        .I1(\outp_reg[10]_0 [8]),
        .I2(\outp_reg[10]_1 [8]),
        .I3(\Q[10]_i_3_n_0 ),
        .O(\Q[10]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[10]_i_9 
       (.I0(\outp_reg[10] [8]),
        .I1(outp[8]),
        .I2(Q[8]),
        .O(\Q[10]_i_9_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[3]_i_2 
       (.I0(\Q_reg[7]_i_10_n_5 ),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_1 [2]),
        .O(\Q[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[3]_i_3 
       (.I0(\Q_reg[7]_i_10_n_6 ),
        .I1(\outp_reg[10]_0 [1]),
        .I2(\outp_reg[10]_1 [1]),
        .O(\Q[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[3]_i_4 
       (.I0(\Q_reg[7]_i_10_n_7 ),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_1 [0]),
        .O(\Q[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[3]_i_5 
       (.I0(\Q_reg[7]_i_10_n_4 ),
        .I1(\outp_reg[10]_0 [3]),
        .I2(\outp_reg[10]_1 [3]),
        .I3(\Q[3]_i_2_n_0 ),
        .O(\Q[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[3]_i_6 
       (.I0(\Q_reg[7]_i_10_n_5 ),
        .I1(\outp_reg[10]_0 [2]),
        .I2(\outp_reg[10]_1 [2]),
        .I3(\Q[3]_i_3_n_0 ),
        .O(\Q[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[3]_i_7 
       (.I0(\Q_reg[7]_i_10_n_6 ),
        .I1(\outp_reg[10]_0 [1]),
        .I2(\outp_reg[10]_1 [1]),
        .I3(\Q[3]_i_4_n_0 ),
        .O(\Q[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[3]_i_8 
       (.I0(\Q_reg[7]_i_10_n_7 ),
        .I1(\outp_reg[10]_0 [0]),
        .I2(\outp_reg[10]_1 [0]),
        .O(\Q[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_11 
       (.I0(\outp_reg[10] [2]),
        .I1(outp[2]),
        .I2(Q[2]),
        .O(\Q[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_12 
       (.I0(\outp_reg[10] [1]),
        .I1(outp[1]),
        .I2(Q[1]),
        .O(\Q[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_13 
       (.I0(\outp_reg[10] [0]),
        .I1(outp[0]),
        .I2(Q[0]),
        .O(\Q[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_14 
       (.I0(\outp_reg[10] [3]),
        .I1(outp[3]),
        .I2(Q[3]),
        .I3(\Q[7]_i_11_n_0 ),
        .O(\Q[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_15 
       (.I0(\outp_reg[10] [2]),
        .I1(outp[2]),
        .I2(Q[2]),
        .I3(\Q[7]_i_12_n_0 ),
        .O(\Q[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_16 
       (.I0(\outp_reg[10] [1]),
        .I1(outp[1]),
        .I2(Q[1]),
        .I3(\Q[7]_i_13_n_0 ),
        .O(\Q[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \Q[7]_i_17 
       (.I0(\outp_reg[10] [0]),
        .I1(outp[0]),
        .I2(Q[0]),
        .O(\Q[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_2 
       (.I0(\Q_reg[10]_i_8_n_5 ),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_1 [6]),
        .O(\Q[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_3 
       (.I0(\Q_reg[10]_i_8_n_6 ),
        .I1(\outp_reg[10]_0 [5]),
        .I2(\outp_reg[10]_1 [5]),
        .O(\Q[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_4 
       (.I0(\Q_reg[10]_i_8_n_7 ),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_1 [4]),
        .O(\Q[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \Q[7]_i_5 
       (.I0(\Q_reg[7]_i_10_n_4 ),
        .I1(\outp_reg[10]_0 [3]),
        .I2(\outp_reg[10]_1 [3]),
        .O(\Q[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_6 
       (.I0(\Q_reg[10]_i_8_n_4 ),
        .I1(\outp_reg[10]_0 [7]),
        .I2(\outp_reg[10]_1 [7]),
        .I3(\Q[7]_i_2_n_0 ),
        .O(\Q[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_7 
       (.I0(\Q_reg[10]_i_8_n_5 ),
        .I1(\outp_reg[10]_0 [6]),
        .I2(\outp_reg[10]_1 [6]),
        .I3(\Q[7]_i_3_n_0 ),
        .O(\Q[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_8 
       (.I0(\Q_reg[10]_i_8_n_6 ),
        .I1(\outp_reg[10]_0 [5]),
        .I2(\outp_reg[10]_1 [5]),
        .I3(\Q[7]_i_4_n_0 ),
        .O(\Q[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \Q[7]_i_9 
       (.I0(\Q_reg[10]_i_8_n_7 ),
        .I1(\outp_reg[10]_0 [4]),
        .I2(\outp_reg[10]_1 [4]),
        .I3(\Q[7]_i_5_n_0 ),
        .O(\Q[7]_i_9_n_0 ));
  FDRE \Q_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(acc_out[0]),
        .R(1'b0));
  FDRE \Q_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(acc_out[10]),
        .R(1'b0));
  CARRY4 \Q_reg[10]_i_1 
       (.CI(\Q_reg[7]_i_1_n_0 ),
        .CO({\NLW_Q_reg[10]_i_1_CO_UNCONNECTED [3:2],\Q_reg[10]_i_1_n_2 ,\Q_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Q[10]_i_2_n_0 ,\Q[10]_i_3_n_0 }),
        .O({\NLW_Q_reg[10]_i_1_O_UNCONNECTED [3],p_0_in[10:8]}),
        .S({1'b0,\Q[10]_i_4_n_0 ,\Q[10]_i_5_n_0 ,\Q[10]_i_6_n_0 }));
  CARRY4 \Q_reg[10]_i_7 
       (.CI(\Q_reg[10]_i_8_n_0 ),
        .CO({\NLW_Q_reg[10]_i_7_CO_UNCONNECTED [3:2],\Q_reg[10]_i_7_n_2 ,\Q_reg[10]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Q[10]_i_9_n_0 ,\Q[10]_i_10_n_0 }),
        .O({\NLW_Q_reg[10]_i_7_O_UNCONNECTED [3],\Q_reg[10]_i_7_n_5 ,\Q_reg[10]_i_7_n_6 ,\Q_reg[10]_i_7_n_7 }),
        .S({1'b0,\Q[10]_i_11_n_0 ,\Q[10]_i_12_n_0 ,\Q[10]_i_13_n_0 }));
  CARRY4 \Q_reg[10]_i_8 
       (.CI(\Q_reg[7]_i_10_n_0 ),
        .CO({\Q_reg[10]_i_8_n_0 ,\Q_reg[10]_i_8_n_1 ,\Q_reg[10]_i_8_n_2 ,\Q_reg[10]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\Q[10]_i_14_n_0 ,\Q[10]_i_15_n_0 ,\Q[10]_i_16_n_0 ,\Q[10]_i_17_n_0 }),
        .O({\Q_reg[10]_i_8_n_4 ,\Q_reg[10]_i_8_n_5 ,\Q_reg[10]_i_8_n_6 ,\Q_reg[10]_i_8_n_7 }),
        .S({\Q[10]_i_18_n_0 ,\Q[10]_i_19_n_0 ,\Q[10]_i_20_n_0 ,\Q[10]_i_21_n_0 }));
  FDRE \Q_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(acc_out[1]),
        .R(1'b0));
  FDRE \Q_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(acc_out[2]),
        .R(1'b0));
  FDRE \Q_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(acc_out[3]),
        .R(1'b0));
  CARRY4 \Q_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Q_reg[3]_i_1_n_0 ,\Q_reg[3]_i_1_n_1 ,\Q_reg[3]_i_1_n_2 ,\Q_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Q[3]_i_2_n_0 ,\Q[3]_i_3_n_0 ,\Q[3]_i_4_n_0 ,1'b0}),
        .O(p_0_in[3:0]),
        .S({\Q[3]_i_5_n_0 ,\Q[3]_i_6_n_0 ,\Q[3]_i_7_n_0 ,\Q[3]_i_8_n_0 }));
  FDRE \Q_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(acc_out[4]),
        .R(1'b0));
  FDRE \Q_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(acc_out[5]),
        .R(1'b0));
  FDRE \Q_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(acc_out[6]),
        .R(1'b0));
  FDRE \Q_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(acc_out[7]),
        .R(1'b0));
  CARRY4 \Q_reg[7]_i_1 
       (.CI(\Q_reg[3]_i_1_n_0 ),
        .CO({\Q_reg[7]_i_1_n_0 ,\Q_reg[7]_i_1_n_1 ,\Q_reg[7]_i_1_n_2 ,\Q_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Q[7]_i_2_n_0 ,\Q[7]_i_3_n_0 ,\Q[7]_i_4_n_0 ,\Q[7]_i_5_n_0 }),
        .O(p_0_in[7:4]),
        .S({\Q[7]_i_6_n_0 ,\Q[7]_i_7_n_0 ,\Q[7]_i_8_n_0 ,\Q[7]_i_9_n_0 }));
  CARRY4 \Q_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\Q_reg[7]_i_10_n_0 ,\Q_reg[7]_i_10_n_1 ,\Q_reg[7]_i_10_n_2 ,\Q_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\Q[7]_i_11_n_0 ,\Q[7]_i_12_n_0 ,\Q[7]_i_13_n_0 ,1'b0}),
        .O({\Q_reg[7]_i_10_n_4 ,\Q_reg[7]_i_10_n_5 ,\Q_reg[7]_i_10_n_6 ,\Q_reg[7]_i_10_n_7 }),
        .S({\Q[7]_i_14_n_0 ,\Q[7]_i_15_n_0 ,\Q[7]_i_16_n_0 ,\Q[7]_i_17_n_0 }));
  FDRE \Q_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(acc_out[8]),
        .R(1'b0));
  FDRE \Q_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(acc_out[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "activations" *) 
module lenet5_clk_wiz_lenet5_0_0_activations
   (\outp_reg[8]_0 ,
    relu_out1,
    \outp_reg[8]_1 ,
    \outp_reg[8]_2 ,
    \outp_reg[8]_3 ,
    comp2,
    relu_out3,
    CO,
    relu_out4,
    relu_out2,
    en_act_reg,
    en_act_reg_0,
    sys_clk,
    en_act_reg_1,
    en_act_reg_2,
    en_act_reg_3,
    en_act_reg_4,
    en_act_reg_5,
    en_act_reg_6,
    en_act_reg_7,
    en_act_reg_8,
    en_act_reg_9);
  output [3:0]\outp_reg[8]_0 ;
  output [9:0]relu_out1;
  output [0:0]\outp_reg[8]_1 ;
  output [3:0]\outp_reg[8]_2 ;
  output [0:0]\outp_reg[8]_3 ;
  input [4:0]comp2;
  input [4:0]relu_out3;
  input [0:0]CO;
  input [4:0]relu_out4;
  input [9:0]relu_out2;
  input en_act_reg;
  input en_act_reg_0;
  input sys_clk;
  input en_act_reg_1;
  input en_act_reg_2;
  input en_act_reg_3;
  input en_act_reg_4;
  input en_act_reg_5;
  input en_act_reg_6;
  input en_act_reg_7;
  input en_act_reg_8;
  input en_act_reg_9;

  wire [0:0]CO;
  wire [4:0]comp2;
  wire en_act_reg;
  wire en_act_reg_0;
  wire en_act_reg_1;
  wire en_act_reg_2;
  wire en_act_reg_3;
  wire en_act_reg_4;
  wire en_act_reg_5;
  wire en_act_reg_6;
  wire en_act_reg_7;
  wire en_act_reg_8;
  wire en_act_reg_9;
  wire [3:0]\outp_reg[8]_0 ;
  wire [0:0]\outp_reg[8]_1 ;
  wire [3:0]\outp_reg[8]_2 ;
  wire [0:0]\outp_reg[8]_3 ;
  wire [9:0]relu_out1;
  wire [9:0]relu_out2;
  wire [4:0]relu_out3;
  wire [4:0]relu_out4;
  wire sys_clk;

  LUT4 #(
    .INIT(16'h2F02)) 
    comp11_carry__0_i_1
       (.I0(relu_out1[8]),
        .I1(relu_out2[8]),
        .I2(relu_out2[9]),
        .I3(relu_out1[9]),
        .O(\outp_reg[8]_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp11_carry_i_1
       (.I0(relu_out1[6]),
        .I1(relu_out2[6]),
        .I2(relu_out2[7]),
        .I3(relu_out1[7]),
        .O(\outp_reg[8]_2 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp11_carry_i_2
       (.I0(relu_out1[4]),
        .I1(relu_out2[4]),
        .I2(relu_out2[5]),
        .I3(relu_out1[5]),
        .O(\outp_reg[8]_2 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp11_carry_i_3
       (.I0(relu_out1[2]),
        .I1(relu_out2[2]),
        .I2(relu_out2[3]),
        .I3(relu_out1[3]),
        .O(\outp_reg[8]_2 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp11_carry_i_4
       (.I0(relu_out1[0]),
        .I1(relu_out2[0]),
        .I2(relu_out2[1]),
        .I3(relu_out1[1]),
        .O(\outp_reg[8]_2 [0]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    i__carry__0_i_1
       (.I0(relu_out1[8]),
        .I1(comp2[4]),
        .I2(relu_out3[4]),
        .I3(CO),
        .I4(relu_out4[4]),
        .I5(relu_out1[9]),
        .O(\outp_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    i__carry_i_1
       (.I0(relu_out1[6]),
        .I1(comp2[3]),
        .I2(relu_out3[3]),
        .I3(CO),
        .I4(relu_out4[3]),
        .I5(relu_out1[7]),
        .O(\outp_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    i__carry_i_2
       (.I0(relu_out1[4]),
        .I1(comp2[2]),
        .I2(relu_out3[2]),
        .I3(CO),
        .I4(relu_out4[2]),
        .I5(relu_out1[5]),
        .O(\outp_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    i__carry_i_3
       (.I0(relu_out1[2]),
        .I1(comp2[1]),
        .I2(relu_out3[1]),
        .I3(CO),
        .I4(relu_out4[1]),
        .I5(relu_out1[3]),
        .O(\outp_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    i__carry_i_4
       (.I0(relu_out1[0]),
        .I1(comp2[0]),
        .I2(relu_out3[0]),
        .I3(CO),
        .I4(relu_out4[0]),
        .I5(relu_out1[1]),
        .O(\outp_reg[8]_0 [0]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_9),
        .Q(relu_out1[0]),
        .R(en_act_reg));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_8),
        .Q(relu_out1[1]),
        .R(en_act_reg));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_7),
        .Q(relu_out1[2]),
        .R(en_act_reg));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_6),
        .Q(relu_out1[3]),
        .R(en_act_reg));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_5),
        .Q(relu_out1[4]),
        .R(en_act_reg));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_4),
        .Q(relu_out1[5]),
        .R(en_act_reg));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_3),
        .Q(relu_out1[6]),
        .R(en_act_reg));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_2),
        .Q(relu_out1[7]),
        .R(en_act_reg));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_1),
        .Q(relu_out1[8]),
        .R(en_act_reg));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_0),
        .Q(relu_out1[9]),
        .R(en_act_reg));
endmodule

(* ORIG_REF_NAME = "activations" *) 
module lenet5_clk_wiz_lenet5_0_0_activations_0
   (\outp_reg[8]_0 ,
    relu_out2,
    \outp_reg[8]_1 ,
    \outp_reg[8]_2 ,
    \outp_reg[8]_3 ,
    comp2,
    relu_out3,
    CO,
    relu_out4,
    relu_out1,
    en_act_reg,
    en_act_reg_0,
    sys_clk,
    en_act_reg_1,
    en_act_reg_2,
    en_act_reg_3,
    en_act_reg_4,
    en_act_reg_5,
    en_act_reg_6,
    en_act_reg_7,
    en_act_reg_8,
    en_act_reg_9);
  output [3:0]\outp_reg[8]_0 ;
  output [9:0]relu_out2;
  output [0:0]\outp_reg[8]_1 ;
  output [3:0]\outp_reg[8]_2 ;
  output [0:0]\outp_reg[8]_3 ;
  input [4:0]comp2;
  input [4:0]relu_out3;
  input [0:0]CO;
  input [4:0]relu_out4;
  input [9:0]relu_out1;
  input en_act_reg;
  input en_act_reg_0;
  input sys_clk;
  input en_act_reg_1;
  input en_act_reg_2;
  input en_act_reg_3;
  input en_act_reg_4;
  input en_act_reg_5;
  input en_act_reg_6;
  input en_act_reg_7;
  input en_act_reg_8;
  input en_act_reg_9;

  wire [0:0]CO;
  wire [4:0]comp2;
  wire en_act_reg;
  wire en_act_reg_0;
  wire en_act_reg_1;
  wire en_act_reg_2;
  wire en_act_reg_3;
  wire en_act_reg_4;
  wire en_act_reg_5;
  wire en_act_reg_6;
  wire en_act_reg_7;
  wire en_act_reg_8;
  wire en_act_reg_9;
  wire [3:0]\outp_reg[8]_0 ;
  wire [0:0]\outp_reg[8]_1 ;
  wire [3:0]\outp_reg[8]_2 ;
  wire [0:0]\outp_reg[8]_3 ;
  wire [9:0]relu_out1;
  wire [9:0]relu_out2;
  wire [4:0]relu_out3;
  wire [4:0]relu_out4;
  wire sys_clk;

  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    _carry__0_i_1
       (.I0(relu_out2[8]),
        .I1(comp2[4]),
        .I2(relu_out3[4]),
        .I3(CO),
        .I4(relu_out4[4]),
        .I5(relu_out2[9]),
        .O(\outp_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    _carry_i_1
       (.I0(relu_out2[6]),
        .I1(comp2[3]),
        .I2(relu_out3[3]),
        .I3(CO),
        .I4(relu_out4[3]),
        .I5(relu_out2[7]),
        .O(\outp_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    _carry_i_2
       (.I0(relu_out2[4]),
        .I1(comp2[2]),
        .I2(relu_out3[2]),
        .I3(CO),
        .I4(relu_out4[2]),
        .I5(relu_out2[5]),
        .O(\outp_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    _carry_i_3
       (.I0(relu_out2[2]),
        .I1(comp2[1]),
        .I2(relu_out3[1]),
        .I3(CO),
        .I4(relu_out4[1]),
        .I5(relu_out2[3]),
        .O(\outp_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    _carry_i_4
       (.I0(relu_out2[0]),
        .I1(comp2[0]),
        .I2(relu_out3[0]),
        .I3(CO),
        .I4(relu_out4[0]),
        .I5(relu_out2[1]),
        .O(\outp_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp11_carry__0_i_2
       (.I0(relu_out2[9]),
        .I1(relu_out1[9]),
        .I2(relu_out1[8]),
        .I3(relu_out2[8]),
        .O(\outp_reg[8]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    comp11_carry_i_5
       (.I0(relu_out2[7]),
        .I1(relu_out1[7]),
        .I2(relu_out1[6]),
        .I3(relu_out2[6]),
        .O(\outp_reg[8]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp11_carry_i_6
       (.I0(relu_out2[5]),
        .I1(relu_out1[5]),
        .I2(relu_out1[4]),
        .I3(relu_out2[4]),
        .O(\outp_reg[8]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp11_carry_i_7
       (.I0(relu_out2[3]),
        .I1(relu_out1[3]),
        .I2(relu_out1[2]),
        .I3(relu_out2[2]),
        .O(\outp_reg[8]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp11_carry_i_8
       (.I0(relu_out2[1]),
        .I1(relu_out1[1]),
        .I2(relu_out1[0]),
        .I3(relu_out2[0]),
        .O(\outp_reg[8]_2 [0]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_9),
        .Q(relu_out2[0]),
        .R(en_act_reg));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_8),
        .Q(relu_out2[1]),
        .R(en_act_reg));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_7),
        .Q(relu_out2[2]),
        .R(en_act_reg));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_6),
        .Q(relu_out2[3]),
        .R(en_act_reg));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_5),
        .Q(relu_out2[4]),
        .R(en_act_reg));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_4),
        .Q(relu_out2[5]),
        .R(en_act_reg));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_3),
        .Q(relu_out2[6]),
        .R(en_act_reg));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_2),
        .Q(relu_out2[7]),
        .R(en_act_reg));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_1),
        .Q(relu_out2[8]),
        .R(en_act_reg));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_0),
        .Q(relu_out2[9]),
        .R(en_act_reg));
endmodule

(* ORIG_REF_NAME = "activations" *) 
module lenet5_clk_wiz_lenet5_0_0_activations_1
   (DI,
    relu_out3,
    \outp_reg[1]_0 ,
    \outp_reg[8]_0 ,
    comp2,
    \outp_reg[8]_1 ,
    \outp_reg[8]_2 ,
    \outp_reg[8]_3 ,
    relu_out4,
    CO,
    relu_out1,
    relu_out2,
    en_act_reg,
    en_act_reg_0,
    sys_clk,
    en_act_reg_1,
    en_act_reg_2,
    en_act_reg_3,
    en_act_reg_4,
    en_act_reg_5,
    en_act_reg_6,
    en_act_reg_7,
    en_act_reg_8,
    en_act_reg_9);
  output [3:0]DI;
  output [9:0]relu_out3;
  output [0:0]\outp_reg[1]_0 ;
  output [3:0]\outp_reg[8]_0 ;
  output [9:0]comp2;
  output [3:0]\outp_reg[8]_1 ;
  output [0:0]\outp_reg[8]_2 ;
  output [0:0]\outp_reg[8]_3 ;
  input [9:0]relu_out4;
  input [0:0]CO;
  input [9:0]relu_out1;
  input [9:0]relu_out2;
  input en_act_reg;
  input en_act_reg_0;
  input sys_clk;
  input en_act_reg_1;
  input en_act_reg_2;
  input en_act_reg_3;
  input en_act_reg_4;
  input en_act_reg_5;
  input en_act_reg_6;
  input en_act_reg_7;
  input en_act_reg_8;
  input en_act_reg_9;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [9:0]comp2;
  wire en_act_reg;
  wire en_act_reg_0;
  wire en_act_reg_1;
  wire en_act_reg_2;
  wire en_act_reg_3;
  wire en_act_reg_4;
  wire en_act_reg_5;
  wire en_act_reg_6;
  wire en_act_reg_7;
  wire en_act_reg_8;
  wire en_act_reg_9;
  wire [0:0]\outp_reg[1]_0 ;
  wire [3:0]\outp_reg[8]_0 ;
  wire [3:0]\outp_reg[8]_1 ;
  wire [0:0]\outp_reg[8]_2 ;
  wire [0:0]\outp_reg[8]_3 ;
  wire [9:0]relu_out1;
  wire [9:0]relu_out2;
  wire [9:0]relu_out3;
  wire [9:0]relu_out4;
  wire sys_clk;

  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    _carry__0_i_2
       (.I0(relu_out4[9]),
        .I1(CO),
        .I2(relu_out3[9]),
        .I3(relu_out2[9]),
        .I4(comp2[8]),
        .I5(relu_out2[8]),
        .O(\outp_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    _carry_i_5
       (.I0(relu_out4[7]),
        .I1(CO),
        .I2(relu_out3[7]),
        .I3(relu_out2[7]),
        .I4(comp2[6]),
        .I5(relu_out2[6]),
        .O(\outp_reg[8]_1 [3]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    _carry_i_6
       (.I0(relu_out4[5]),
        .I1(CO),
        .I2(relu_out3[5]),
        .I3(relu_out2[5]),
        .I4(comp2[4]),
        .I5(relu_out2[4]),
        .O(\outp_reg[8]_1 [2]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    _carry_i_7
       (.I0(relu_out4[3]),
        .I1(CO),
        .I2(relu_out3[3]),
        .I3(relu_out2[3]),
        .I4(comp2[2]),
        .I5(relu_out2[2]),
        .O(\outp_reg[8]_1 [1]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    _carry_i_8
       (.I0(relu_out4[1]),
        .I1(CO),
        .I2(relu_out3[1]),
        .I3(relu_out2[1]),
        .I4(comp2[0]),
        .I5(relu_out2[0]),
        .O(\outp_reg[8]_1 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp21_carry__0_i_1
       (.I0(relu_out3[8]),
        .I1(relu_out4[8]),
        .I2(relu_out4[9]),
        .I3(relu_out3[9]),
        .O(\outp_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp21_carry_i_1
       (.I0(relu_out3[6]),
        .I1(relu_out4[6]),
        .I2(relu_out4[7]),
        .I3(relu_out3[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp21_carry_i_2
       (.I0(relu_out3[4]),
        .I1(relu_out4[4]),
        .I2(relu_out4[5]),
        .I3(relu_out3[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp21_carry_i_3
       (.I0(relu_out3[2]),
        .I1(relu_out4[2]),
        .I2(relu_out4[3]),
        .I3(relu_out3[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    comp21_carry_i_4
       (.I0(relu_out3[0]),
        .I1(relu_out4[0]),
        .I2(relu_out4[1]),
        .I3(relu_out3[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    i__carry__0_i_2
       (.I0(relu_out4[9]),
        .I1(CO),
        .I2(relu_out3[9]),
        .I3(relu_out1[9]),
        .I4(comp2[8]),
        .I5(relu_out1[8]),
        .O(\outp_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    i__carry_i_5
       (.I0(relu_out4[7]),
        .I1(CO),
        .I2(relu_out3[7]),
        .I3(relu_out1[7]),
        .I4(comp2[6]),
        .I5(relu_out1[6]),
        .O(\outp_reg[8]_0 [3]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    i__carry_i_6
       (.I0(relu_out4[5]),
        .I1(CO),
        .I2(relu_out3[5]),
        .I3(relu_out1[5]),
        .I4(comp2[4]),
        .I5(relu_out1[4]),
        .O(\outp_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    i__carry_i_7
       (.I0(relu_out4[3]),
        .I1(CO),
        .I2(relu_out3[3]),
        .I3(relu_out1[3]),
        .I4(comp2[2]),
        .I5(relu_out1[2]),
        .O(\outp_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    i__carry_i_8
       (.I0(relu_out4[1]),
        .I1(CO),
        .I2(relu_out3[1]),
        .I3(relu_out1[1]),
        .I4(comp2[0]),
        .I5(relu_out1[0]),
        .O(\outp_reg[8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_2__3 
       (.I0(relu_out3[0]),
        .I1(CO),
        .I2(relu_out4[0]),
        .O(comp2[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_2__3 
       (.I0(relu_out3[1]),
        .I1(CO),
        .I2(relu_out4[1]),
        .O(comp2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_2__3 
       (.I0(relu_out3[2]),
        .I1(CO),
        .I2(relu_out4[2]),
        .O(comp2[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_2__3 
       (.I0(relu_out3[3]),
        .I1(CO),
        .I2(relu_out4[3]),
        .O(comp2[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_2__3 
       (.I0(relu_out3[4]),
        .I1(CO),
        .I2(relu_out4[4]),
        .O(comp2[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_2__3 
       (.I0(relu_out3[5]),
        .I1(CO),
        .I2(relu_out4[5]),
        .O(comp2[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_2__3 
       (.I0(relu_out3[6]),
        .I1(CO),
        .I2(relu_out4[6]),
        .O(comp2[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_2__3 
       (.I0(relu_out3[7]),
        .I1(CO),
        .I2(relu_out4[7]),
        .O(comp2[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_2__3 
       (.I0(relu_out3[8]),
        .I1(CO),
        .I2(relu_out4[8]),
        .O(comp2[8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_3__3 
       (.I0(relu_out3[9]),
        .I1(CO),
        .I2(relu_out4[9]),
        .O(comp2[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_9),
        .Q(relu_out3[0]),
        .R(en_act_reg));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_8),
        .Q(relu_out3[1]),
        .R(en_act_reg));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_7),
        .Q(relu_out3[2]),
        .R(en_act_reg));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_6),
        .Q(relu_out3[3]),
        .R(en_act_reg));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_5),
        .Q(relu_out3[4]),
        .R(en_act_reg));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_4),
        .Q(relu_out3[5]),
        .R(en_act_reg));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_3),
        .Q(relu_out3[6]),
        .R(en_act_reg));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_2),
        .Q(relu_out3[7]),
        .R(en_act_reg));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_1),
        .Q(relu_out3[8]),
        .R(en_act_reg));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_0),
        .Q(relu_out3[9]),
        .R(en_act_reg));
endmodule

(* ORIG_REF_NAME = "activations" *) 
module lenet5_clk_wiz_lenet5_0_0_activations_2
   (S,
    relu_out4,
    \outp_reg[1]_0 ,
    relu_out3,
    en_act_reg,
    en_act_reg_0,
    sys_clk,
    en_act_reg_1,
    en_act_reg_2,
    en_act_reg_3,
    en_act_reg_4,
    en_act_reg_5,
    en_act_reg_6,
    en_act_reg_7,
    en_act_reg_8,
    en_act_reg_9);
  output [3:0]S;
  output [9:0]relu_out4;
  output [0:0]\outp_reg[1]_0 ;
  input [9:0]relu_out3;
  input en_act_reg;
  input en_act_reg_0;
  input sys_clk;
  input en_act_reg_1;
  input en_act_reg_2;
  input en_act_reg_3;
  input en_act_reg_4;
  input en_act_reg_5;
  input en_act_reg_6;
  input en_act_reg_7;
  input en_act_reg_8;
  input en_act_reg_9;

  wire [3:0]S;
  wire en_act_reg;
  wire en_act_reg_0;
  wire en_act_reg_1;
  wire en_act_reg_2;
  wire en_act_reg_3;
  wire en_act_reg_4;
  wire en_act_reg_5;
  wire en_act_reg_6;
  wire en_act_reg_7;
  wire en_act_reg_8;
  wire en_act_reg_9;
  wire [0:0]\outp_reg[1]_0 ;
  wire [9:0]relu_out3;
  wire [9:0]relu_out4;
  wire sys_clk;

  LUT4 #(
    .INIT(16'h9009)) 
    comp21_carry__0_i_2
       (.I0(relu_out4[9]),
        .I1(relu_out3[9]),
        .I2(relu_out4[8]),
        .I3(relu_out3[8]),
        .O(\outp_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    comp21_carry_i_5
       (.I0(relu_out4[7]),
        .I1(relu_out3[7]),
        .I2(relu_out4[6]),
        .I3(relu_out3[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp21_carry_i_6
       (.I0(relu_out4[5]),
        .I1(relu_out3[5]),
        .I2(relu_out4[4]),
        .I3(relu_out3[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp21_carry_i_7
       (.I0(relu_out4[3]),
        .I1(relu_out3[3]),
        .I2(relu_out4[2]),
        .I3(relu_out3[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    comp21_carry_i_8
       (.I0(relu_out4[1]),
        .I1(relu_out3[1]),
        .I2(relu_out4[0]),
        .I3(relu_out3[0]),
        .O(S[0]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_9),
        .Q(relu_out4[0]),
        .R(en_act_reg));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_8),
        .Q(relu_out4[1]),
        .R(en_act_reg));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_7),
        .Q(relu_out4[2]),
        .R(en_act_reg));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_6),
        .Q(relu_out4[3]),
        .R(en_act_reg));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_5),
        .Q(relu_out4[4]),
        .R(en_act_reg));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_4),
        .Q(relu_out4[5]),
        .R(en_act_reg));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_3),
        .Q(relu_out4[6]),
        .R(en_act_reg));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_2),
        .Q(relu_out4[7]),
        .R(en_act_reg));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_1),
        .Q(relu_out4[8]),
        .R(en_act_reg));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_reg_0),
        .Q(relu_out4[9]),
        .R(en_act_reg));
endmodule

(* ORIG_REF_NAME = "argmax1" *) 
module lenet5_clk_wiz_lenet5_0_0_argmax1
   (c5,
    \c3_reg[2] ,
    \c3_reg[3] ,
    S,
    comp5,
    \c3_reg[0]_0 ,
    \c3_reg[1]_0 ,
    p_0_in_0,
    \c3_reg[0]_1 ,
    \c3_reg[1]_1 ,
    \c3_reg[2]_0 ,
    p_0_in_1,
    \outp_reg[10] ,
    sys_clk,
    p_0_in,
    \outp_reg[10]_0 ,
    O133,
    \outp_reg[10]_1 ,
    O134,
    \outp_reg[10]_2 ,
    O135,
    \outp_reg[10]_3 ,
    O136,
    comp8,
    \outp_reg[10]_4 ,
    \outp_reg[9] ,
    \outp_reg[8] ,
    \outp_reg[7] ,
    \outp_reg[6] ,
    \outp_reg[5] ,
    \outp_reg[4] ,
    \outp_reg[3] ,
    \outp_reg[2] ,
    \outp_reg[1] ,
    \outp_reg[0] ,
    \outp_reg[10]_5 ,
    \outp_reg[9]_0 ,
    \outp_reg[8]_0 ,
    \outp_reg[7]_0 ,
    \outp_reg[6]_0 ,
    \outp_reg[5]_0 ,
    \outp_reg[4]_0 ,
    \outp_reg[3]_0 ,
    \outp_reg[2]_0 ,
    \outp_reg[1]_0 ,
    \outp_reg[0]_0 ,
    \outp_reg[10]_6 ,
    \outp_reg[9]_1 ,
    \outp_reg[8]_1 ,
    \outp_reg[7]_1 ,
    \outp_reg[6]_1 ,
    \outp_reg[5]_1 ,
    \outp_reg[4]_1 ,
    \outp_reg[3]_1 ,
    \outp_reg[2]_1 ,
    \outp_reg[1]_1 ,
    \outp_reg[0]_1 ,
    \outp_reg[10]_7 ,
    \outp_reg[9]_2 ,
    \outp_reg[8]_2 ,
    \outp_reg[7]_2 ,
    \outp_reg[6]_2 ,
    \outp_reg[5]_2 ,
    \outp_reg[4]_2 ,
    \outp_reg[3]_2 ,
    \outp_reg[2]_2 ,
    \outp_reg[1]_2 ,
    \outp_reg[0]_2 ,
    \outp_reg[10]_8 ,
    \outp_reg[9]_3 ,
    \outp_reg[8]_3 ,
    \outp_reg[7]_3 ,
    \outp_reg[6]_3 ,
    \outp_reg[5]_3 ,
    \outp_reg[4]_3 ,
    \outp_reg[3]_3 ,
    \outp_reg[2]_3 ,
    \outp_reg[1]_3 ,
    \outp_reg[0]_3 );
  output [1:0]c5;
  output \c3_reg[2] ;
  output \c3_reg[3] ;
  output [0:0]S;
  output [10:0]comp5;
  output \c3_reg[0]_0 ;
  output \c3_reg[1]_0 ;
  output [10:0]p_0_in_0;
  output \c3_reg[0]_1 ;
  output \c3_reg[1]_1 ;
  output \c3_reg[2]_0 ;
  output [10:0]p_0_in_1;
  input \outp_reg[10] ;
  input sys_clk;
  input [0:0]p_0_in;
  input \outp_reg[10]_0 ;
  input [0:0]O133;
  input \outp_reg[10]_1 ;
  input O134;
  input \outp_reg[10]_2 ;
  input O135;
  input \outp_reg[10]_3 ;
  input [0:0]O136;
  input [0:0]comp8;
  input \outp_reg[10]_4 ;
  input \outp_reg[9] ;
  input \outp_reg[8] ;
  input \outp_reg[7] ;
  input \outp_reg[6] ;
  input \outp_reg[5] ;
  input \outp_reg[4] ;
  input \outp_reg[3] ;
  input \outp_reg[2] ;
  input \outp_reg[1] ;
  input \outp_reg[0] ;
  input \outp_reg[10]_5 ;
  input \outp_reg[9]_0 ;
  input \outp_reg[8]_0 ;
  input \outp_reg[7]_0 ;
  input \outp_reg[6]_0 ;
  input \outp_reg[5]_0 ;
  input \outp_reg[4]_0 ;
  input \outp_reg[3]_0 ;
  input \outp_reg[2]_0 ;
  input \outp_reg[1]_0 ;
  input \outp_reg[0]_0 ;
  input \outp_reg[10]_6 ;
  input \outp_reg[9]_1 ;
  input \outp_reg[8]_1 ;
  input \outp_reg[7]_1 ;
  input \outp_reg[6]_1 ;
  input \outp_reg[5]_1 ;
  input \outp_reg[4]_1 ;
  input \outp_reg[3]_1 ;
  input \outp_reg[2]_1 ;
  input \outp_reg[1]_1 ;
  input \outp_reg[0]_1 ;
  input \outp_reg[10]_7 ;
  input \outp_reg[9]_2 ;
  input \outp_reg[8]_2 ;
  input \outp_reg[7]_2 ;
  input \outp_reg[6]_2 ;
  input \outp_reg[5]_2 ;
  input \outp_reg[4]_2 ;
  input \outp_reg[3]_2 ;
  input \outp_reg[2]_2 ;
  input \outp_reg[1]_2 ;
  input \outp_reg[0]_2 ;
  input \outp_reg[10]_8 ;
  input \outp_reg[9]_3 ;
  input \outp_reg[8]_3 ;
  input \outp_reg[7]_3 ;
  input \outp_reg[6]_3 ;
  input \outp_reg[5]_3 ;
  input \outp_reg[4]_3 ;
  input \outp_reg[3]_3 ;
  input \outp_reg[2]_3 ;
  input \outp_reg[1]_3 ;
  input \outp_reg[0]_3 ;

  wire [0:0]O133;
  wire O134;
  wire O135;
  wire [0:0]O136;
  wire [0:0]S;
  wire [1:0]c1;
  wire [2:1]c2;
  wire [1:0]c3;
  wire \c3_reg[0]_0 ;
  wire \c3_reg[0]_1 ;
  wire \c3_reg[1]_0 ;
  wire \c3_reg[1]_1 ;
  wire \c3_reg[2] ;
  wire \c3_reg[2]_0 ;
  wire \c3_reg[3] ;
  wire [3:2]c4;
  wire [1:0]c5;
  wire [10:0]comp1;
  wire [10:0]comp2;
  wire [10:0]comp3;
  wire \comp3[10]_i_10__0_n_0 ;
  wire \comp3[10]_i_10_n_0 ;
  wire \comp3[10]_i_11__0_n_0 ;
  wire \comp3[10]_i_11_n_0 ;
  wire \comp3[10]_i_12__0_n_0 ;
  wire \comp3[10]_i_12_n_0 ;
  wire \comp3[10]_i_13__0_n_0 ;
  wire \comp3[10]_i_13_n_0 ;
  wire \comp3[10]_i_14__0_n_0 ;
  wire \comp3[10]_i_14_n_0 ;
  wire \comp3[10]_i_15__0_n_0 ;
  wire \comp3[10]_i_15_n_0 ;
  wire \comp3[10]_i_4__0_n_0 ;
  wire \comp3[10]_i_4_n_0 ;
  wire \comp3[10]_i_5__0_n_0 ;
  wire \comp3[10]_i_5_n_0 ;
  wire \comp3[10]_i_6__0_n_0 ;
  wire \comp3[10]_i_6_n_0 ;
  wire \comp3[10]_i_7__0_n_0 ;
  wire \comp3[10]_i_7_n_0 ;
  wire \comp3[10]_i_8__0_n_0 ;
  wire \comp3[10]_i_8_n_0 ;
  wire \comp3[10]_i_9__0_n_0 ;
  wire \comp3[10]_i_9_n_0 ;
  wire \comp3_reg[10]_i_2__0_n_2 ;
  wire \comp3_reg[10]_i_2__0_n_3 ;
  wire \comp3_reg[10]_i_2_n_2 ;
  wire \comp3_reg[10]_i_2_n_3 ;
  wire \comp3_reg[10]_i_3__0_n_0 ;
  wire \comp3_reg[10]_i_3__0_n_1 ;
  wire \comp3_reg[10]_i_3__0_n_2 ;
  wire \comp3_reg[10]_i_3__0_n_3 ;
  wire \comp3_reg[10]_i_3_n_0 ;
  wire \comp3_reg[10]_i_3_n_1 ;
  wire \comp3_reg[10]_i_3_n_2 ;
  wire \comp3_reg[10]_i_3_n_3 ;
  wire [10:0]comp4;
  wire [10:0]comp5;
  wire [0:0]comp8;
  wire \outp_reg[0] ;
  wire \outp_reg[0]_0 ;
  wire \outp_reg[0]_1 ;
  wire \outp_reg[0]_2 ;
  wire \outp_reg[0]_3 ;
  wire \outp_reg[10] ;
  wire \outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_2 ;
  wire \outp_reg[10]_3 ;
  wire \outp_reg[10]_4 ;
  wire \outp_reg[10]_5 ;
  wire \outp_reg[10]_6 ;
  wire \outp_reg[10]_7 ;
  wire \outp_reg[10]_8 ;
  wire \outp_reg[1] ;
  wire \outp_reg[1]_0 ;
  wire \outp_reg[1]_1 ;
  wire \outp_reg[1]_2 ;
  wire \outp_reg[1]_3 ;
  wire \outp_reg[2] ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[2]_1 ;
  wire \outp_reg[2]_2 ;
  wire \outp_reg[2]_3 ;
  wire \outp_reg[3] ;
  wire \outp_reg[3]_0 ;
  wire \outp_reg[3]_1 ;
  wire \outp_reg[3]_2 ;
  wire \outp_reg[3]_3 ;
  wire \outp_reg[4] ;
  wire \outp_reg[4]_0 ;
  wire \outp_reg[4]_1 ;
  wire \outp_reg[4]_2 ;
  wire \outp_reg[4]_3 ;
  wire \outp_reg[5] ;
  wire \outp_reg[5]_0 ;
  wire \outp_reg[5]_1 ;
  wire \outp_reg[5]_2 ;
  wire \outp_reg[5]_3 ;
  wire \outp_reg[6] ;
  wire \outp_reg[6]_0 ;
  wire \outp_reg[6]_1 ;
  wire \outp_reg[6]_2 ;
  wire \outp_reg[6]_3 ;
  wire \outp_reg[7] ;
  wire \outp_reg[7]_0 ;
  wire \outp_reg[7]_1 ;
  wire \outp_reg[7]_2 ;
  wire \outp_reg[7]_3 ;
  wire \outp_reg[8] ;
  wire \outp_reg[8]_0 ;
  wire \outp_reg[8]_1 ;
  wire \outp_reg[8]_2 ;
  wire \outp_reg[8]_3 ;
  wire \outp_reg[9] ;
  wire \outp_reg[9]_0 ;
  wire \outp_reg[9]_1 ;
  wire \outp_reg[9]_2 ;
  wire \outp_reg[9]_3 ;
  wire [0:0]p_0_in;
  wire [10:0]p_0_in_0;
  wire [10:0]p_0_in_1;
  wire sys_clk;
  wire [3:2]\NLW_comp3_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_comp3_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_comp3_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_comp3_reg[10]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_comp3_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_comp3_reg[10]_i_3__0_O_UNCONNECTED ;

  FDRE \c1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(c1[0]),
        .R(1'b0));
  FDRE \c1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10] ),
        .Q(c1[1]),
        .R(1'b0));
  FDRE \c2_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(O133),
        .Q(c2[1]),
        .R(1'b0));
  FDRE \c2_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_0 ),
        .Q(c2[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[0]_i_1 
       (.I0(c1[0]),
        .I1(\comp3_reg[10]_i_2_n_2 ),
        .I2(c2[1]),
        .O(\c3_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[0]_i_1__0 
       (.I0(c3[0]),
        .I1(\comp3_reg[10]_i_2__0_n_2 ),
        .I2(c4[2]),
        .O(\c3_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[1]_i_1__0 
       (.I0(c1[1]),
        .I1(\comp3_reg[10]_i_2_n_2 ),
        .I2(c2[1]),
        .O(\c3_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[1]_i_1__1 
       (.I0(c3[1]),
        .I1(\comp3_reg[10]_i_2__0_n_2 ),
        .I2(c4[2]),
        .O(\c3_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \c3[2]_i_1 
       (.I0(\comp3_reg[10]_i_2__0_n_2 ),
        .I1(c4[2]),
        .O(\c3_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c3[2]_i_1__2 
       (.I0(c2[2]),
        .I1(\comp3_reg[10]_i_2_n_2 ),
        .O(\c3_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \c3[3]_i_1 
       (.I0(c4[3]),
        .I1(\comp3_reg[10]_i_2__0_n_2 ),
        .O(\c3_reg[3] ));
  LUT2 #(
    .INIT(4'h9)) 
    \c3[3]_i_6 
       (.I0(comp5[10]),
        .I1(comp8),
        .O(S));
  FDRE \c3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(O134),
        .Q(c3[0]),
        .R(1'b0));
  FDRE \c3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_1 ),
        .Q(c3[1]),
        .R(1'b0));
  FDRE \c4_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(O135),
        .Q(c4[2]),
        .R(1'b0));
  FDRE \c4_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_2 ),
        .Q(c4[3]),
        .R(1'b0));
  FDRE \c5_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(O136),
        .Q(c5[0]),
        .R(1'b0));
  FDRE \c5_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_3 ),
        .Q(c5[1]),
        .R(1'b0));
  FDRE \comp1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[0] ),
        .Q(comp1[0]),
        .R(1'b0));
  FDRE \comp1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_4 ),
        .Q(comp1[10]),
        .R(1'b0));
  FDRE \comp1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[1] ),
        .Q(comp1[1]),
        .R(1'b0));
  FDRE \comp1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[2] ),
        .Q(comp1[2]),
        .R(1'b0));
  FDRE \comp1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[3] ),
        .Q(comp1[3]),
        .R(1'b0));
  FDRE \comp1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[4] ),
        .Q(comp1[4]),
        .R(1'b0));
  FDRE \comp1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[5] ),
        .Q(comp1[5]),
        .R(1'b0));
  FDRE \comp1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[6] ),
        .Q(comp1[6]),
        .R(1'b0));
  FDRE \comp1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[7] ),
        .Q(comp1[7]),
        .R(1'b0));
  FDRE \comp1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[8] ),
        .Q(comp1[8]),
        .R(1'b0));
  FDRE \comp1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[9] ),
        .Q(comp1[9]),
        .R(1'b0));
  FDRE \comp2_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[0]_0 ),
        .Q(comp2[0]),
        .R(1'b0));
  FDRE \comp2_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_5 ),
        .Q(comp2[10]),
        .R(1'b0));
  FDRE \comp2_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[1]_0 ),
        .Q(comp2[1]),
        .R(1'b0));
  FDRE \comp2_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[2]_0 ),
        .Q(comp2[2]),
        .R(1'b0));
  FDRE \comp2_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[3]_0 ),
        .Q(comp2[3]),
        .R(1'b0));
  FDRE \comp2_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[4]_0 ),
        .Q(comp2[4]),
        .R(1'b0));
  FDRE \comp2_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[5]_0 ),
        .Q(comp2[5]),
        .R(1'b0));
  FDRE \comp2_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[6]_0 ),
        .Q(comp2[6]),
        .R(1'b0));
  FDRE \comp2_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[7]_0 ),
        .Q(comp2[7]),
        .R(1'b0));
  FDRE \comp2_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[8]_0 ),
        .Q(comp2[8]),
        .R(1'b0));
  FDRE \comp2_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[9]_0 ),
        .Q(comp2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[0]_i_1__0 
       (.I0(comp1[0]),
        .I1(comp2[0]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[0]_i_1__1 
       (.I0(comp3[0]),
        .I1(comp4[0]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_10 
       (.I0(comp1[2]),
        .I1(comp2[2]),
        .I2(comp2[3]),
        .I3(comp1[3]),
        .O(\comp3[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_10__0 
       (.I0(comp3[2]),
        .I1(comp4[2]),
        .I2(comp4[3]),
        .I3(comp3[3]),
        .O(\comp3[10]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_11 
       (.I0(comp1[0]),
        .I1(comp2[0]),
        .I2(comp2[1]),
        .I3(comp1[1]),
        .O(\comp3[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_11__0 
       (.I0(comp3[0]),
        .I1(comp4[0]),
        .I2(comp4[1]),
        .I3(comp3[1]),
        .O(\comp3[10]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_12 
       (.I0(comp1[6]),
        .I1(comp2[6]),
        .I2(comp1[7]),
        .I3(comp2[7]),
        .O(\comp3[10]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_12__0 
       (.I0(comp3[6]),
        .I1(comp4[6]),
        .I2(comp3[7]),
        .I3(comp4[7]),
        .O(\comp3[10]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_13 
       (.I0(comp1[4]),
        .I1(comp2[4]),
        .I2(comp1[5]),
        .I3(comp2[5]),
        .O(\comp3[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_13__0 
       (.I0(comp3[4]),
        .I1(comp4[4]),
        .I2(comp3[5]),
        .I3(comp4[5]),
        .O(\comp3[10]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_14 
       (.I0(comp1[2]),
        .I1(comp2[2]),
        .I2(comp1[3]),
        .I3(comp2[3]),
        .O(\comp3[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_14__0 
       (.I0(comp3[2]),
        .I1(comp4[2]),
        .I2(comp3[3]),
        .I3(comp4[3]),
        .O(\comp3[10]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_15 
       (.I0(comp1[0]),
        .I1(comp2[0]),
        .I2(comp1[1]),
        .I3(comp2[1]),
        .O(\comp3[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_15__0 
       (.I0(comp3[0]),
        .I1(comp4[0]),
        .I2(comp3[1]),
        .I3(comp4[1]),
        .O(\comp3[10]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[10]_i_1__0 
       (.I0(comp1[10]),
        .I1(comp2[10]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[10]_i_1__1 
       (.I0(comp3[10]),
        .I1(comp4[10]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp3[10]_i_4 
       (.I0(comp1[10]),
        .I1(comp2[10]),
        .O(\comp3[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \comp3[10]_i_4__0 
       (.I0(comp3[10]),
        .I1(comp4[10]),
        .O(\comp3[10]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_5 
       (.I0(comp1[8]),
        .I1(comp2[8]),
        .I2(comp2[9]),
        .I3(comp1[9]),
        .O(\comp3[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_5__0 
       (.I0(comp3[8]),
        .I1(comp4[8]),
        .I2(comp4[9]),
        .I3(comp3[9]),
        .O(\comp3[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \comp3[10]_i_6 
       (.I0(comp2[10]),
        .I1(comp1[10]),
        .O(\comp3[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \comp3[10]_i_6__0 
       (.I0(comp4[10]),
        .I1(comp3[10]),
        .O(\comp3[10]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_7 
       (.I0(comp1[8]),
        .I1(comp2[8]),
        .I2(comp1[9]),
        .I3(comp2[9]),
        .O(\comp3[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_7__0 
       (.I0(comp3[8]),
        .I1(comp4[8]),
        .I2(comp3[9]),
        .I3(comp4[9]),
        .O(\comp3[10]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_8 
       (.I0(comp1[6]),
        .I1(comp2[6]),
        .I2(comp2[7]),
        .I3(comp1[7]),
        .O(\comp3[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_8__0 
       (.I0(comp3[6]),
        .I1(comp4[6]),
        .I2(comp4[7]),
        .I3(comp3[7]),
        .O(\comp3[10]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_9 
       (.I0(comp1[4]),
        .I1(comp2[4]),
        .I2(comp2[5]),
        .I3(comp1[5]),
        .O(\comp3[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_9__0 
       (.I0(comp3[4]),
        .I1(comp4[4]),
        .I2(comp4[5]),
        .I3(comp3[5]),
        .O(\comp3[10]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[1]_i_1__0 
       (.I0(comp1[1]),
        .I1(comp2[1]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[1]_i_1__1 
       (.I0(comp3[1]),
        .I1(comp4[1]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[2]_i_1__0 
       (.I0(comp1[2]),
        .I1(comp2[2]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[2]_i_1__1 
       (.I0(comp3[2]),
        .I1(comp4[2]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[3]_i_1__0 
       (.I0(comp1[3]),
        .I1(comp2[3]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[3]_i_1__1 
       (.I0(comp3[3]),
        .I1(comp4[3]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[4]_i_1__0 
       (.I0(comp1[4]),
        .I1(comp2[4]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[4]_i_1__1 
       (.I0(comp3[4]),
        .I1(comp4[4]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[5]_i_1__0 
       (.I0(comp1[5]),
        .I1(comp2[5]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[5]_i_1__1 
       (.I0(comp3[5]),
        .I1(comp4[5]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[6]_i_1__0 
       (.I0(comp1[6]),
        .I1(comp2[6]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[6]_i_1__1 
       (.I0(comp3[6]),
        .I1(comp4[6]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[7]_i_1__0 
       (.I0(comp1[7]),
        .I1(comp2[7]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[7]_i_1__1 
       (.I0(comp3[7]),
        .I1(comp4[7]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[8]_i_1__0 
       (.I0(comp1[8]),
        .I1(comp2[8]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[8]_i_1__1 
       (.I0(comp3[8]),
        .I1(comp4[8]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[9]_i_1__0 
       (.I0(comp1[9]),
        .I1(comp2[9]),
        .I2(\comp3_reg[10]_i_2_n_2 ),
        .O(p_0_in_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[9]_i_1__1 
       (.I0(comp3[9]),
        .I1(comp4[9]),
        .I2(\comp3_reg[10]_i_2__0_n_2 ),
        .O(p_0_in_1[9]));
  FDRE \comp3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[0]_1 ),
        .Q(comp3[0]),
        .R(1'b0));
  FDRE \comp3_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_6 ),
        .Q(comp3[10]),
        .R(1'b0));
  CARRY4 \comp3_reg[10]_i_2 
       (.CI(\comp3_reg[10]_i_3_n_0 ),
        .CO({\NLW_comp3_reg[10]_i_2_CO_UNCONNECTED [3:2],\comp3_reg[10]_i_2_n_2 ,\comp3_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\comp3[10]_i_4_n_0 ,\comp3[10]_i_5_n_0 }),
        .O(\NLW_comp3_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\comp3[10]_i_6_n_0 ,\comp3[10]_i_7_n_0 }));
  CARRY4 \comp3_reg[10]_i_2__0 
       (.CI(\comp3_reg[10]_i_3__0_n_0 ),
        .CO({\NLW_comp3_reg[10]_i_2__0_CO_UNCONNECTED [3:2],\comp3_reg[10]_i_2__0_n_2 ,\comp3_reg[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\comp3[10]_i_4__0_n_0 ,\comp3[10]_i_5__0_n_0 }),
        .O(\NLW_comp3_reg[10]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\comp3[10]_i_6__0_n_0 ,\comp3[10]_i_7__0_n_0 }));
  CARRY4 \comp3_reg[10]_i_3 
       (.CI(1'b0),
        .CO({\comp3_reg[10]_i_3_n_0 ,\comp3_reg[10]_i_3_n_1 ,\comp3_reg[10]_i_3_n_2 ,\comp3_reg[10]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\comp3[10]_i_8_n_0 ,\comp3[10]_i_9_n_0 ,\comp3[10]_i_10_n_0 ,\comp3[10]_i_11_n_0 }),
        .O(\NLW_comp3_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({\comp3[10]_i_12_n_0 ,\comp3[10]_i_13_n_0 ,\comp3[10]_i_14_n_0 ,\comp3[10]_i_15_n_0 }));
  CARRY4 \comp3_reg[10]_i_3__0 
       (.CI(1'b0),
        .CO({\comp3_reg[10]_i_3__0_n_0 ,\comp3_reg[10]_i_3__0_n_1 ,\comp3_reg[10]_i_3__0_n_2 ,\comp3_reg[10]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\comp3[10]_i_8__0_n_0 ,\comp3[10]_i_9__0_n_0 ,\comp3[10]_i_10__0_n_0 ,\comp3[10]_i_11__0_n_0 }),
        .O(\NLW_comp3_reg[10]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\comp3[10]_i_12__0_n_0 ,\comp3[10]_i_13__0_n_0 ,\comp3[10]_i_14__0_n_0 ,\comp3[10]_i_15__0_n_0 }));
  FDRE \comp3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[1]_1 ),
        .Q(comp3[1]),
        .R(1'b0));
  FDRE \comp3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[2]_1 ),
        .Q(comp3[2]),
        .R(1'b0));
  FDRE \comp3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[3]_1 ),
        .Q(comp3[3]),
        .R(1'b0));
  FDRE \comp3_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[4]_1 ),
        .Q(comp3[4]),
        .R(1'b0));
  FDRE \comp3_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[5]_1 ),
        .Q(comp3[5]),
        .R(1'b0));
  FDRE \comp3_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[6]_1 ),
        .Q(comp3[6]),
        .R(1'b0));
  FDRE \comp3_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[7]_1 ),
        .Q(comp3[7]),
        .R(1'b0));
  FDRE \comp3_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[8]_1 ),
        .Q(comp3[8]),
        .R(1'b0));
  FDRE \comp3_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[9]_1 ),
        .Q(comp3[9]),
        .R(1'b0));
  FDRE \comp4_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[0]_2 ),
        .Q(comp4[0]),
        .R(1'b0));
  FDRE \comp4_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_7 ),
        .Q(comp4[10]),
        .R(1'b0));
  FDRE \comp4_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[1]_2 ),
        .Q(comp4[1]),
        .R(1'b0));
  FDRE \comp4_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[2]_2 ),
        .Q(comp4[2]),
        .R(1'b0));
  FDRE \comp4_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[3]_2 ),
        .Q(comp4[3]),
        .R(1'b0));
  FDRE \comp4_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[4]_2 ),
        .Q(comp4[4]),
        .R(1'b0));
  FDRE \comp4_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[5]_2 ),
        .Q(comp4[5]),
        .R(1'b0));
  FDRE \comp4_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[6]_2 ),
        .Q(comp4[6]),
        .R(1'b0));
  FDRE \comp4_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[7]_2 ),
        .Q(comp4[7]),
        .R(1'b0));
  FDRE \comp4_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[8]_2 ),
        .Q(comp4[8]),
        .R(1'b0));
  FDRE \comp4_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[9]_2 ),
        .Q(comp4[9]),
        .R(1'b0));
  FDRE \comp5_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[0]_3 ),
        .Q(comp5[0]),
        .R(1'b0));
  FDRE \comp5_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[10]_8 ),
        .Q(comp5[10]),
        .R(1'b0));
  FDRE \comp5_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[1]_3 ),
        .Q(comp5[1]),
        .R(1'b0));
  FDRE \comp5_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[2]_3 ),
        .Q(comp5[2]),
        .R(1'b0));
  FDRE \comp5_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[3]_3 ),
        .Q(comp5[3]),
        .R(1'b0));
  FDRE \comp5_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[4]_3 ),
        .Q(comp5[4]),
        .R(1'b0));
  FDRE \comp5_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[5]_3 ),
        .Q(comp5[5]),
        .R(1'b0));
  FDRE \comp5_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[6]_3 ),
        .Q(comp5[6]),
        .R(1'b0));
  FDRE \comp5_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[7]_3 ),
        .Q(comp5[7]),
        .R(1'b0));
  FDRE \comp5_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[8]_3 ),
        .Q(comp5[8]),
        .R(1'b0));
  FDRE \comp5_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\outp_reg[9]_3 ),
        .Q(comp5[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "argmax2" *) 
module lenet5_clk_wiz_lenet5_0_0_argmax2
   (\comp3_reg[10]_0 ,
    CO,
    \c3_reg[0]_0 ,
    \c3_reg[1]_0 ,
    \c3_reg[2]_0 ,
    p_0_in,
    comp7,
    S,
    p_0_in_0,
    sys_clk,
    \c2_reg[2] ,
    \c1_reg[1] ,
    \c1_reg[0] ,
    c7);
  output [0:0]\comp3_reg[10]_0 ;
  output [0:0]CO;
  output \c3_reg[0]_0 ;
  output \c3_reg[1]_0 ;
  output \c3_reg[2]_0 ;
  output [10:0]p_0_in;
  input [10:0]comp7;
  input [0:0]S;
  input [10:0]p_0_in_0;
  input sys_clk;
  input \c2_reg[2] ;
  input \c1_reg[1] ;
  input \c1_reg[0] ;
  input [2:0]c7;

  wire [0:0]CO;
  wire [0:0]S;
  wire \c1_reg[0] ;
  wire \c1_reg[1] ;
  wire \c2_reg[2] ;
  wire \c3_reg[0]_0 ;
  wire \c3_reg[1]_0 ;
  wire \c3_reg[2]_0 ;
  wire [2:0]c6;
  wire [2:0]c7;
  wire \comp3[10]_i_10__1_n_0 ;
  wire \comp3[10]_i_11__1_n_0 ;
  wire \comp3[10]_i_12__1_n_0 ;
  wire \comp3[10]_i_13__1_n_0 ;
  wire \comp3[10]_i_14__1_n_0 ;
  wire \comp3[10]_i_15__1_n_0 ;
  wire \comp3[10]_i_4__1_n_0 ;
  wire \comp3[10]_i_5__1_n_0 ;
  wire \comp3[10]_i_7__1_n_0 ;
  wire \comp3[10]_i_8__1_n_0 ;
  wire \comp3[10]_i_9__1_n_0 ;
  wire [0:0]\comp3_reg[10]_0 ;
  wire \comp3_reg[10]_i_2__1_n_3 ;
  wire \comp3_reg[10]_i_3__1_n_0 ;
  wire \comp3_reg[10]_i_3__1_n_1 ;
  wire \comp3_reg[10]_i_3__1_n_2 ;
  wire \comp3_reg[10]_i_3__1_n_3 ;
  wire [9:0]comp6;
  wire [10:0]comp7;
  wire [10:0]p_0_in;
  wire [10:0]p_0_in_0;
  wire sys_clk;
  wire [3:2]\NLW_comp3_reg[10]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_comp3_reg[10]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_comp3_reg[10]_i_3__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[0]_i_1__1 
       (.I0(c6[0]),
        .I1(CO),
        .I2(c7[0]),
        .O(\c3_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[1]_i_1__2 
       (.I0(c6[1]),
        .I1(CO),
        .I2(c7[1]),
        .O(\c3_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[2]_i_1__0 
       (.I0(c6[2]),
        .I1(CO),
        .I2(c7[2]),
        .O(\c3_reg[2]_0 ));
  FDRE \c3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c1_reg[0] ),
        .Q(c6[0]),
        .R(1'b0));
  FDRE \c3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c1_reg[1] ),
        .Q(c6[1]),
        .R(1'b0));
  FDRE \c3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c2_reg[2] ),
        .Q(c6[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[0]_i_1__2 
       (.I0(comp6[0]),
        .I1(comp7[0]),
        .I2(CO),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_10__1 
       (.I0(comp6[2]),
        .I1(comp7[2]),
        .I2(comp7[3]),
        .I3(comp6[3]),
        .O(\comp3[10]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_11__1 
       (.I0(comp6[0]),
        .I1(comp7[0]),
        .I2(comp7[1]),
        .I3(comp6[1]),
        .O(\comp3[10]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_12__1 
       (.I0(comp6[6]),
        .I1(comp7[6]),
        .I2(comp6[7]),
        .I3(comp7[7]),
        .O(\comp3[10]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_13__1 
       (.I0(comp6[4]),
        .I1(comp7[4]),
        .I2(comp6[5]),
        .I3(comp7[5]),
        .O(\comp3[10]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_14__1 
       (.I0(comp6[2]),
        .I1(comp7[2]),
        .I2(comp6[3]),
        .I3(comp7[3]),
        .O(\comp3[10]_i_14__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_15__1 
       (.I0(comp6[0]),
        .I1(comp7[0]),
        .I2(comp6[1]),
        .I3(comp7[1]),
        .O(\comp3[10]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[10]_i_1__2 
       (.I0(\comp3_reg[10]_0 ),
        .I1(comp7[10]),
        .I2(CO),
        .O(p_0_in[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \comp3[10]_i_4__1 
       (.I0(\comp3_reg[10]_0 ),
        .I1(comp7[10]),
        .O(\comp3[10]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_5__1 
       (.I0(comp6[8]),
        .I1(comp7[8]),
        .I2(comp7[9]),
        .I3(comp6[9]),
        .O(\comp3[10]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \comp3[10]_i_7__1 
       (.I0(comp6[8]),
        .I1(comp7[8]),
        .I2(comp6[9]),
        .I3(comp7[9]),
        .O(\comp3[10]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_8__1 
       (.I0(comp6[6]),
        .I1(comp7[6]),
        .I2(comp7[7]),
        .I3(comp6[7]),
        .O(\comp3[10]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \comp3[10]_i_9__1 
       (.I0(comp6[4]),
        .I1(comp7[4]),
        .I2(comp7[5]),
        .I3(comp6[5]),
        .O(\comp3[10]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[1]_i_1__2 
       (.I0(comp6[1]),
        .I1(comp7[1]),
        .I2(CO),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[2]_i_1__2 
       (.I0(comp6[2]),
        .I1(comp7[2]),
        .I2(CO),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[3]_i_1__2 
       (.I0(comp6[3]),
        .I1(comp7[3]),
        .I2(CO),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[4]_i_1__2 
       (.I0(comp6[4]),
        .I1(comp7[4]),
        .I2(CO),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[5]_i_1__2 
       (.I0(comp6[5]),
        .I1(comp7[5]),
        .I2(CO),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[6]_i_1__2 
       (.I0(comp6[6]),
        .I1(comp7[6]),
        .I2(CO),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[7]_i_1__2 
       (.I0(comp6[7]),
        .I1(comp7[7]),
        .I2(CO),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[8]_i_1__2 
       (.I0(comp6[8]),
        .I1(comp7[8]),
        .I2(CO),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \comp3[9]_i_1__2 
       (.I0(comp6[9]),
        .I1(comp7[9]),
        .I2(CO),
        .O(p_0_in[9]));
  FDRE \comp3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[0]),
        .Q(comp6[0]),
        .R(1'b0));
  FDRE \comp3_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[10]),
        .Q(\comp3_reg[10]_0 ),
        .R(1'b0));
  CARRY4 \comp3_reg[10]_i_2__1 
       (.CI(\comp3_reg[10]_i_3__1_n_0 ),
        .CO({\NLW_comp3_reg[10]_i_2__1_CO_UNCONNECTED [3:2],CO,\comp3_reg[10]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\comp3[10]_i_4__1_n_0 ,\comp3[10]_i_5__1_n_0 }),
        .O(\NLW_comp3_reg[10]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\comp3[10]_i_7__1_n_0 }));
  CARRY4 \comp3_reg[10]_i_3__1 
       (.CI(1'b0),
        .CO({\comp3_reg[10]_i_3__1_n_0 ,\comp3_reg[10]_i_3__1_n_1 ,\comp3_reg[10]_i_3__1_n_2 ,\comp3_reg[10]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\comp3[10]_i_8__1_n_0 ,\comp3[10]_i_9__1_n_0 ,\comp3[10]_i_10__1_n_0 ,\comp3[10]_i_11__1_n_0 }),
        .O(\NLW_comp3_reg[10]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\comp3[10]_i_12__1_n_0 ,\comp3[10]_i_13__1_n_0 ,\comp3[10]_i_14__1_n_0 ,\comp3[10]_i_15__1_n_0 }));
  FDRE \comp3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[1]),
        .Q(comp6[1]),
        .R(1'b0));
  FDRE \comp3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[2]),
        .Q(comp6[2]),
        .R(1'b0));
  FDRE \comp3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[3]),
        .Q(comp6[3]),
        .R(1'b0));
  FDRE \comp3_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[4]),
        .Q(comp6[4]),
        .R(1'b0));
  FDRE \comp3_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[5]),
        .Q(comp6[5]),
        .R(1'b0));
  FDRE \comp3_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[6]),
        .Q(comp6[6]),
        .R(1'b0));
  FDRE \comp3_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[7]),
        .Q(comp6[7]),
        .R(1'b0));
  FDRE \comp3_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[8]),
        .Q(comp6[8]),
        .R(1'b0));
  FDRE \comp3_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in_0[9]),
        .Q(comp6[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "argmax2" *) 
module lenet5_clk_wiz_lenet5_0_0_argmax2_3
   (\c3_reg[3]_0 ,
    \c3_reg[2]_0 ,
    S,
    comp7,
    CO,
    \comp3_reg[10]_0 ,
    p_0_in,
    sys_clk,
    \c4_reg[3] ,
    \c4_reg[2] ,
    \c3_reg[1]_0 ,
    \c3_reg[0]_0 );
  output \c3_reg[3]_0 ;
  output [2:0]\c3_reg[2]_0 ;
  output [0:0]S;
  output [10:0]comp7;
  input [0:0]CO;
  input [0:0]\comp3_reg[10]_0 ;
  input [10:0]p_0_in;
  input sys_clk;
  input \c4_reg[3] ;
  input \c4_reg[2] ;
  input \c3_reg[1]_0 ;
  input \c3_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]S;
  wire \c3_reg[0]_0 ;
  wire \c3_reg[1]_0 ;
  wire [2:0]\c3_reg[2]_0 ;
  wire \c3_reg[3]_0 ;
  wire \c4_reg[2] ;
  wire \c4_reg[3] ;
  wire [3:3]c7;
  wire [0:0]\comp3_reg[10]_0 ;
  wire [10:0]comp7;
  wire [10:0]p_0_in;
  wire sys_clk;

  LUT2 #(
    .INIT(4'h2)) 
    \c3[3]_i_1__0 
       (.I0(c7),
        .I1(CO),
        .O(\c3_reg[3]_0 ));
  FDRE \c3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[0]_0 ),
        .Q(\c3_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \c3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[1]_0 ),
        .Q(\c3_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \c3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c4_reg[2] ),
        .Q(\c3_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \c3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c4_reg[3] ),
        .Q(c7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \comp3[10]_i_6__1 
       (.I0(comp7[10]),
        .I1(\comp3_reg[10]_0 ),
        .O(S));
  FDRE \comp3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(comp7[0]),
        .R(1'b0));
  FDRE \comp3_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(comp7[10]),
        .R(1'b0));
  FDRE \comp3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(comp7[1]),
        .R(1'b0));
  FDRE \comp3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(comp7[2]),
        .R(1'b0));
  FDRE \comp3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(comp7[3]),
        .R(1'b0));
  FDRE \comp3_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(comp7[4]),
        .R(1'b0));
  FDRE \comp3_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(comp7[5]),
        .R(1'b0));
  FDRE \comp3_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(comp7[6]),
        .R(1'b0));
  FDRE \comp3_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(comp7[7]),
        .R(1'b0));
  FDRE \comp3_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(comp7[8]),
        .R(1'b0));
  FDRE \comp3_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(comp7[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "argmax2" *) 
module lenet5_clk_wiz_lenet5_0_0_argmax2_4
   (\c3_reg[3]_0 ,
    \c3_reg[3]_1 ,
    \c3_reg[0]_0 ,
    \c3_reg[1]_0 ,
    \c3_reg[2]_0 ,
    comp5,
    S,
    p_0_in,
    sys_clk,
    \c3_reg[3]_2 ,
    \c3_reg[2]_1 ,
    \c3_reg[1]_1 ,
    \c3_reg[0]_1 ,
    c5);
  output [0:0]\c3_reg[3]_0 ;
  output \c3_reg[3]_1 ;
  output \c3_reg[0]_0 ;
  output \c3_reg[1]_0 ;
  output \c3_reg[2]_0 ;
  input [10:0]comp5;
  input [0:0]S;
  input [10:0]p_0_in;
  input sys_clk;
  input \c3_reg[3]_2 ;
  input \c3_reg[2]_1 ;
  input \c3_reg[1]_1 ;
  input \c3_reg[0]_1 ;
  input [1:0]c5;

  wire [0:0]S;
  wire \c3[3]_i_10_n_0 ;
  wire \c3[3]_i_11_n_0 ;
  wire \c3[3]_i_12_n_0 ;
  wire \c3[3]_i_13_n_0 ;
  wire \c3[3]_i_14_n_0 ;
  wire \c3[3]_i_15_n_0 ;
  wire \c3[3]_i_4_n_0 ;
  wire \c3[3]_i_5_n_0 ;
  wire \c3[3]_i_7_n_0 ;
  wire \c3[3]_i_8_n_0 ;
  wire \c3[3]_i_9_n_0 ;
  wire \c3_reg[0]_0 ;
  wire \c3_reg[0]_1 ;
  wire \c3_reg[1]_0 ;
  wire \c3_reg[1]_1 ;
  wire \c3_reg[2]_0 ;
  wire \c3_reg[2]_1 ;
  wire [0:0]\c3_reg[3]_0 ;
  wire \c3_reg[3]_1 ;
  wire \c3_reg[3]_2 ;
  wire \c3_reg[3]_i_2_n_2 ;
  wire \c3_reg[3]_i_2_n_3 ;
  wire \c3_reg[3]_i_3_n_0 ;
  wire \c3_reg[3]_i_3_n_1 ;
  wire \c3_reg[3]_i_3_n_2 ;
  wire \c3_reg[3]_i_3_n_3 ;
  wire [1:0]c5;
  wire [3:0]c8;
  wire [10:0]comp5;
  wire [9:0]comp8;
  wire [10:0]p_0_in;
  wire sys_clk;
  wire [3:2]\NLW_c3_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_c3_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_c3_reg[3]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[0]_i_1__2 
       (.I0(c8[0]),
        .I1(\c3_reg[3]_i_2_n_2 ),
        .I2(c5[0]),
        .O(\c3_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \c3[1]_i_1__3 
       (.I0(c8[1]),
        .I1(\c3_reg[3]_i_2_n_2 ),
        .I2(c5[1]),
        .O(\c3_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \c3[2]_i_1__1 
       (.I0(\c3_reg[3]_i_2_n_2 ),
        .I1(c8[2]),
        .O(\c3_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[3]_i_10 
       (.I0(comp8[2]),
        .I1(comp5[2]),
        .I2(comp5[3]),
        .I3(comp8[3]),
        .O(\c3[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[3]_i_11 
       (.I0(comp8[0]),
        .I1(comp5[0]),
        .I2(comp5[1]),
        .I3(comp8[1]),
        .O(\c3[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[3]_i_12 
       (.I0(comp8[6]),
        .I1(comp5[6]),
        .I2(comp8[7]),
        .I3(comp5[7]),
        .O(\c3[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[3]_i_13 
       (.I0(comp8[4]),
        .I1(comp5[4]),
        .I2(comp8[5]),
        .I3(comp5[5]),
        .O(\c3[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[3]_i_14 
       (.I0(comp8[2]),
        .I1(comp5[2]),
        .I2(comp8[3]),
        .I3(comp5[3]),
        .O(\c3[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[3]_i_15 
       (.I0(comp8[0]),
        .I1(comp5[0]),
        .I2(comp8[1]),
        .I3(comp5[1]),
        .O(\c3[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \c3[3]_i_1__1 
       (.I0(c8[3]),
        .I1(\c3_reg[3]_i_2_n_2 ),
        .O(\c3_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c3[3]_i_4 
       (.I0(\c3_reg[3]_0 ),
        .I1(comp5[10]),
        .O(\c3[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[3]_i_5 
       (.I0(comp8[8]),
        .I1(comp5[8]),
        .I2(comp5[9]),
        .I3(comp8[9]),
        .O(\c3[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c3[3]_i_7 
       (.I0(comp8[8]),
        .I1(comp5[8]),
        .I2(comp8[9]),
        .I3(comp5[9]),
        .O(\c3[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[3]_i_8 
       (.I0(comp8[6]),
        .I1(comp5[6]),
        .I2(comp5[7]),
        .I3(comp8[7]),
        .O(\c3[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c3[3]_i_9 
       (.I0(comp8[4]),
        .I1(comp5[4]),
        .I2(comp5[5]),
        .I3(comp8[5]),
        .O(\c3[3]_i_9_n_0 ));
  FDRE \c3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[0]_1 ),
        .Q(c8[0]),
        .R(1'b0));
  FDRE \c3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[1]_1 ),
        .Q(c8[1]),
        .R(1'b0));
  FDRE \c3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[2]_1 ),
        .Q(c8[2]),
        .R(1'b0));
  FDRE \c3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[3]_2 ),
        .Q(c8[3]),
        .R(1'b0));
  CARRY4 \c3_reg[3]_i_2 
       (.CI(\c3_reg[3]_i_3_n_0 ),
        .CO({\NLW_c3_reg[3]_i_2_CO_UNCONNECTED [3:2],\c3_reg[3]_i_2_n_2 ,\c3_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\c3[3]_i_4_n_0 ,\c3[3]_i_5_n_0 }),
        .O(\NLW_c3_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,S,\c3[3]_i_7_n_0 }));
  CARRY4 \c3_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\c3_reg[3]_i_3_n_0 ,\c3_reg[3]_i_3_n_1 ,\c3_reg[3]_i_3_n_2 ,\c3_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\c3[3]_i_8_n_0 ,\c3[3]_i_9_n_0 ,\c3[3]_i_10_n_0 ,\c3[3]_i_11_n_0 }),
        .O(\NLW_c3_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\c3[3]_i_12_n_0 ,\c3[3]_i_13_n_0 ,\c3[3]_i_14_n_0 ,\c3[3]_i_15_n_0 }));
  FDRE \comp3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(comp8[0]),
        .R(1'b0));
  FDRE \comp3_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\c3_reg[3]_0 ),
        .R(1'b0));
  FDRE \comp3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(comp8[1]),
        .R(1'b0));
  FDRE \comp3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(comp8[2]),
        .R(1'b0));
  FDRE \comp3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(comp8[3]),
        .R(1'b0));
  FDRE \comp3_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(comp8[4]),
        .R(1'b0));
  FDRE \comp3_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(comp8[5]),
        .R(1'b0));
  FDRE \comp3_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(comp8[6]),
        .R(1'b0));
  FDRE \comp3_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(comp8[7]),
        .R(1'b0));
  FDRE \comp3_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(comp8[8]),
        .R(1'b0));
  FDRE \comp3_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(comp8[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "argmax2" *) 
module lenet5_clk_wiz_lenet5_0_0_argmax2_5
   (fout,
    \c3_reg[3]_0 ,
    sys_clk,
    \c3_reg[2]_0 ,
    \c3_reg[1]_0 ,
    \c3_reg[0]_0 );
  output [3:0]fout;
  input \c3_reg[3]_0 ;
  input sys_clk;
  input \c3_reg[2]_0 ;
  input \c3_reg[1]_0 ;
  input \c3_reg[0]_0 ;

  wire \c3_reg[0]_0 ;
  wire \c3_reg[1]_0 ;
  wire \c3_reg[2]_0 ;
  wire \c3_reg[3]_0 ;
  wire [3:0]fout;
  wire sys_clk;

  FDRE \c3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[0]_0 ),
        .Q(fout[0]),
        .R(1'b0));
  FDRE \c3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[1]_0 ),
        .Q(fout[1]),
        .R(1'b0));
  FDRE \c3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[2]_0 ),
        .Q(fout[2]),
        .R(1'b0));
  FDRE \c3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\c3_reg[3]_0 ),
        .Q(fout[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5
   (\outp_reg[0] ,
    pout,
    \outp_reg[0]_0 ,
    pout_0,
    \outp_reg[0]_1 ,
    pout_1,
    \outp_reg[0]_2 ,
    pout_2,
    \outp_reg[0]_3 ,
    pout_3,
    CO,
    pout0,
    P,
    pout2,
    pout0_4,
    pout2_0,
    pout2_1,
    pout0_5,
    pout2_2,
    pout2_3,
    pout0_6,
    pout2_4,
    pout2_5,
    pout0_7,
    pout2_6,
    en,
    w1,
    sys_clk,
    D,
    w2,
    \w2_reg[6] ,
    w3,
    \w3_reg[6] ,
    w4,
    \w4_reg[6] ,
    w5,
    \w5_reg[6] );
  output \outp_reg[0] ;
  output [10:0]pout;
  output \outp_reg[0]_0 ;
  output [10:0]pout_0;
  output \outp_reg[0]_1 ;
  output [10:0]pout_1;
  output \outp_reg[0]_2 ;
  output [10:0]pout_2;
  output \outp_reg[0]_3 ;
  output [10:0]pout_3;
  input [0:0]CO;
  input [9:0]pout0;
  input [9:0]P;
  input [0:0]pout2;
  input [9:0]pout0_4;
  input [9:0]pout2_0;
  input [0:0]pout2_1;
  input [9:0]pout0_5;
  input [9:0]pout2_2;
  input [0:0]pout2_3;
  input [9:0]pout0_6;
  input [9:0]pout2_4;
  input [0:0]pout2_5;
  input [9:0]pout0_7;
  input [9:0]pout2_6;
  input en;
  input [1:0]w1;
  input sys_clk;
  input [6:0]D;
  input [1:0]w2;
  input [6:0]\w2_reg[6] ;
  input [1:0]w3;
  input [6:0]\w3_reg[6] ;
  input [1:0]w4;
  input [6:0]\w4_reg[6] ;
  input [1:0]w5;
  input [6:0]\w5_reg[6] ;

  wire [0:0]CO;
  wire [6:0]D;
  wire [9:0]P;
  wire en;
  wire \outp_reg[0] ;
  wire \outp_reg[0]_0 ;
  wire \outp_reg[0]_1 ;
  wire \outp_reg[0]_2 ;
  wire \outp_reg[0]_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire [9:0]pout0_4;
  wire [9:0]pout0_5;
  wire [9:0]pout0_6;
  wire [9:0]pout0_7;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [0:0]pout2_1;
  wire [9:0]pout2_2;
  wire [0:0]pout2_3;
  wire [9:0]pout2_4;
  wire [0:0]pout2_5;
  wire [9:0]pout2_6;
  wire [10:0]pout_0;
  wire [10:0]pout_1;
  wire [10:0]pout_2;
  wire [10:0]pout_3;
  wire sys_clk;
  wire [1:0]w1;
  wire [1:0]w2;
  wire [6:0]\w2_reg[6] ;
  wire [1:0]w3;
  wire [6:0]\w3_reg[6] ;
  wire [1:0]w4;
  wire [6:0]\w4_reg[6] ;
  wire [1:0]w5;
  wire [6:0]\w5_reg[6] ;

  lenet5_clk_wiz_lenet5_0_0_complement_54 comp1
       (.CO(CO),
        .D({w1[1],D,w1[0]}),
        .P(P),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0] ),
        .pout(pout),
        .pout0(pout0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_55 comp2
       (.D({w2[1],\w2_reg[6] ,w2[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_0 ),
        .pout0_4(pout0_4),
        .pout2(pout2),
        .pout2_0(pout2_0),
        .pout_0(pout_0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_56 comp3
       (.D({w3[1],\w3_reg[6] ,w3[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_1 ),
        .pout0_5(pout0_5),
        .pout2(pout2_1),
        .pout2_0(pout2_2),
        .pout_1(pout_1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_57 comp4
       (.D({w4[1],\w4_reg[6] ,w4[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_2 ),
        .pout0_6(pout0_6),
        .pout2(pout2_3),
        .pout2_0(pout2_4),
        .pout_2(pout_2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_58 comp5
       (.D({w5[1],\w5_reg[6] ,w5[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_3 ),
        .pout0_7(pout0_7),
        .pout2(pout2_5),
        .pout2_0(pout2_6),
        .pout_3(pout_3),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5_6
   (\outp_reg[0] ,
    pout,
    \outp_reg[0]_0 ,
    pout_0,
    \outp_reg[0]_1 ,
    pout_1,
    \outp_reg[0]_2 ,
    pout_2,
    \outp_reg[0]_3 ,
    pout_3,
    CO,
    pout0,
    P,
    pout2,
    pout0_4,
    pout2_0,
    pout2_1,
    pout0_5,
    pout2_2,
    pout2_3,
    pout0_6,
    pout2_4,
    pout2_5,
    pout0_7,
    pout2_6,
    en,
    w6,
    sys_clk,
    D,
    w7,
    \w7_reg[6] ,
    w8,
    \w8_reg[6] ,
    w9,
    \w9_reg[6] ,
    w10,
    \w10_reg[6] );
  output \outp_reg[0] ;
  output [10:0]pout;
  output \outp_reg[0]_0 ;
  output [10:0]pout_0;
  output \outp_reg[0]_1 ;
  output [10:0]pout_1;
  output \outp_reg[0]_2 ;
  output [10:0]pout_2;
  output \outp_reg[0]_3 ;
  output [10:0]pout_3;
  input [0:0]CO;
  input [9:0]pout0;
  input [9:0]P;
  input [0:0]pout2;
  input [9:0]pout0_4;
  input [9:0]pout2_0;
  input [0:0]pout2_1;
  input [9:0]pout0_5;
  input [9:0]pout2_2;
  input [0:0]pout2_3;
  input [9:0]pout0_6;
  input [9:0]pout2_4;
  input [0:0]pout2_5;
  input [9:0]pout0_7;
  input [9:0]pout2_6;
  input en;
  input [1:0]w6;
  input sys_clk;
  input [6:0]D;
  input [1:0]w7;
  input [6:0]\w7_reg[6] ;
  input [1:0]w8;
  input [6:0]\w8_reg[6] ;
  input [1:0]w9;
  input [6:0]\w9_reg[6] ;
  input [1:0]w10;
  input [6:0]\w10_reg[6] ;

  wire [0:0]CO;
  wire [6:0]D;
  wire [9:0]P;
  wire en;
  wire \outp_reg[0] ;
  wire \outp_reg[0]_0 ;
  wire \outp_reg[0]_1 ;
  wire \outp_reg[0]_2 ;
  wire \outp_reg[0]_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire [9:0]pout0_4;
  wire [9:0]pout0_5;
  wire [9:0]pout0_6;
  wire [9:0]pout0_7;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [0:0]pout2_1;
  wire [9:0]pout2_2;
  wire [0:0]pout2_3;
  wire [9:0]pout2_4;
  wire [0:0]pout2_5;
  wire [9:0]pout2_6;
  wire [10:0]pout_0;
  wire [10:0]pout_1;
  wire [10:0]pout_2;
  wire [10:0]pout_3;
  wire sys_clk;
  wire [1:0]w10;
  wire [6:0]\w10_reg[6] ;
  wire [1:0]w6;
  wire [1:0]w7;
  wire [6:0]\w7_reg[6] ;
  wire [1:0]w8;
  wire [6:0]\w8_reg[6] ;
  wire [1:0]w9;
  wire [6:0]\w9_reg[6] ;

  lenet5_clk_wiz_lenet5_0_0_complement_49 comp1
       (.CO(CO),
        .D({w6[1],D,w6[0]}),
        .P(P),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0] ),
        .pout(pout),
        .pout0(pout0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_50 comp2
       (.D({w7[1],\w7_reg[6] ,w7[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_0 ),
        .pout0_4(pout0_4),
        .pout2(pout2),
        .pout2_0(pout2_0),
        .pout_0(pout_0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_51 comp3
       (.D({w8[1],\w8_reg[6] ,w8[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_1 ),
        .pout0_5(pout0_5),
        .pout2(pout2_1),
        .pout2_0(pout2_2),
        .pout_1(pout_1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_52 comp4
       (.D({w9[1],\w9_reg[6] ,w9[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_2 ),
        .pout0_6(pout0_6),
        .pout2(pout2_3),
        .pout2_0(pout2_4),
        .pout_2(pout_2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_53 comp5
       (.D({w10[1],\w10_reg[6] ,w10[0]}),
        .en(en),
        .\outp_reg[0]_0 (\outp_reg[0]_3 ),
        .pout0_7(pout0_7),
        .pout2(pout2_5),
        .pout2_0(pout2_6),
        .pout_3(pout_3),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5__1
   (sys_clk,
    en,
    inp1,
    inp2,
    inp3,
    inp4,
    inp5,
    outp1,
    outp2,
    outp3,
    outp4,
    outp5);
  input sys_clk;
  input en;
  input [10:0]inp1;
  input [10:0]inp2;
  input [10:0]inp3;
  input [10:0]inp4;
  input [10:0]inp5;
  output [10:0]outp1;
  output [10:0]outp2;
  output [10:0]outp3;
  output [10:0]outp4;
  output [10:0]outp5;

  wire en;
  wire [10:0]inp1;
  wire [10:0]inp2;
  wire [10:0]inp3;
  wire [10:0]inp4;
  wire [10:0]inp5;
  wire [10:0]outp1;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_complement_79 comp1
       (.en(en),
        .inp1(inp1),
        .outp1(outp1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_80 comp2
       (.en(en),
        .inp2(inp2),
        .outp2(outp2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_81 comp3
       (.en(en),
        .inp3(inp3),
        .outp3(outp3),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_82 comp4
       (.en(en),
        .inp4(inp4),
        .outp4(outp4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_83 comp5
       (.en(en),
        .inp5(inp5),
        .outp5(outp5),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5__2
   (sys_clk,
    en,
    inp1,
    inp2,
    inp3,
    inp4,
    inp5,
    outp1,
    outp2,
    outp3,
    outp4,
    outp5);
  input sys_clk;
  input en;
  input [10:0]inp1;
  input [10:0]inp2;
  input [10:0]inp3;
  input [10:0]inp4;
  input [10:0]inp5;
  output [10:0]outp1;
  output [10:0]outp2;
  output [10:0]outp3;
  output [10:0]outp4;
  output [10:0]outp5;

  wire en;
  wire [10:0]inp1;
  wire [10:0]inp2;
  wire [10:0]inp3;
  wire [10:0]inp4;
  wire [10:0]inp5;
  wire [10:0]outp1;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_complement_74 comp1
       (.en(en),
        .inp1(inp1),
        .outp1(outp1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_75 comp2
       (.en(en),
        .inp2(inp2),
        .outp2(outp2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_76 comp3
       (.en(en),
        .inp3(inp3),
        .outp3(outp3),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_77 comp4
       (.en(en),
        .inp4(inp4),
        .outp4(outp4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_78 comp5
       (.en(en),
        .inp5(inp5),
        .outp5(outp5),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5__3
   (sys_clk,
    en,
    inp1,
    inp2,
    inp3,
    inp4,
    inp5,
    outp1,
    outp2,
    outp3,
    outp4,
    outp5);
  input sys_clk;
  input en;
  input [10:0]inp1;
  input [10:0]inp2;
  input [10:0]inp3;
  input [10:0]inp4;
  input [10:0]inp5;
  output [10:0]outp1;
  output [10:0]outp2;
  output [10:0]outp3;
  output [10:0]outp4;
  output [10:0]outp5;

  wire en;
  wire [10:0]inp1;
  wire [10:0]inp2;
  wire [10:0]inp3;
  wire [10:0]inp4;
  wire [10:0]inp5;
  wire [10:0]outp1;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_complement_69 comp1
       (.en(en),
        .inp1(inp1),
        .outp1(outp1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_70 comp2
       (.en(en),
        .inp2(inp2),
        .outp2(outp2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_71 comp3
       (.en(en),
        .inp3(inp3),
        .outp3(outp3),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_72 comp4
       (.en(en),
        .inp4(inp4),
        .outp4(outp4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_73 comp5
       (.en(en),
        .inp5(inp5),
        .outp5(outp5),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5__4
   (sys_clk,
    en,
    inp1,
    inp2,
    inp3,
    inp4,
    inp5,
    outp1,
    outp2,
    outp3,
    outp4,
    outp5);
  input sys_clk;
  input en;
  input [10:0]inp1;
  input [10:0]inp2;
  input [10:0]inp3;
  input [10:0]inp4;
  input [10:0]inp5;
  output [10:0]outp1;
  output [10:0]outp2;
  output [10:0]outp3;
  output [10:0]outp4;
  output [10:0]outp5;

  wire en;
  wire [10:0]inp1;
  wire [10:0]inp2;
  wire [10:0]inp3;
  wire [10:0]inp4;
  wire [10:0]inp5;
  wire [10:0]outp1;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_complement_64 comp1
       (.en(en),
        .inp1(inp1),
        .outp1(outp1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_65 comp2
       (.en(en),
        .inp2(inp2),
        .outp2(outp2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_66 comp3
       (.en(en),
        .inp3(inp3),
        .outp3(outp3),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_67 comp4
       (.en(en),
        .inp4(inp4),
        .outp4(outp4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_68 comp5
       (.en(en),
        .inp5(inp5),
        .outp5(outp5),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "comp5" *) 
module lenet5_clk_wiz_lenet5_0_0_comp5__5
   (sys_clk,
    en,
    inp1,
    inp2,
    inp3,
    inp4,
    inp5,
    outp1,
    outp2,
    outp3,
    outp4,
    outp5);
  input sys_clk;
  input en;
  input [10:0]inp1;
  input [10:0]inp2;
  input [10:0]inp3;
  input [10:0]inp4;
  input [10:0]inp5;
  output [10:0]outp1;
  output [10:0]outp2;
  output [10:0]outp3;
  output [10:0]outp4;
  output [10:0]outp5;

  wire en;
  wire [10:0]inp1;
  wire [10:0]inp2;
  wire [10:0]inp3;
  wire [10:0]inp4;
  wire [10:0]inp5;
  wire [10:0]outp1;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire sys_clk;

  lenet5_clk_wiz_lenet5_0_0_complement_59 comp1
       (.en(en),
        .inp1(inp1),
        .outp1(outp1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_60 comp2
       (.en(en),
        .inp2(inp2),
        .outp2(outp2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_61 comp3
       (.en(en),
        .inp3(inp3),
        .outp3(outp3),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_62 comp4
       (.en(en),
        .inp4(inp4),
        .outp4(outp4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement_63 comp5
       (.en(en),
        .inp5(inp5),
        .outp5(outp5),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement
   (\outp_reg[0]_0 ,
    en,
    Q,
    sys_clk);
  output \outp_reg[0]_0 ;
  input en;
  input [9:0]Q;
  input sys_clk;

  wire [9:0]Q;
  wire en;
  wire [9:0]fcx;
  wire \outp[10]_i_6__8_n_0 ;
  wire \outp_reg[0]_0 ;
  wire sys_clk;

  LUT5 #(
    .INIT(32'h00010000)) 
    \outp[10]_i_3__12 
       (.I0(fcx[2]),
        .I1(fcx[3]),
        .I2(fcx[0]),
        .I3(fcx[1]),
        .I4(\outp[10]_i_6__8_n_0 ),
        .O(\outp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[10]_i_6__8 
       (.I0(fcx[6]),
        .I1(fcx[7]),
        .I2(fcx[4]),
        .I3(fcx[5]),
        .I4(fcx[9]),
        .I5(fcx[8]),
        .O(\outp[10]_i_6__8_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[0]),
        .Q(fcx[0]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[1]),
        .Q(fcx[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[2]),
        .Q(fcx[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[3]),
        .Q(fcx[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[4]),
        .Q(fcx[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[5]),
        .Q(fcx[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[6]),
        .Q(fcx[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[7]),
        .Q(fcx[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[8]),
        .Q(fcx[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(Q[9]),
        .Q(fcx[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_49
   (\outp_reg[0]_0 ,
    pout,
    CO,
    pout0,
    P,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout;
  input [0:0]CO;
  input [9:0]pout0;
  input [9:0]P;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [9:0]P;
  wire en;
  wire \outp[10]_i_5__7_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire sys_clk;
  wire [10:0]w6a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__13 
       (.I0(pout0[0]),
        .I1(w6a[10]),
        .I2(P[0]),
        .O(pout[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__8 
       (.I0(w6a[10]),
        .I1(CO),
        .O(pout[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__7 
       (.I0(\outp[10]_i_5__7_n_0 ),
        .I1(w6a[10]),
        .I2(w6a[6]),
        .I3(w6a[5]),
        .I4(w6a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__7 
       (.I0(w6a[0]),
        .I1(w6a[1]),
        .I2(w6a[2]),
        .I3(w6a[4]),
        .I4(w6a[3]),
        .O(\outp[10]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__13 
       (.I0(pout0[1]),
        .I1(w6a[10]),
        .I2(P[1]),
        .O(pout[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__13 
       (.I0(pout0[2]),
        .I1(w6a[10]),
        .I2(P[2]),
        .O(pout[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__13 
       (.I0(pout0[3]),
        .I1(w6a[10]),
        .I2(P[3]),
        .O(pout[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__13 
       (.I0(pout0[4]),
        .I1(w6a[10]),
        .I2(P[4]),
        .O(pout[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__13 
       (.I0(pout0[5]),
        .I1(w6a[10]),
        .I2(P[5]),
        .O(pout[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__13 
       (.I0(pout0[6]),
        .I1(w6a[10]),
        .I2(P[6]),
        .O(pout[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__13 
       (.I0(pout0[7]),
        .I1(w6a[10]),
        .I2(P[7]),
        .O(pout[7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__13 
       (.I0(pout0[8]),
        .I1(w6a[10]),
        .I2(P[8]),
        .O(pout[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__13 
       (.I0(pout0[9]),
        .I1(w6a[10]),
        .I2(P[9]),
        .O(pout[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w6a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w6a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w6a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w6a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w6a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w6a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w6a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w6a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w6a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_50
   (\outp_reg[0]_0 ,
    pout_0,
    pout2,
    pout0_4,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_0;
  input [0:0]pout2;
  input [9:0]pout0_4;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__8_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_4;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_0;
  wire sys_clk;
  wire [10:0]w7a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__14 
       (.I0(pout0_4[0]),
        .I1(w7a[10]),
        .I2(pout2_0[0]),
        .O(pout_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__9 
       (.I0(w7a[10]),
        .I1(pout2),
        .O(pout_0[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__8 
       (.I0(\outp[10]_i_5__8_n_0 ),
        .I1(w7a[10]),
        .I2(w7a[6]),
        .I3(w7a[5]),
        .I4(w7a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__8 
       (.I0(w7a[0]),
        .I1(w7a[1]),
        .I2(w7a[2]),
        .I3(w7a[4]),
        .I4(w7a[3]),
        .O(\outp[10]_i_5__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__14 
       (.I0(pout0_4[1]),
        .I1(w7a[10]),
        .I2(pout2_0[1]),
        .O(pout_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__14 
       (.I0(pout0_4[2]),
        .I1(w7a[10]),
        .I2(pout2_0[2]),
        .O(pout_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__14 
       (.I0(pout0_4[3]),
        .I1(w7a[10]),
        .I2(pout2_0[3]),
        .O(pout_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__14 
       (.I0(pout0_4[4]),
        .I1(w7a[10]),
        .I2(pout2_0[4]),
        .O(pout_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__14 
       (.I0(pout0_4[5]),
        .I1(w7a[10]),
        .I2(pout2_0[5]),
        .O(pout_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__14 
       (.I0(pout0_4[6]),
        .I1(w7a[10]),
        .I2(pout2_0[6]),
        .O(pout_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__14 
       (.I0(pout0_4[7]),
        .I1(w7a[10]),
        .I2(pout2_0[7]),
        .O(pout_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__14 
       (.I0(pout0_4[8]),
        .I1(w7a[10]),
        .I2(pout2_0[8]),
        .O(pout_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__14 
       (.I0(pout0_4[9]),
        .I1(w7a[10]),
        .I2(pout2_0[9]),
        .O(pout_0[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w7a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w7a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w7a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w7a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w7a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w7a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w7a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w7a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w7a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_51
   (\outp_reg[0]_0 ,
    pout_1,
    pout2,
    pout0_5,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_1;
  input [0:0]pout2;
  input [9:0]pout0_5;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__9_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_5;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_1;
  wire sys_clk;
  wire [10:0]w8a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__15 
       (.I0(pout0_5[0]),
        .I1(w8a[10]),
        .I2(pout2_0[0]),
        .O(pout_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__10 
       (.I0(w8a[10]),
        .I1(pout2),
        .O(pout_1[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__9 
       (.I0(\outp[10]_i_5__9_n_0 ),
        .I1(w8a[10]),
        .I2(w8a[6]),
        .I3(w8a[5]),
        .I4(w8a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__9 
       (.I0(w8a[0]),
        .I1(w8a[1]),
        .I2(w8a[2]),
        .I3(w8a[4]),
        .I4(w8a[3]),
        .O(\outp[10]_i_5__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__15 
       (.I0(pout0_5[1]),
        .I1(w8a[10]),
        .I2(pout2_0[1]),
        .O(pout_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__15 
       (.I0(pout0_5[2]),
        .I1(w8a[10]),
        .I2(pout2_0[2]),
        .O(pout_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__15 
       (.I0(pout0_5[3]),
        .I1(w8a[10]),
        .I2(pout2_0[3]),
        .O(pout_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__15 
       (.I0(pout0_5[4]),
        .I1(w8a[10]),
        .I2(pout2_0[4]),
        .O(pout_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__15 
       (.I0(pout0_5[5]),
        .I1(w8a[10]),
        .I2(pout2_0[5]),
        .O(pout_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__15 
       (.I0(pout0_5[6]),
        .I1(w8a[10]),
        .I2(pout2_0[6]),
        .O(pout_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__15 
       (.I0(pout0_5[7]),
        .I1(w8a[10]),
        .I2(pout2_0[7]),
        .O(pout_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__15 
       (.I0(pout0_5[8]),
        .I1(w8a[10]),
        .I2(pout2_0[8]),
        .O(pout_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__15 
       (.I0(pout0_5[9]),
        .I1(w8a[10]),
        .I2(pout2_0[9]),
        .O(pout_1[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w8a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w8a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w8a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w8a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w8a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w8a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w8a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w8a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w8a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_52
   (\outp_reg[0]_0 ,
    pout_2,
    pout2,
    pout0_6,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_2;
  input [0:0]pout2;
  input [9:0]pout0_6;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__10_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_6;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_2;
  wire sys_clk;
  wire [10:0]w9a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__16 
       (.I0(pout0_6[0]),
        .I1(w9a[10]),
        .I2(pout2_0[0]),
        .O(pout_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__11 
       (.I0(w9a[10]),
        .I1(pout2),
        .O(pout_2[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__10 
       (.I0(\outp[10]_i_5__10_n_0 ),
        .I1(w9a[10]),
        .I2(w9a[6]),
        .I3(w9a[5]),
        .I4(w9a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__10 
       (.I0(w9a[0]),
        .I1(w9a[1]),
        .I2(w9a[2]),
        .I3(w9a[4]),
        .I4(w9a[3]),
        .O(\outp[10]_i_5__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__16 
       (.I0(pout0_6[1]),
        .I1(w9a[10]),
        .I2(pout2_0[1]),
        .O(pout_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__16 
       (.I0(pout0_6[2]),
        .I1(w9a[10]),
        .I2(pout2_0[2]),
        .O(pout_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__16 
       (.I0(pout0_6[3]),
        .I1(w9a[10]),
        .I2(pout2_0[3]),
        .O(pout_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__16 
       (.I0(pout0_6[4]),
        .I1(w9a[10]),
        .I2(pout2_0[4]),
        .O(pout_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__16 
       (.I0(pout0_6[5]),
        .I1(w9a[10]),
        .I2(pout2_0[5]),
        .O(pout_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__16 
       (.I0(pout0_6[6]),
        .I1(w9a[10]),
        .I2(pout2_0[6]),
        .O(pout_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__16 
       (.I0(pout0_6[7]),
        .I1(w9a[10]),
        .I2(pout2_0[7]),
        .O(pout_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__16 
       (.I0(pout0_6[8]),
        .I1(w9a[10]),
        .I2(pout2_0[8]),
        .O(pout_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__16 
       (.I0(pout0_6[9]),
        .I1(w9a[10]),
        .I2(pout2_0[9]),
        .O(pout_2[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w9a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w9a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w9a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w9a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w9a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w9a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w9a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w9a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w9a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_53
   (\outp_reg[0]_0 ,
    pout_3,
    pout2,
    pout0_7,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_3;
  input [0:0]pout2;
  input [9:0]pout0_7;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__11_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_7;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_3;
  wire sys_clk;
  wire [10:0]w10a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__17 
       (.I0(pout0_7[0]),
        .I1(w10a[10]),
        .I2(pout2_0[0]),
        .O(pout_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__12 
       (.I0(w10a[10]),
        .I1(pout2),
        .O(pout_3[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__11 
       (.I0(\outp[10]_i_5__11_n_0 ),
        .I1(w10a[10]),
        .I2(w10a[6]),
        .I3(w10a[5]),
        .I4(w10a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__11 
       (.I0(w10a[0]),
        .I1(w10a[1]),
        .I2(w10a[2]),
        .I3(w10a[4]),
        .I4(w10a[3]),
        .O(\outp[10]_i_5__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__17 
       (.I0(pout0_7[1]),
        .I1(w10a[10]),
        .I2(pout2_0[1]),
        .O(pout_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__17 
       (.I0(pout0_7[2]),
        .I1(w10a[10]),
        .I2(pout2_0[2]),
        .O(pout_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__17 
       (.I0(pout0_7[3]),
        .I1(w10a[10]),
        .I2(pout2_0[3]),
        .O(pout_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__17 
       (.I0(pout0_7[4]),
        .I1(w10a[10]),
        .I2(pout2_0[4]),
        .O(pout_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__17 
       (.I0(pout0_7[5]),
        .I1(w10a[10]),
        .I2(pout2_0[5]),
        .O(pout_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__17 
       (.I0(pout0_7[6]),
        .I1(w10a[10]),
        .I2(pout2_0[6]),
        .O(pout_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__17 
       (.I0(pout0_7[7]),
        .I1(w10a[10]),
        .I2(pout2_0[7]),
        .O(pout_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__17 
       (.I0(pout0_7[8]),
        .I1(w10a[10]),
        .I2(pout2_0[8]),
        .O(pout_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__17 
       (.I0(pout0_7[9]),
        .I1(w10a[10]),
        .I2(pout2_0[9]),
        .O(pout_3[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w10a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w10a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w10a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w10a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w10a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w10a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w10a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w10a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w10a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_54
   (\outp_reg[0]_0 ,
    pout,
    CO,
    pout0,
    P,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout;
  input [0:0]CO;
  input [9:0]pout0;
  input [9:0]P;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [9:0]P;
  wire en;
  wire \outp[10]_i_7_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire sys_clk;
  wire [10:0]w1a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__8 
       (.I0(pout0[0]),
        .I1(w1a[10]),
        .I2(P[0]),
        .O(pout[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__3 
       (.I0(w1a[10]),
        .I1(CO),
        .O(pout[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_4__3 
       (.I0(\outp[10]_i_7_n_0 ),
        .I1(w1a[10]),
        .I2(w1a[6]),
        .I3(w1a[5]),
        .I4(w1a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_7 
       (.I0(w1a[0]),
        .I1(w1a[1]),
        .I2(w1a[2]),
        .I3(w1a[4]),
        .I4(w1a[3]),
        .O(\outp[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__8 
       (.I0(pout0[1]),
        .I1(w1a[10]),
        .I2(P[1]),
        .O(pout[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__8 
       (.I0(pout0[2]),
        .I1(w1a[10]),
        .I2(P[2]),
        .O(pout[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__8 
       (.I0(pout0[3]),
        .I1(w1a[10]),
        .I2(P[3]),
        .O(pout[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__8 
       (.I0(pout0[4]),
        .I1(w1a[10]),
        .I2(P[4]),
        .O(pout[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__8 
       (.I0(pout0[5]),
        .I1(w1a[10]),
        .I2(P[5]),
        .O(pout[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__8 
       (.I0(pout0[6]),
        .I1(w1a[10]),
        .I2(P[6]),
        .O(pout[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__8 
       (.I0(pout0[7]),
        .I1(w1a[10]),
        .I2(P[7]),
        .O(pout[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__8 
       (.I0(pout0[8]),
        .I1(w1a[10]),
        .I2(P[8]),
        .O(pout[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__8 
       (.I0(pout0[9]),
        .I1(w1a[10]),
        .I2(P[9]),
        .O(pout[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w1a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w1a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w1a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w1a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w1a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w1a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w1a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w1a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w1a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_55
   (\outp_reg[0]_0 ,
    pout_0,
    pout2,
    pout0_4,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_0;
  input [0:0]pout2;
  input [9:0]pout0_4;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__3_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_4;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_0;
  wire sys_clk;
  wire [10:0]w2a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__9 
       (.I0(pout0_4[0]),
        .I1(w2a[10]),
        .I2(pout2_0[0]),
        .O(pout_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__4 
       (.I0(w2a[10]),
        .I1(pout2),
        .O(pout_0[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__3 
       (.I0(\outp[10]_i_5__3_n_0 ),
        .I1(w2a[10]),
        .I2(w2a[6]),
        .I3(w2a[5]),
        .I4(w2a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__3 
       (.I0(w2a[0]),
        .I1(w2a[1]),
        .I2(w2a[2]),
        .I3(w2a[4]),
        .I4(w2a[3]),
        .O(\outp[10]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__9 
       (.I0(pout0_4[1]),
        .I1(w2a[10]),
        .I2(pout2_0[1]),
        .O(pout_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__9 
       (.I0(pout0_4[2]),
        .I1(w2a[10]),
        .I2(pout2_0[2]),
        .O(pout_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__9 
       (.I0(pout0_4[3]),
        .I1(w2a[10]),
        .I2(pout2_0[3]),
        .O(pout_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__9 
       (.I0(pout0_4[4]),
        .I1(w2a[10]),
        .I2(pout2_0[4]),
        .O(pout_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__9 
       (.I0(pout0_4[5]),
        .I1(w2a[10]),
        .I2(pout2_0[5]),
        .O(pout_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__9 
       (.I0(pout0_4[6]),
        .I1(w2a[10]),
        .I2(pout2_0[6]),
        .O(pout_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__9 
       (.I0(pout0_4[7]),
        .I1(w2a[10]),
        .I2(pout2_0[7]),
        .O(pout_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__9 
       (.I0(pout0_4[8]),
        .I1(w2a[10]),
        .I2(pout2_0[8]),
        .O(pout_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__9 
       (.I0(pout0_4[9]),
        .I1(w2a[10]),
        .I2(pout2_0[9]),
        .O(pout_0[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w2a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w2a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w2a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w2a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w2a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w2a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w2a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w2a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w2a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_56
   (\outp_reg[0]_0 ,
    pout_1,
    pout2,
    pout0_5,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_1;
  input [0:0]pout2;
  input [9:0]pout0_5;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__4_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_5;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_1;
  wire sys_clk;
  wire [10:0]w3a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__10 
       (.I0(pout0_5[0]),
        .I1(w3a[10]),
        .I2(pout2_0[0]),
        .O(pout_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__5 
       (.I0(w3a[10]),
        .I1(pout2),
        .O(pout_1[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__4 
       (.I0(\outp[10]_i_5__4_n_0 ),
        .I1(w3a[10]),
        .I2(w3a[6]),
        .I3(w3a[5]),
        .I4(w3a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__4 
       (.I0(w3a[0]),
        .I1(w3a[1]),
        .I2(w3a[2]),
        .I3(w3a[4]),
        .I4(w3a[3]),
        .O(\outp[10]_i_5__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__10 
       (.I0(pout0_5[1]),
        .I1(w3a[10]),
        .I2(pout2_0[1]),
        .O(pout_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__10 
       (.I0(pout0_5[2]),
        .I1(w3a[10]),
        .I2(pout2_0[2]),
        .O(pout_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__10 
       (.I0(pout0_5[3]),
        .I1(w3a[10]),
        .I2(pout2_0[3]),
        .O(pout_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__10 
       (.I0(pout0_5[4]),
        .I1(w3a[10]),
        .I2(pout2_0[4]),
        .O(pout_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__10 
       (.I0(pout0_5[5]),
        .I1(w3a[10]),
        .I2(pout2_0[5]),
        .O(pout_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__10 
       (.I0(pout0_5[6]),
        .I1(w3a[10]),
        .I2(pout2_0[6]),
        .O(pout_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__10 
       (.I0(pout0_5[7]),
        .I1(w3a[10]),
        .I2(pout2_0[7]),
        .O(pout_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__10 
       (.I0(pout0_5[8]),
        .I1(w3a[10]),
        .I2(pout2_0[8]),
        .O(pout_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__10 
       (.I0(pout0_5[9]),
        .I1(w3a[10]),
        .I2(pout2_0[9]),
        .O(pout_1[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w3a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w3a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w3a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w3a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w3a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w3a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w3a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w3a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w3a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_57
   (\outp_reg[0]_0 ,
    pout_2,
    pout2,
    pout0_6,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_2;
  input [0:0]pout2;
  input [9:0]pout0_6;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__5_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_6;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_2;
  wire sys_clk;
  wire [10:0]w4a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__11 
       (.I0(pout0_6[0]),
        .I1(w4a[10]),
        .I2(pout2_0[0]),
        .O(pout_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__6 
       (.I0(w4a[10]),
        .I1(pout2),
        .O(pout_2[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__5 
       (.I0(\outp[10]_i_5__5_n_0 ),
        .I1(w4a[10]),
        .I2(w4a[6]),
        .I3(w4a[5]),
        .I4(w4a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__5 
       (.I0(w4a[0]),
        .I1(w4a[1]),
        .I2(w4a[2]),
        .I3(w4a[4]),
        .I4(w4a[3]),
        .O(\outp[10]_i_5__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__11 
       (.I0(pout0_6[1]),
        .I1(w4a[10]),
        .I2(pout2_0[1]),
        .O(pout_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__11 
       (.I0(pout0_6[2]),
        .I1(w4a[10]),
        .I2(pout2_0[2]),
        .O(pout_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__11 
       (.I0(pout0_6[3]),
        .I1(w4a[10]),
        .I2(pout2_0[3]),
        .O(pout_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__11 
       (.I0(pout0_6[4]),
        .I1(w4a[10]),
        .I2(pout2_0[4]),
        .O(pout_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__11 
       (.I0(pout0_6[5]),
        .I1(w4a[10]),
        .I2(pout2_0[5]),
        .O(pout_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__11 
       (.I0(pout0_6[6]),
        .I1(w4a[10]),
        .I2(pout2_0[6]),
        .O(pout_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__11 
       (.I0(pout0_6[7]),
        .I1(w4a[10]),
        .I2(pout2_0[7]),
        .O(pout_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__11 
       (.I0(pout0_6[8]),
        .I1(w4a[10]),
        .I2(pout2_0[8]),
        .O(pout_2[8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__11 
       (.I0(pout0_6[9]),
        .I1(w4a[10]),
        .I2(pout2_0[9]),
        .O(pout_2[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w4a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w4a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w4a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w4a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w4a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w4a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w4a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w4a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w4a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_58
   (\outp_reg[0]_0 ,
    pout_3,
    pout2,
    pout0_7,
    pout2_0,
    en,
    D,
    sys_clk);
  output \outp_reg[0]_0 ;
  output [10:0]pout_3;
  input [0:0]pout2;
  input [9:0]pout0_7;
  input [9:0]pout2_0;
  input en;
  input [8:0]D;
  input sys_clk;

  wire [8:0]D;
  wire en;
  wire \outp[10]_i_5__6_n_0 ;
  wire \outp_reg[0]_0 ;
  wire [9:0]pout0_7;
  wire [0:0]pout2;
  wire [9:0]pout2_0;
  wire [10:0]pout_3;
  wire sys_clk;
  wire [10:0]w5a;

  LUT3 #(
    .INIT(8'hB8)) 
    \outp[0]_i_1__12 
       (.I0(pout0_7[0]),
        .I1(w5a[10]),
        .I2(pout2_0[0]),
        .O(pout_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_2__7 
       (.I0(w5a[10]),
        .I1(pout2),
        .O(pout_3[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \outp[10]_i_3__6 
       (.I0(\outp[10]_i_5__6_n_0 ),
        .I1(w5a[10]),
        .I2(w5a[6]),
        .I3(w5a[5]),
        .I4(w5a[7]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[10]_i_5__6 
       (.I0(w5a[0]),
        .I1(w5a[1]),
        .I2(w5a[2]),
        .I3(w5a[4]),
        .I4(w5a[3]),
        .O(\outp[10]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[1]_i_1__12 
       (.I0(pout0_7[1]),
        .I1(w5a[10]),
        .I2(pout2_0[1]),
        .O(pout_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[2]_i_1__12 
       (.I0(pout0_7[2]),
        .I1(w5a[10]),
        .I2(pout2_0[2]),
        .O(pout_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[3]_i_1__12 
       (.I0(pout0_7[3]),
        .I1(w5a[10]),
        .I2(pout2_0[3]),
        .O(pout_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[4]_i_1__12 
       (.I0(pout0_7[4]),
        .I1(w5a[10]),
        .I2(pout2_0[4]),
        .O(pout_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[5]_i_1__12 
       (.I0(pout0_7[5]),
        .I1(w5a[10]),
        .I2(pout2_0[5]),
        .O(pout_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[6]_i_1__12 
       (.I0(pout0_7[6]),
        .I1(w5a[10]),
        .I2(pout2_0[6]),
        .O(pout_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[7]_i_1__12 
       (.I0(pout0_7[7]),
        .I1(w5a[10]),
        .I2(pout2_0[7]),
        .O(pout_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[8]_i_1__12 
       (.I0(pout0_7[8]),
        .I1(w5a[10]),
        .I2(pout2_0[8]),
        .O(pout_3[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outp[9]_i_1__12 
       (.I0(pout0_7[9]),
        .I1(w5a[10]),
        .I2(pout2_0[9]),
        .O(pout_3[9]));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(D[0]),
        .Q(w5a[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(D[8]),
        .Q(w5a[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(D[1]),
        .Q(w5a[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(D[2]),
        .Q(w5a[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(D[3]),
        .Q(w5a[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(D[4]),
        .Q(w5a[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(D[5]),
        .Q(w5a[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(D[6]),
        .Q(w5a[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(D[7]),
        .Q(w5a[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_59
   (outp1,
    inp1,
    en,
    sys_clk);
  output [10:0]outp1;
  input [10:0]inp1;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp1;
  wire [10:0]outp1;
  wire \outp[5]_i_2_n_0 ;
  wire \outp[9]_i_2_n_0 ;
  wire [9:1]p_0_in;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1 
       (.I0(inp1[0]),
        .I1(inp1[10]),
        .I2(inp1[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1 
       (.I0(inp1[1]),
        .I1(inp1[0]),
        .I2(inp1[10]),
        .I3(inp1[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1 
       (.I0(inp1[2]),
        .I1(inp1[0]),
        .I2(inp1[1]),
        .I3(inp1[10]),
        .I4(inp1[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[10]),
        .I5(inp1[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1 
       (.I0(\outp[5]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[4]),
        .O(\outp[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1 
       (.I0(\outp[9]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1 
       (.I0(inp1[6]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[10]),
        .I3(inp1[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1 
       (.I0(inp1[7]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[6]),
        .I3(inp1[10]),
        .I4(inp1[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1 
       (.I0(inp1[8]),
        .I1(inp1[6]),
        .I2(\outp[9]_i_2_n_0 ),
        .I3(inp1[7]),
        .I4(inp1[10]),
        .I5(inp1[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2 
       (.I0(inp1[4]),
        .I1(inp1[2]),
        .I2(inp1[0]),
        .I3(inp1[1]),
        .I4(inp1[3]),
        .I5(inp1[5]),
        .O(\outp[9]_i_2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[0]),
        .Q(outp1[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[10]),
        .Q(outp1[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[1]),
        .Q(outp1[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[2]),
        .Q(outp1[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[3]),
        .Q(outp1[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[4]),
        .Q(outp1[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[5]),
        .Q(outp1[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[6]),
        .Q(outp1[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[7]),
        .Q(outp1[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[8]),
        .Q(outp1[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[9]),
        .Q(outp1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_60
   (outp2,
    inp2,
    en,
    sys_clk);
  output [10:0]outp2;
  input [10:0]inp2;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp2;
  wire [10:0]outp2;
  wire \outp[1]_i_1__0_n_0 ;
  wire \outp[2]_i_1__0_n_0 ;
  wire \outp[3]_i_1__0_n_0 ;
  wire \outp[4]_i_1__0_n_0 ;
  wire \outp[5]_i_1__0_n_0 ;
  wire \outp[5]_i_2__0_n_0 ;
  wire \outp[6]_i_1__0_n_0 ;
  wire \outp[7]_i_1__0_n_0 ;
  wire \outp[8]_i_1__0_n_0 ;
  wire \outp[9]_i_1__0_n_0 ;
  wire \outp[9]_i_2__0_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__0 
       (.I0(inp2[0]),
        .I1(inp2[10]),
        .I2(inp2[1]),
        .O(\outp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__0 
       (.I0(inp2[1]),
        .I1(inp2[0]),
        .I2(inp2[10]),
        .I3(inp2[2]),
        .O(\outp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__0 
       (.I0(inp2[2]),
        .I1(inp2[0]),
        .I2(inp2[1]),
        .I3(inp2[10]),
        .I4(inp2[3]),
        .O(\outp[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[10]),
        .I5(inp2[4]),
        .O(\outp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__0 
       (.I0(\outp[5]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[5]),
        .O(\outp[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[4]),
        .O(\outp[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__0 
       (.I0(\outp[9]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[6]),
        .O(\outp[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__0 
       (.I0(inp2[6]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[10]),
        .I3(inp2[7]),
        .O(\outp[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__0 
       (.I0(inp2[7]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[6]),
        .I3(inp2[10]),
        .I4(inp2[8]),
        .O(\outp[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__0 
       (.I0(inp2[8]),
        .I1(inp2[6]),
        .I2(\outp[9]_i_2__0_n_0 ),
        .I3(inp2[7]),
        .I4(inp2[10]),
        .I5(inp2[9]),
        .O(\outp[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__0 
       (.I0(inp2[4]),
        .I1(inp2[2]),
        .I2(inp2[0]),
        .I3(inp2[1]),
        .I4(inp2[3]),
        .I5(inp2[5]),
        .O(\outp[9]_i_2__0_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[0]),
        .Q(outp2[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[10]),
        .Q(outp2[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__0_n_0 ),
        .Q(outp2[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__0_n_0 ),
        .Q(outp2[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__0_n_0 ),
        .Q(outp2[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__0_n_0 ),
        .Q(outp2[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__0_n_0 ),
        .Q(outp2[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__0_n_0 ),
        .Q(outp2[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__0_n_0 ),
        .Q(outp2[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__0_n_0 ),
        .Q(outp2[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__0_n_0 ),
        .Q(outp2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_61
   (outp3,
    inp3,
    en,
    sys_clk);
  output [10:0]outp3;
  input [10:0]inp3;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp3;
  wire [10:0]outp3;
  wire \outp[1]_i_1__1_n_0 ;
  wire \outp[2]_i_1__1_n_0 ;
  wire \outp[3]_i_1__1_n_0 ;
  wire \outp[4]_i_1__1_n_0 ;
  wire \outp[5]_i_1__1_n_0 ;
  wire \outp[5]_i_2__1_n_0 ;
  wire \outp[6]_i_1__1_n_0 ;
  wire \outp[7]_i_1__1_n_0 ;
  wire \outp[8]_i_1__1_n_0 ;
  wire \outp[9]_i_1__1_n_0 ;
  wire \outp[9]_i_2__1_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__1 
       (.I0(inp3[0]),
        .I1(inp3[10]),
        .I2(inp3[1]),
        .O(\outp[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__1 
       (.I0(inp3[1]),
        .I1(inp3[0]),
        .I2(inp3[10]),
        .I3(inp3[2]),
        .O(\outp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__1 
       (.I0(inp3[2]),
        .I1(inp3[0]),
        .I2(inp3[1]),
        .I3(inp3[10]),
        .I4(inp3[3]),
        .O(\outp[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[10]),
        .I5(inp3[4]),
        .O(\outp[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__1 
       (.I0(\outp[5]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[5]),
        .O(\outp[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[4]),
        .O(\outp[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__1 
       (.I0(\outp[9]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[6]),
        .O(\outp[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__1 
       (.I0(inp3[6]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[10]),
        .I3(inp3[7]),
        .O(\outp[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__1 
       (.I0(inp3[7]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[6]),
        .I3(inp3[10]),
        .I4(inp3[8]),
        .O(\outp[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__1 
       (.I0(inp3[8]),
        .I1(inp3[6]),
        .I2(\outp[9]_i_2__1_n_0 ),
        .I3(inp3[7]),
        .I4(inp3[10]),
        .I5(inp3[9]),
        .O(\outp[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__1 
       (.I0(inp3[4]),
        .I1(inp3[2]),
        .I2(inp3[0]),
        .I3(inp3[1]),
        .I4(inp3[3]),
        .I5(inp3[5]),
        .O(\outp[9]_i_2__1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[0]),
        .Q(outp3[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[10]),
        .Q(outp3[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__1_n_0 ),
        .Q(outp3[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__1_n_0 ),
        .Q(outp3[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__1_n_0 ),
        .Q(outp3[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__1_n_0 ),
        .Q(outp3[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__1_n_0 ),
        .Q(outp3[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__1_n_0 ),
        .Q(outp3[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__1_n_0 ),
        .Q(outp3[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__1_n_0 ),
        .Q(outp3[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__1_n_0 ),
        .Q(outp3[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_62
   (outp4,
    inp4,
    en,
    sys_clk);
  output [10:0]outp4;
  input [10:0]inp4;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp4;
  wire [10:0]outp4;
  wire \outp[1]_i_1__2_n_0 ;
  wire \outp[2]_i_1__2_n_0 ;
  wire \outp[3]_i_1__2_n_0 ;
  wire \outp[4]_i_1__2_n_0 ;
  wire \outp[5]_i_1__2_n_0 ;
  wire \outp[5]_i_2__2_n_0 ;
  wire \outp[6]_i_1__2_n_0 ;
  wire \outp[7]_i_1__2_n_0 ;
  wire \outp[8]_i_1__2_n_0 ;
  wire \outp[9]_i_1__2_n_0 ;
  wire \outp[9]_i_2__2_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__2 
       (.I0(inp4[0]),
        .I1(inp4[10]),
        .I2(inp4[1]),
        .O(\outp[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__2 
       (.I0(inp4[1]),
        .I1(inp4[0]),
        .I2(inp4[10]),
        .I3(inp4[2]),
        .O(\outp[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__2 
       (.I0(inp4[2]),
        .I1(inp4[0]),
        .I2(inp4[1]),
        .I3(inp4[10]),
        .I4(inp4[3]),
        .O(\outp[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[10]),
        .I5(inp4[4]),
        .O(\outp[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__2 
       (.I0(\outp[5]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[5]),
        .O(\outp[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[4]),
        .O(\outp[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__2 
       (.I0(\outp[9]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[6]),
        .O(\outp[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__2 
       (.I0(inp4[6]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[10]),
        .I3(inp4[7]),
        .O(\outp[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__2 
       (.I0(inp4[7]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[6]),
        .I3(inp4[10]),
        .I4(inp4[8]),
        .O(\outp[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__2 
       (.I0(inp4[8]),
        .I1(inp4[6]),
        .I2(\outp[9]_i_2__2_n_0 ),
        .I3(inp4[7]),
        .I4(inp4[10]),
        .I5(inp4[9]),
        .O(\outp[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__2 
       (.I0(inp4[4]),
        .I1(inp4[2]),
        .I2(inp4[0]),
        .I3(inp4[1]),
        .I4(inp4[3]),
        .I5(inp4[5]),
        .O(\outp[9]_i_2__2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[0]),
        .Q(outp4[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[10]),
        .Q(outp4[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__2_n_0 ),
        .Q(outp4[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__2_n_0 ),
        .Q(outp4[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__2_n_0 ),
        .Q(outp4[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__2_n_0 ),
        .Q(outp4[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__2_n_0 ),
        .Q(outp4[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__2_n_0 ),
        .Q(outp4[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__2_n_0 ),
        .Q(outp4[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__2_n_0 ),
        .Q(outp4[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__2_n_0 ),
        .Q(outp4[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_63
   (outp5,
    inp5,
    en,
    sys_clk);
  output [10:0]outp5;
  input [10:0]inp5;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp5;
  wire [10:0]outp5;
  wire \outp[1]_i_1__3_n_0 ;
  wire \outp[2]_i_1__3_n_0 ;
  wire \outp[3]_i_1__3_n_0 ;
  wire \outp[4]_i_1__3_n_0 ;
  wire \outp[5]_i_1__3_n_0 ;
  wire \outp[5]_i_2__3_n_0 ;
  wire \outp[6]_i_1__3_n_0 ;
  wire \outp[7]_i_1__3_n_0 ;
  wire \outp[8]_i_1__3_n_0 ;
  wire \outp[9]_i_1__3_n_0 ;
  wire \outp[9]_i_2__3_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__3 
       (.I0(inp5[0]),
        .I1(inp5[10]),
        .I2(inp5[1]),
        .O(\outp[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__3 
       (.I0(inp5[1]),
        .I1(inp5[0]),
        .I2(inp5[10]),
        .I3(inp5[2]),
        .O(\outp[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__3 
       (.I0(inp5[2]),
        .I1(inp5[0]),
        .I2(inp5[1]),
        .I3(inp5[10]),
        .I4(inp5[3]),
        .O(\outp[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[10]),
        .I5(inp5[4]),
        .O(\outp[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__3 
       (.I0(\outp[5]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[5]),
        .O(\outp[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[4]),
        .O(\outp[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__3 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[6]),
        .O(\outp[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__3 
       (.I0(inp5[6]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[10]),
        .I3(inp5[7]),
        .O(\outp[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__3 
       (.I0(inp5[7]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[6]),
        .I3(inp5[10]),
        .I4(inp5[8]),
        .O(\outp[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__3 
       (.I0(inp5[8]),
        .I1(inp5[6]),
        .I2(\outp[9]_i_2__3_n_0 ),
        .I3(inp5[7]),
        .I4(inp5[10]),
        .I5(inp5[9]),
        .O(\outp[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__3 
       (.I0(inp5[4]),
        .I1(inp5[2]),
        .I2(inp5[0]),
        .I3(inp5[1]),
        .I4(inp5[3]),
        .I5(inp5[5]),
        .O(\outp[9]_i_2__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[0]),
        .Q(outp5[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[10]),
        .Q(outp5[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__3_n_0 ),
        .Q(outp5[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__3_n_0 ),
        .Q(outp5[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__3_n_0 ),
        .Q(outp5[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__3_n_0 ),
        .Q(outp5[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__3_n_0 ),
        .Q(outp5[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__3_n_0 ),
        .Q(outp5[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__3_n_0 ),
        .Q(outp5[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__3_n_0 ),
        .Q(outp5[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__3_n_0 ),
        .Q(outp5[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_64
   (outp1,
    inp1,
    en,
    sys_clk);
  output [10:0]outp1;
  input [10:0]inp1;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp1;
  wire [10:0]outp1;
  wire \outp[5]_i_2_n_0 ;
  wire \outp[9]_i_2_n_0 ;
  wire [9:1]p_0_in;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1 
       (.I0(inp1[0]),
        .I1(inp1[10]),
        .I2(inp1[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1 
       (.I0(inp1[1]),
        .I1(inp1[0]),
        .I2(inp1[10]),
        .I3(inp1[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1 
       (.I0(inp1[2]),
        .I1(inp1[0]),
        .I2(inp1[1]),
        .I3(inp1[10]),
        .I4(inp1[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[10]),
        .I5(inp1[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1 
       (.I0(\outp[5]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[4]),
        .O(\outp[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1 
       (.I0(\outp[9]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1 
       (.I0(inp1[6]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[10]),
        .I3(inp1[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1 
       (.I0(inp1[7]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[6]),
        .I3(inp1[10]),
        .I4(inp1[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1 
       (.I0(inp1[8]),
        .I1(inp1[6]),
        .I2(\outp[9]_i_2_n_0 ),
        .I3(inp1[7]),
        .I4(inp1[10]),
        .I5(inp1[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2 
       (.I0(inp1[4]),
        .I1(inp1[2]),
        .I2(inp1[0]),
        .I3(inp1[1]),
        .I4(inp1[3]),
        .I5(inp1[5]),
        .O(\outp[9]_i_2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[0]),
        .Q(outp1[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[10]),
        .Q(outp1[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[1]),
        .Q(outp1[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[2]),
        .Q(outp1[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[3]),
        .Q(outp1[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[4]),
        .Q(outp1[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[5]),
        .Q(outp1[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[6]),
        .Q(outp1[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[7]),
        .Q(outp1[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[8]),
        .Q(outp1[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[9]),
        .Q(outp1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_65
   (outp2,
    inp2,
    en,
    sys_clk);
  output [10:0]outp2;
  input [10:0]inp2;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp2;
  wire [10:0]outp2;
  wire \outp[1]_i_1__0_n_0 ;
  wire \outp[2]_i_1__0_n_0 ;
  wire \outp[3]_i_1__0_n_0 ;
  wire \outp[4]_i_1__0_n_0 ;
  wire \outp[5]_i_1__0_n_0 ;
  wire \outp[5]_i_2__0_n_0 ;
  wire \outp[6]_i_1__0_n_0 ;
  wire \outp[7]_i_1__0_n_0 ;
  wire \outp[8]_i_1__0_n_0 ;
  wire \outp[9]_i_1__0_n_0 ;
  wire \outp[9]_i_2__0_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__0 
       (.I0(inp2[0]),
        .I1(inp2[10]),
        .I2(inp2[1]),
        .O(\outp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__0 
       (.I0(inp2[1]),
        .I1(inp2[0]),
        .I2(inp2[10]),
        .I3(inp2[2]),
        .O(\outp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__0 
       (.I0(inp2[2]),
        .I1(inp2[0]),
        .I2(inp2[1]),
        .I3(inp2[10]),
        .I4(inp2[3]),
        .O(\outp[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[10]),
        .I5(inp2[4]),
        .O(\outp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__0 
       (.I0(\outp[5]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[5]),
        .O(\outp[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[4]),
        .O(\outp[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__0 
       (.I0(\outp[9]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[6]),
        .O(\outp[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__0 
       (.I0(inp2[6]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[10]),
        .I3(inp2[7]),
        .O(\outp[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__0 
       (.I0(inp2[7]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[6]),
        .I3(inp2[10]),
        .I4(inp2[8]),
        .O(\outp[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__0 
       (.I0(inp2[8]),
        .I1(inp2[6]),
        .I2(\outp[9]_i_2__0_n_0 ),
        .I3(inp2[7]),
        .I4(inp2[10]),
        .I5(inp2[9]),
        .O(\outp[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__0 
       (.I0(inp2[4]),
        .I1(inp2[2]),
        .I2(inp2[0]),
        .I3(inp2[1]),
        .I4(inp2[3]),
        .I5(inp2[5]),
        .O(\outp[9]_i_2__0_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[0]),
        .Q(outp2[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[10]),
        .Q(outp2[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__0_n_0 ),
        .Q(outp2[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__0_n_0 ),
        .Q(outp2[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__0_n_0 ),
        .Q(outp2[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__0_n_0 ),
        .Q(outp2[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__0_n_0 ),
        .Q(outp2[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__0_n_0 ),
        .Q(outp2[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__0_n_0 ),
        .Q(outp2[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__0_n_0 ),
        .Q(outp2[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__0_n_0 ),
        .Q(outp2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_66
   (outp3,
    inp3,
    en,
    sys_clk);
  output [10:0]outp3;
  input [10:0]inp3;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp3;
  wire [10:0]outp3;
  wire \outp[1]_i_1__1_n_0 ;
  wire \outp[2]_i_1__1_n_0 ;
  wire \outp[3]_i_1__1_n_0 ;
  wire \outp[4]_i_1__1_n_0 ;
  wire \outp[5]_i_1__1_n_0 ;
  wire \outp[5]_i_2__1_n_0 ;
  wire \outp[6]_i_1__1_n_0 ;
  wire \outp[7]_i_1__1_n_0 ;
  wire \outp[8]_i_1__1_n_0 ;
  wire \outp[9]_i_1__1_n_0 ;
  wire \outp[9]_i_2__1_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__1 
       (.I0(inp3[0]),
        .I1(inp3[10]),
        .I2(inp3[1]),
        .O(\outp[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__1 
       (.I0(inp3[1]),
        .I1(inp3[0]),
        .I2(inp3[10]),
        .I3(inp3[2]),
        .O(\outp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__1 
       (.I0(inp3[2]),
        .I1(inp3[0]),
        .I2(inp3[1]),
        .I3(inp3[10]),
        .I4(inp3[3]),
        .O(\outp[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[10]),
        .I5(inp3[4]),
        .O(\outp[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__1 
       (.I0(\outp[5]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[5]),
        .O(\outp[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[4]),
        .O(\outp[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__1 
       (.I0(\outp[9]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[6]),
        .O(\outp[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__1 
       (.I0(inp3[6]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[10]),
        .I3(inp3[7]),
        .O(\outp[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__1 
       (.I0(inp3[7]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[6]),
        .I3(inp3[10]),
        .I4(inp3[8]),
        .O(\outp[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__1 
       (.I0(inp3[8]),
        .I1(inp3[6]),
        .I2(\outp[9]_i_2__1_n_0 ),
        .I3(inp3[7]),
        .I4(inp3[10]),
        .I5(inp3[9]),
        .O(\outp[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__1 
       (.I0(inp3[4]),
        .I1(inp3[2]),
        .I2(inp3[0]),
        .I3(inp3[1]),
        .I4(inp3[3]),
        .I5(inp3[5]),
        .O(\outp[9]_i_2__1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[0]),
        .Q(outp3[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[10]),
        .Q(outp3[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__1_n_0 ),
        .Q(outp3[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__1_n_0 ),
        .Q(outp3[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__1_n_0 ),
        .Q(outp3[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__1_n_0 ),
        .Q(outp3[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__1_n_0 ),
        .Q(outp3[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__1_n_0 ),
        .Q(outp3[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__1_n_0 ),
        .Q(outp3[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__1_n_0 ),
        .Q(outp3[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__1_n_0 ),
        .Q(outp3[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_67
   (outp4,
    inp4,
    en,
    sys_clk);
  output [10:0]outp4;
  input [10:0]inp4;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp4;
  wire [10:0]outp4;
  wire \outp[1]_i_1__2_n_0 ;
  wire \outp[2]_i_1__2_n_0 ;
  wire \outp[3]_i_1__2_n_0 ;
  wire \outp[4]_i_1__2_n_0 ;
  wire \outp[5]_i_1__2_n_0 ;
  wire \outp[5]_i_2__2_n_0 ;
  wire \outp[6]_i_1__2_n_0 ;
  wire \outp[7]_i_1__2_n_0 ;
  wire \outp[8]_i_1__2_n_0 ;
  wire \outp[9]_i_1__2_n_0 ;
  wire \outp[9]_i_2__2_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__2 
       (.I0(inp4[0]),
        .I1(inp4[10]),
        .I2(inp4[1]),
        .O(\outp[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__2 
       (.I0(inp4[1]),
        .I1(inp4[0]),
        .I2(inp4[10]),
        .I3(inp4[2]),
        .O(\outp[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__2 
       (.I0(inp4[2]),
        .I1(inp4[0]),
        .I2(inp4[1]),
        .I3(inp4[10]),
        .I4(inp4[3]),
        .O(\outp[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[10]),
        .I5(inp4[4]),
        .O(\outp[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__2 
       (.I0(\outp[5]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[5]),
        .O(\outp[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[4]),
        .O(\outp[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__2 
       (.I0(\outp[9]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[6]),
        .O(\outp[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__2 
       (.I0(inp4[6]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[10]),
        .I3(inp4[7]),
        .O(\outp[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__2 
       (.I0(inp4[7]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[6]),
        .I3(inp4[10]),
        .I4(inp4[8]),
        .O(\outp[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__2 
       (.I0(inp4[8]),
        .I1(inp4[6]),
        .I2(\outp[9]_i_2__2_n_0 ),
        .I3(inp4[7]),
        .I4(inp4[10]),
        .I5(inp4[9]),
        .O(\outp[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__2 
       (.I0(inp4[4]),
        .I1(inp4[2]),
        .I2(inp4[0]),
        .I3(inp4[1]),
        .I4(inp4[3]),
        .I5(inp4[5]),
        .O(\outp[9]_i_2__2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[0]),
        .Q(outp4[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[10]),
        .Q(outp4[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__2_n_0 ),
        .Q(outp4[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__2_n_0 ),
        .Q(outp4[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__2_n_0 ),
        .Q(outp4[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__2_n_0 ),
        .Q(outp4[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__2_n_0 ),
        .Q(outp4[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__2_n_0 ),
        .Q(outp4[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__2_n_0 ),
        .Q(outp4[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__2_n_0 ),
        .Q(outp4[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__2_n_0 ),
        .Q(outp4[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_68
   (outp5,
    inp5,
    en,
    sys_clk);
  output [10:0]outp5;
  input [10:0]inp5;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp5;
  wire [10:0]outp5;
  wire \outp[1]_i_1__3_n_0 ;
  wire \outp[2]_i_1__3_n_0 ;
  wire \outp[3]_i_1__3_n_0 ;
  wire \outp[4]_i_1__3_n_0 ;
  wire \outp[5]_i_1__3_n_0 ;
  wire \outp[5]_i_2__3_n_0 ;
  wire \outp[6]_i_1__3_n_0 ;
  wire \outp[7]_i_1__3_n_0 ;
  wire \outp[8]_i_1__3_n_0 ;
  wire \outp[9]_i_1__3_n_0 ;
  wire \outp[9]_i_2__3_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__3 
       (.I0(inp5[0]),
        .I1(inp5[10]),
        .I2(inp5[1]),
        .O(\outp[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__3 
       (.I0(inp5[1]),
        .I1(inp5[0]),
        .I2(inp5[10]),
        .I3(inp5[2]),
        .O(\outp[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__3 
       (.I0(inp5[2]),
        .I1(inp5[0]),
        .I2(inp5[1]),
        .I3(inp5[10]),
        .I4(inp5[3]),
        .O(\outp[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[10]),
        .I5(inp5[4]),
        .O(\outp[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__3 
       (.I0(\outp[5]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[5]),
        .O(\outp[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[4]),
        .O(\outp[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__3 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[6]),
        .O(\outp[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__3 
       (.I0(inp5[6]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[10]),
        .I3(inp5[7]),
        .O(\outp[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__3 
       (.I0(inp5[7]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[6]),
        .I3(inp5[10]),
        .I4(inp5[8]),
        .O(\outp[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__3 
       (.I0(inp5[8]),
        .I1(inp5[6]),
        .I2(\outp[9]_i_2__3_n_0 ),
        .I3(inp5[7]),
        .I4(inp5[10]),
        .I5(inp5[9]),
        .O(\outp[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__3 
       (.I0(inp5[4]),
        .I1(inp5[2]),
        .I2(inp5[0]),
        .I3(inp5[1]),
        .I4(inp5[3]),
        .I5(inp5[5]),
        .O(\outp[9]_i_2__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[0]),
        .Q(outp5[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[10]),
        .Q(outp5[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__3_n_0 ),
        .Q(outp5[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__3_n_0 ),
        .Q(outp5[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__3_n_0 ),
        .Q(outp5[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__3_n_0 ),
        .Q(outp5[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__3_n_0 ),
        .Q(outp5[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__3_n_0 ),
        .Q(outp5[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__3_n_0 ),
        .Q(outp5[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__3_n_0 ),
        .Q(outp5[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__3_n_0 ),
        .Q(outp5[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_69
   (outp1,
    inp1,
    en,
    sys_clk);
  output [10:0]outp1;
  input [10:0]inp1;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp1;
  wire [10:0]outp1;
  wire \outp[5]_i_2_n_0 ;
  wire \outp[9]_i_2_n_0 ;
  wire [9:1]p_0_in;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1 
       (.I0(inp1[0]),
        .I1(inp1[10]),
        .I2(inp1[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1 
       (.I0(inp1[1]),
        .I1(inp1[0]),
        .I2(inp1[10]),
        .I3(inp1[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1 
       (.I0(inp1[2]),
        .I1(inp1[0]),
        .I2(inp1[1]),
        .I3(inp1[10]),
        .I4(inp1[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[10]),
        .I5(inp1[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1 
       (.I0(\outp[5]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[4]),
        .O(\outp[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1 
       (.I0(\outp[9]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1 
       (.I0(inp1[6]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[10]),
        .I3(inp1[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1 
       (.I0(inp1[7]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[6]),
        .I3(inp1[10]),
        .I4(inp1[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1 
       (.I0(inp1[8]),
        .I1(inp1[6]),
        .I2(\outp[9]_i_2_n_0 ),
        .I3(inp1[7]),
        .I4(inp1[10]),
        .I5(inp1[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2 
       (.I0(inp1[4]),
        .I1(inp1[2]),
        .I2(inp1[0]),
        .I3(inp1[1]),
        .I4(inp1[3]),
        .I5(inp1[5]),
        .O(\outp[9]_i_2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[0]),
        .Q(outp1[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[10]),
        .Q(outp1[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[1]),
        .Q(outp1[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[2]),
        .Q(outp1[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[3]),
        .Q(outp1[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[4]),
        .Q(outp1[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[5]),
        .Q(outp1[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[6]),
        .Q(outp1[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[7]),
        .Q(outp1[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[8]),
        .Q(outp1[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[9]),
        .Q(outp1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_70
   (outp2,
    inp2,
    en,
    sys_clk);
  output [10:0]outp2;
  input [10:0]inp2;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp2;
  wire [10:0]outp2;
  wire \outp[1]_i_1__0_n_0 ;
  wire \outp[2]_i_1__0_n_0 ;
  wire \outp[3]_i_1__0_n_0 ;
  wire \outp[4]_i_1__0_n_0 ;
  wire \outp[5]_i_1__0_n_0 ;
  wire \outp[5]_i_2__0_n_0 ;
  wire \outp[6]_i_1__0_n_0 ;
  wire \outp[7]_i_1__0_n_0 ;
  wire \outp[8]_i_1__0_n_0 ;
  wire \outp[9]_i_1__0_n_0 ;
  wire \outp[9]_i_2__0_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__0 
       (.I0(inp2[0]),
        .I1(inp2[10]),
        .I2(inp2[1]),
        .O(\outp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__0 
       (.I0(inp2[1]),
        .I1(inp2[0]),
        .I2(inp2[10]),
        .I3(inp2[2]),
        .O(\outp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__0 
       (.I0(inp2[2]),
        .I1(inp2[0]),
        .I2(inp2[1]),
        .I3(inp2[10]),
        .I4(inp2[3]),
        .O(\outp[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[10]),
        .I5(inp2[4]),
        .O(\outp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__0 
       (.I0(\outp[5]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[5]),
        .O(\outp[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[4]),
        .O(\outp[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__0 
       (.I0(\outp[9]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[6]),
        .O(\outp[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__0 
       (.I0(inp2[6]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[10]),
        .I3(inp2[7]),
        .O(\outp[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__0 
       (.I0(inp2[7]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[6]),
        .I3(inp2[10]),
        .I4(inp2[8]),
        .O(\outp[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__0 
       (.I0(inp2[8]),
        .I1(inp2[6]),
        .I2(\outp[9]_i_2__0_n_0 ),
        .I3(inp2[7]),
        .I4(inp2[10]),
        .I5(inp2[9]),
        .O(\outp[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__0 
       (.I0(inp2[4]),
        .I1(inp2[2]),
        .I2(inp2[0]),
        .I3(inp2[1]),
        .I4(inp2[3]),
        .I5(inp2[5]),
        .O(\outp[9]_i_2__0_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[0]),
        .Q(outp2[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[10]),
        .Q(outp2[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__0_n_0 ),
        .Q(outp2[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__0_n_0 ),
        .Q(outp2[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__0_n_0 ),
        .Q(outp2[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__0_n_0 ),
        .Q(outp2[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__0_n_0 ),
        .Q(outp2[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__0_n_0 ),
        .Q(outp2[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__0_n_0 ),
        .Q(outp2[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__0_n_0 ),
        .Q(outp2[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__0_n_0 ),
        .Q(outp2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_71
   (outp3,
    inp3,
    en,
    sys_clk);
  output [10:0]outp3;
  input [10:0]inp3;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp3;
  wire [10:0]outp3;
  wire \outp[1]_i_1__1_n_0 ;
  wire \outp[2]_i_1__1_n_0 ;
  wire \outp[3]_i_1__1_n_0 ;
  wire \outp[4]_i_1__1_n_0 ;
  wire \outp[5]_i_1__1_n_0 ;
  wire \outp[5]_i_2__1_n_0 ;
  wire \outp[6]_i_1__1_n_0 ;
  wire \outp[7]_i_1__1_n_0 ;
  wire \outp[8]_i_1__1_n_0 ;
  wire \outp[9]_i_1__1_n_0 ;
  wire \outp[9]_i_2__1_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__1 
       (.I0(inp3[0]),
        .I1(inp3[10]),
        .I2(inp3[1]),
        .O(\outp[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__1 
       (.I0(inp3[1]),
        .I1(inp3[0]),
        .I2(inp3[10]),
        .I3(inp3[2]),
        .O(\outp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__1 
       (.I0(inp3[2]),
        .I1(inp3[0]),
        .I2(inp3[1]),
        .I3(inp3[10]),
        .I4(inp3[3]),
        .O(\outp[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[10]),
        .I5(inp3[4]),
        .O(\outp[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__1 
       (.I0(\outp[5]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[5]),
        .O(\outp[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[4]),
        .O(\outp[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__1 
       (.I0(\outp[9]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[6]),
        .O(\outp[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__1 
       (.I0(inp3[6]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[10]),
        .I3(inp3[7]),
        .O(\outp[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__1 
       (.I0(inp3[7]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[6]),
        .I3(inp3[10]),
        .I4(inp3[8]),
        .O(\outp[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__1 
       (.I0(inp3[8]),
        .I1(inp3[6]),
        .I2(\outp[9]_i_2__1_n_0 ),
        .I3(inp3[7]),
        .I4(inp3[10]),
        .I5(inp3[9]),
        .O(\outp[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__1 
       (.I0(inp3[4]),
        .I1(inp3[2]),
        .I2(inp3[0]),
        .I3(inp3[1]),
        .I4(inp3[3]),
        .I5(inp3[5]),
        .O(\outp[9]_i_2__1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[0]),
        .Q(outp3[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[10]),
        .Q(outp3[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__1_n_0 ),
        .Q(outp3[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__1_n_0 ),
        .Q(outp3[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__1_n_0 ),
        .Q(outp3[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__1_n_0 ),
        .Q(outp3[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__1_n_0 ),
        .Q(outp3[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__1_n_0 ),
        .Q(outp3[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__1_n_0 ),
        .Q(outp3[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__1_n_0 ),
        .Q(outp3[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__1_n_0 ),
        .Q(outp3[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_72
   (outp4,
    inp4,
    en,
    sys_clk);
  output [10:0]outp4;
  input [10:0]inp4;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp4;
  wire [10:0]outp4;
  wire \outp[1]_i_1__2_n_0 ;
  wire \outp[2]_i_1__2_n_0 ;
  wire \outp[3]_i_1__2_n_0 ;
  wire \outp[4]_i_1__2_n_0 ;
  wire \outp[5]_i_1__2_n_0 ;
  wire \outp[5]_i_2__2_n_0 ;
  wire \outp[6]_i_1__2_n_0 ;
  wire \outp[7]_i_1__2_n_0 ;
  wire \outp[8]_i_1__2_n_0 ;
  wire \outp[9]_i_1__2_n_0 ;
  wire \outp[9]_i_2__2_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__2 
       (.I0(inp4[0]),
        .I1(inp4[10]),
        .I2(inp4[1]),
        .O(\outp[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__2 
       (.I0(inp4[1]),
        .I1(inp4[0]),
        .I2(inp4[10]),
        .I3(inp4[2]),
        .O(\outp[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__2 
       (.I0(inp4[2]),
        .I1(inp4[0]),
        .I2(inp4[1]),
        .I3(inp4[10]),
        .I4(inp4[3]),
        .O(\outp[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[10]),
        .I5(inp4[4]),
        .O(\outp[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__2 
       (.I0(\outp[5]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[5]),
        .O(\outp[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[4]),
        .O(\outp[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__2 
       (.I0(\outp[9]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[6]),
        .O(\outp[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__2 
       (.I0(inp4[6]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[10]),
        .I3(inp4[7]),
        .O(\outp[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__2 
       (.I0(inp4[7]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[6]),
        .I3(inp4[10]),
        .I4(inp4[8]),
        .O(\outp[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__2 
       (.I0(inp4[8]),
        .I1(inp4[6]),
        .I2(\outp[9]_i_2__2_n_0 ),
        .I3(inp4[7]),
        .I4(inp4[10]),
        .I5(inp4[9]),
        .O(\outp[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__2 
       (.I0(inp4[4]),
        .I1(inp4[2]),
        .I2(inp4[0]),
        .I3(inp4[1]),
        .I4(inp4[3]),
        .I5(inp4[5]),
        .O(\outp[9]_i_2__2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[0]),
        .Q(outp4[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[10]),
        .Q(outp4[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__2_n_0 ),
        .Q(outp4[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__2_n_0 ),
        .Q(outp4[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__2_n_0 ),
        .Q(outp4[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__2_n_0 ),
        .Q(outp4[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__2_n_0 ),
        .Q(outp4[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__2_n_0 ),
        .Q(outp4[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__2_n_0 ),
        .Q(outp4[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__2_n_0 ),
        .Q(outp4[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__2_n_0 ),
        .Q(outp4[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_73
   (outp5,
    inp5,
    en,
    sys_clk);
  output [10:0]outp5;
  input [10:0]inp5;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp5;
  wire [10:0]outp5;
  wire \outp[1]_i_1__3_n_0 ;
  wire \outp[2]_i_1__3_n_0 ;
  wire \outp[3]_i_1__3_n_0 ;
  wire \outp[4]_i_1__3_n_0 ;
  wire \outp[5]_i_1__3_n_0 ;
  wire \outp[5]_i_2__3_n_0 ;
  wire \outp[6]_i_1__3_n_0 ;
  wire \outp[7]_i_1__3_n_0 ;
  wire \outp[8]_i_1__3_n_0 ;
  wire \outp[9]_i_1__3_n_0 ;
  wire \outp[9]_i_2__3_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__3 
       (.I0(inp5[0]),
        .I1(inp5[10]),
        .I2(inp5[1]),
        .O(\outp[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__3 
       (.I0(inp5[1]),
        .I1(inp5[0]),
        .I2(inp5[10]),
        .I3(inp5[2]),
        .O(\outp[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__3 
       (.I0(inp5[2]),
        .I1(inp5[0]),
        .I2(inp5[1]),
        .I3(inp5[10]),
        .I4(inp5[3]),
        .O(\outp[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[10]),
        .I5(inp5[4]),
        .O(\outp[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__3 
       (.I0(\outp[5]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[5]),
        .O(\outp[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[4]),
        .O(\outp[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__3 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[6]),
        .O(\outp[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__3 
       (.I0(inp5[6]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[10]),
        .I3(inp5[7]),
        .O(\outp[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__3 
       (.I0(inp5[7]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[6]),
        .I3(inp5[10]),
        .I4(inp5[8]),
        .O(\outp[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__3 
       (.I0(inp5[8]),
        .I1(inp5[6]),
        .I2(\outp[9]_i_2__3_n_0 ),
        .I3(inp5[7]),
        .I4(inp5[10]),
        .I5(inp5[9]),
        .O(\outp[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__3 
       (.I0(inp5[4]),
        .I1(inp5[2]),
        .I2(inp5[0]),
        .I3(inp5[1]),
        .I4(inp5[3]),
        .I5(inp5[5]),
        .O(\outp[9]_i_2__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[0]),
        .Q(outp5[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[10]),
        .Q(outp5[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__3_n_0 ),
        .Q(outp5[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__3_n_0 ),
        .Q(outp5[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__3_n_0 ),
        .Q(outp5[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__3_n_0 ),
        .Q(outp5[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__3_n_0 ),
        .Q(outp5[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__3_n_0 ),
        .Q(outp5[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__3_n_0 ),
        .Q(outp5[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__3_n_0 ),
        .Q(outp5[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__3_n_0 ),
        .Q(outp5[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_74
   (outp1,
    inp1,
    en,
    sys_clk);
  output [10:0]outp1;
  input [10:0]inp1;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp1;
  wire [10:0]outp1;
  wire \outp[5]_i_2_n_0 ;
  wire \outp[9]_i_2_n_0 ;
  wire [9:1]p_0_in;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1 
       (.I0(inp1[0]),
        .I1(inp1[10]),
        .I2(inp1[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1 
       (.I0(inp1[1]),
        .I1(inp1[0]),
        .I2(inp1[10]),
        .I3(inp1[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1 
       (.I0(inp1[2]),
        .I1(inp1[0]),
        .I2(inp1[1]),
        .I3(inp1[10]),
        .I4(inp1[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[10]),
        .I5(inp1[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1 
       (.I0(\outp[5]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[4]),
        .O(\outp[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1 
       (.I0(\outp[9]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1 
       (.I0(inp1[6]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[10]),
        .I3(inp1[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1 
       (.I0(inp1[7]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[6]),
        .I3(inp1[10]),
        .I4(inp1[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1 
       (.I0(inp1[8]),
        .I1(inp1[6]),
        .I2(\outp[9]_i_2_n_0 ),
        .I3(inp1[7]),
        .I4(inp1[10]),
        .I5(inp1[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2 
       (.I0(inp1[4]),
        .I1(inp1[2]),
        .I2(inp1[0]),
        .I3(inp1[1]),
        .I4(inp1[3]),
        .I5(inp1[5]),
        .O(\outp[9]_i_2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[0]),
        .Q(outp1[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[10]),
        .Q(outp1[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[1]),
        .Q(outp1[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[2]),
        .Q(outp1[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[3]),
        .Q(outp1[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[4]),
        .Q(outp1[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[5]),
        .Q(outp1[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[6]),
        .Q(outp1[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[7]),
        .Q(outp1[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[8]),
        .Q(outp1[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[9]),
        .Q(outp1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_75
   (outp2,
    inp2,
    en,
    sys_clk);
  output [10:0]outp2;
  input [10:0]inp2;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp2;
  wire [10:0]outp2;
  wire \outp[1]_i_1__0_n_0 ;
  wire \outp[2]_i_1__0_n_0 ;
  wire \outp[3]_i_1__0_n_0 ;
  wire \outp[4]_i_1__0_n_0 ;
  wire \outp[5]_i_1__0_n_0 ;
  wire \outp[5]_i_2__0_n_0 ;
  wire \outp[6]_i_1__0_n_0 ;
  wire \outp[7]_i_1__0_n_0 ;
  wire \outp[8]_i_1__0_n_0 ;
  wire \outp[9]_i_1__0_n_0 ;
  wire \outp[9]_i_2__0_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__0 
       (.I0(inp2[0]),
        .I1(inp2[10]),
        .I2(inp2[1]),
        .O(\outp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__0 
       (.I0(inp2[1]),
        .I1(inp2[0]),
        .I2(inp2[10]),
        .I3(inp2[2]),
        .O(\outp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__0 
       (.I0(inp2[2]),
        .I1(inp2[0]),
        .I2(inp2[1]),
        .I3(inp2[10]),
        .I4(inp2[3]),
        .O(\outp[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[10]),
        .I5(inp2[4]),
        .O(\outp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__0 
       (.I0(\outp[5]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[5]),
        .O(\outp[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[4]),
        .O(\outp[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__0 
       (.I0(\outp[9]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[6]),
        .O(\outp[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__0 
       (.I0(inp2[6]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[10]),
        .I3(inp2[7]),
        .O(\outp[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__0 
       (.I0(inp2[7]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[6]),
        .I3(inp2[10]),
        .I4(inp2[8]),
        .O(\outp[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__0 
       (.I0(inp2[8]),
        .I1(inp2[6]),
        .I2(\outp[9]_i_2__0_n_0 ),
        .I3(inp2[7]),
        .I4(inp2[10]),
        .I5(inp2[9]),
        .O(\outp[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__0 
       (.I0(inp2[4]),
        .I1(inp2[2]),
        .I2(inp2[0]),
        .I3(inp2[1]),
        .I4(inp2[3]),
        .I5(inp2[5]),
        .O(\outp[9]_i_2__0_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[0]),
        .Q(outp2[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[10]),
        .Q(outp2[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__0_n_0 ),
        .Q(outp2[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__0_n_0 ),
        .Q(outp2[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__0_n_0 ),
        .Q(outp2[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__0_n_0 ),
        .Q(outp2[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__0_n_0 ),
        .Q(outp2[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__0_n_0 ),
        .Q(outp2[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__0_n_0 ),
        .Q(outp2[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__0_n_0 ),
        .Q(outp2[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__0_n_0 ),
        .Q(outp2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_76
   (outp3,
    inp3,
    en,
    sys_clk);
  output [10:0]outp3;
  input [10:0]inp3;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp3;
  wire [10:0]outp3;
  wire \outp[1]_i_1__1_n_0 ;
  wire \outp[2]_i_1__1_n_0 ;
  wire \outp[3]_i_1__1_n_0 ;
  wire \outp[4]_i_1__1_n_0 ;
  wire \outp[5]_i_1__1_n_0 ;
  wire \outp[5]_i_2__1_n_0 ;
  wire \outp[6]_i_1__1_n_0 ;
  wire \outp[7]_i_1__1_n_0 ;
  wire \outp[8]_i_1__1_n_0 ;
  wire \outp[9]_i_1__1_n_0 ;
  wire \outp[9]_i_2__1_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__1 
       (.I0(inp3[0]),
        .I1(inp3[10]),
        .I2(inp3[1]),
        .O(\outp[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__1 
       (.I0(inp3[1]),
        .I1(inp3[0]),
        .I2(inp3[10]),
        .I3(inp3[2]),
        .O(\outp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__1 
       (.I0(inp3[2]),
        .I1(inp3[0]),
        .I2(inp3[1]),
        .I3(inp3[10]),
        .I4(inp3[3]),
        .O(\outp[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[10]),
        .I5(inp3[4]),
        .O(\outp[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__1 
       (.I0(\outp[5]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[5]),
        .O(\outp[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[4]),
        .O(\outp[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__1 
       (.I0(\outp[9]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[6]),
        .O(\outp[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__1 
       (.I0(inp3[6]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[10]),
        .I3(inp3[7]),
        .O(\outp[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__1 
       (.I0(inp3[7]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[6]),
        .I3(inp3[10]),
        .I4(inp3[8]),
        .O(\outp[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__1 
       (.I0(inp3[8]),
        .I1(inp3[6]),
        .I2(\outp[9]_i_2__1_n_0 ),
        .I3(inp3[7]),
        .I4(inp3[10]),
        .I5(inp3[9]),
        .O(\outp[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__1 
       (.I0(inp3[4]),
        .I1(inp3[2]),
        .I2(inp3[0]),
        .I3(inp3[1]),
        .I4(inp3[3]),
        .I5(inp3[5]),
        .O(\outp[9]_i_2__1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[0]),
        .Q(outp3[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[10]),
        .Q(outp3[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__1_n_0 ),
        .Q(outp3[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__1_n_0 ),
        .Q(outp3[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__1_n_0 ),
        .Q(outp3[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__1_n_0 ),
        .Q(outp3[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__1_n_0 ),
        .Q(outp3[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__1_n_0 ),
        .Q(outp3[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__1_n_0 ),
        .Q(outp3[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__1_n_0 ),
        .Q(outp3[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__1_n_0 ),
        .Q(outp3[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_77
   (outp4,
    inp4,
    en,
    sys_clk);
  output [10:0]outp4;
  input [10:0]inp4;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp4;
  wire [10:0]outp4;
  wire \outp[1]_i_1__2_n_0 ;
  wire \outp[2]_i_1__2_n_0 ;
  wire \outp[3]_i_1__2_n_0 ;
  wire \outp[4]_i_1__2_n_0 ;
  wire \outp[5]_i_1__2_n_0 ;
  wire \outp[5]_i_2__2_n_0 ;
  wire \outp[6]_i_1__2_n_0 ;
  wire \outp[7]_i_1__2_n_0 ;
  wire \outp[8]_i_1__2_n_0 ;
  wire \outp[9]_i_1__2_n_0 ;
  wire \outp[9]_i_2__2_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__2 
       (.I0(inp4[0]),
        .I1(inp4[10]),
        .I2(inp4[1]),
        .O(\outp[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__2 
       (.I0(inp4[1]),
        .I1(inp4[0]),
        .I2(inp4[10]),
        .I3(inp4[2]),
        .O(\outp[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__2 
       (.I0(inp4[2]),
        .I1(inp4[0]),
        .I2(inp4[1]),
        .I3(inp4[10]),
        .I4(inp4[3]),
        .O(\outp[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[10]),
        .I5(inp4[4]),
        .O(\outp[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__2 
       (.I0(\outp[5]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[5]),
        .O(\outp[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[4]),
        .O(\outp[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__2 
       (.I0(\outp[9]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[6]),
        .O(\outp[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__2 
       (.I0(inp4[6]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[10]),
        .I3(inp4[7]),
        .O(\outp[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__2 
       (.I0(inp4[7]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[6]),
        .I3(inp4[10]),
        .I4(inp4[8]),
        .O(\outp[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__2 
       (.I0(inp4[8]),
        .I1(inp4[6]),
        .I2(\outp[9]_i_2__2_n_0 ),
        .I3(inp4[7]),
        .I4(inp4[10]),
        .I5(inp4[9]),
        .O(\outp[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__2 
       (.I0(inp4[4]),
        .I1(inp4[2]),
        .I2(inp4[0]),
        .I3(inp4[1]),
        .I4(inp4[3]),
        .I5(inp4[5]),
        .O(\outp[9]_i_2__2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[0]),
        .Q(outp4[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[10]),
        .Q(outp4[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__2_n_0 ),
        .Q(outp4[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__2_n_0 ),
        .Q(outp4[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__2_n_0 ),
        .Q(outp4[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__2_n_0 ),
        .Q(outp4[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__2_n_0 ),
        .Q(outp4[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__2_n_0 ),
        .Q(outp4[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__2_n_0 ),
        .Q(outp4[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__2_n_0 ),
        .Q(outp4[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__2_n_0 ),
        .Q(outp4[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_78
   (outp5,
    inp5,
    en,
    sys_clk);
  output [10:0]outp5;
  input [10:0]inp5;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp5;
  wire [10:0]outp5;
  wire \outp[1]_i_1__3_n_0 ;
  wire \outp[2]_i_1__3_n_0 ;
  wire \outp[3]_i_1__3_n_0 ;
  wire \outp[4]_i_1__3_n_0 ;
  wire \outp[5]_i_1__3_n_0 ;
  wire \outp[5]_i_2__3_n_0 ;
  wire \outp[6]_i_1__3_n_0 ;
  wire \outp[7]_i_1__3_n_0 ;
  wire \outp[8]_i_1__3_n_0 ;
  wire \outp[9]_i_1__3_n_0 ;
  wire \outp[9]_i_2__3_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__3 
       (.I0(inp5[0]),
        .I1(inp5[10]),
        .I2(inp5[1]),
        .O(\outp[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__3 
       (.I0(inp5[1]),
        .I1(inp5[0]),
        .I2(inp5[10]),
        .I3(inp5[2]),
        .O(\outp[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__3 
       (.I0(inp5[2]),
        .I1(inp5[0]),
        .I2(inp5[1]),
        .I3(inp5[10]),
        .I4(inp5[3]),
        .O(\outp[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[10]),
        .I5(inp5[4]),
        .O(\outp[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__3 
       (.I0(\outp[5]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[5]),
        .O(\outp[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[4]),
        .O(\outp[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__3 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[6]),
        .O(\outp[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__3 
       (.I0(inp5[6]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[10]),
        .I3(inp5[7]),
        .O(\outp[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__3 
       (.I0(inp5[7]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[6]),
        .I3(inp5[10]),
        .I4(inp5[8]),
        .O(\outp[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__3 
       (.I0(inp5[8]),
        .I1(inp5[6]),
        .I2(\outp[9]_i_2__3_n_0 ),
        .I3(inp5[7]),
        .I4(inp5[10]),
        .I5(inp5[9]),
        .O(\outp[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__3 
       (.I0(inp5[4]),
        .I1(inp5[2]),
        .I2(inp5[0]),
        .I3(inp5[1]),
        .I4(inp5[3]),
        .I5(inp5[5]),
        .O(\outp[9]_i_2__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[0]),
        .Q(outp5[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[10]),
        .Q(outp5[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__3_n_0 ),
        .Q(outp5[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__3_n_0 ),
        .Q(outp5[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__3_n_0 ),
        .Q(outp5[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__3_n_0 ),
        .Q(outp5[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__3_n_0 ),
        .Q(outp5[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__3_n_0 ),
        .Q(outp5[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__3_n_0 ),
        .Q(outp5[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__3_n_0 ),
        .Q(outp5[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__3_n_0 ),
        .Q(outp5[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_79
   (outp1,
    inp1,
    en,
    sys_clk);
  output [10:0]outp1;
  input [10:0]inp1;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp1;
  wire [10:0]outp1;
  wire \outp[5]_i_2_n_0 ;
  wire \outp[9]_i_2_n_0 ;
  wire [9:1]p_0_in;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1 
       (.I0(inp1[0]),
        .I1(inp1[10]),
        .I2(inp1[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1 
       (.I0(inp1[1]),
        .I1(inp1[0]),
        .I2(inp1[10]),
        .I3(inp1[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1 
       (.I0(inp1[2]),
        .I1(inp1[0]),
        .I2(inp1[1]),
        .I3(inp1[10]),
        .I4(inp1[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[10]),
        .I5(inp1[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1 
       (.I0(\outp[5]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2 
       (.I0(inp1[3]),
        .I1(inp1[1]),
        .I2(inp1[0]),
        .I3(inp1[2]),
        .I4(inp1[4]),
        .O(\outp[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1 
       (.I0(\outp[9]_i_2_n_0 ),
        .I1(inp1[10]),
        .I2(inp1[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1 
       (.I0(inp1[6]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[10]),
        .I3(inp1[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1 
       (.I0(inp1[7]),
        .I1(\outp[9]_i_2_n_0 ),
        .I2(inp1[6]),
        .I3(inp1[10]),
        .I4(inp1[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1 
       (.I0(inp1[8]),
        .I1(inp1[6]),
        .I2(\outp[9]_i_2_n_0 ),
        .I3(inp1[7]),
        .I4(inp1[10]),
        .I5(inp1[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2 
       (.I0(inp1[4]),
        .I1(inp1[2]),
        .I2(inp1[0]),
        .I3(inp1[1]),
        .I4(inp1[3]),
        .I5(inp1[5]),
        .O(\outp[9]_i_2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[0]),
        .Q(outp1[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp1[10]),
        .Q(outp1[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[1]),
        .Q(outp1[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[2]),
        .Q(outp1[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[3]),
        .Q(outp1[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[4]),
        .Q(outp1[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[5]),
        .Q(outp1[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[6]),
        .Q(outp1[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[7]),
        .Q(outp1[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[8]),
        .Q(outp1[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(p_0_in[9]),
        .Q(outp1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_80
   (outp2,
    inp2,
    en,
    sys_clk);
  output [10:0]outp2;
  input [10:0]inp2;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp2;
  wire [10:0]outp2;
  wire \outp[1]_i_1__0_n_0 ;
  wire \outp[2]_i_1__0_n_0 ;
  wire \outp[3]_i_1__0_n_0 ;
  wire \outp[4]_i_1__0_n_0 ;
  wire \outp[5]_i_1__0_n_0 ;
  wire \outp[5]_i_2__0_n_0 ;
  wire \outp[6]_i_1__0_n_0 ;
  wire \outp[7]_i_1__0_n_0 ;
  wire \outp[8]_i_1__0_n_0 ;
  wire \outp[9]_i_1__0_n_0 ;
  wire \outp[9]_i_2__0_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__0 
       (.I0(inp2[0]),
        .I1(inp2[10]),
        .I2(inp2[1]),
        .O(\outp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__0 
       (.I0(inp2[1]),
        .I1(inp2[0]),
        .I2(inp2[10]),
        .I3(inp2[2]),
        .O(\outp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__0 
       (.I0(inp2[2]),
        .I1(inp2[0]),
        .I2(inp2[1]),
        .I3(inp2[10]),
        .I4(inp2[3]),
        .O(\outp[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[10]),
        .I5(inp2[4]),
        .O(\outp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__0 
       (.I0(\outp[5]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[5]),
        .O(\outp[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__0 
       (.I0(inp2[3]),
        .I1(inp2[1]),
        .I2(inp2[0]),
        .I3(inp2[2]),
        .I4(inp2[4]),
        .O(\outp[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__0 
       (.I0(\outp[9]_i_2__0_n_0 ),
        .I1(inp2[10]),
        .I2(inp2[6]),
        .O(\outp[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__0 
       (.I0(inp2[6]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[10]),
        .I3(inp2[7]),
        .O(\outp[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__0 
       (.I0(inp2[7]),
        .I1(\outp[9]_i_2__0_n_0 ),
        .I2(inp2[6]),
        .I3(inp2[10]),
        .I4(inp2[8]),
        .O(\outp[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__0 
       (.I0(inp2[8]),
        .I1(inp2[6]),
        .I2(\outp[9]_i_2__0_n_0 ),
        .I3(inp2[7]),
        .I4(inp2[10]),
        .I5(inp2[9]),
        .O(\outp[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__0 
       (.I0(inp2[4]),
        .I1(inp2[2]),
        .I2(inp2[0]),
        .I3(inp2[1]),
        .I4(inp2[3]),
        .I5(inp2[5]),
        .O(\outp[9]_i_2__0_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[0]),
        .Q(outp2[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp2[10]),
        .Q(outp2[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__0_n_0 ),
        .Q(outp2[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__0_n_0 ),
        .Q(outp2[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__0_n_0 ),
        .Q(outp2[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__0_n_0 ),
        .Q(outp2[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__0_n_0 ),
        .Q(outp2[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__0_n_0 ),
        .Q(outp2[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__0_n_0 ),
        .Q(outp2[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__0_n_0 ),
        .Q(outp2[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__0_n_0 ),
        .Q(outp2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_81
   (outp3,
    inp3,
    en,
    sys_clk);
  output [10:0]outp3;
  input [10:0]inp3;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp3;
  wire [10:0]outp3;
  wire \outp[1]_i_1__1_n_0 ;
  wire \outp[2]_i_1__1_n_0 ;
  wire \outp[3]_i_1__1_n_0 ;
  wire \outp[4]_i_1__1_n_0 ;
  wire \outp[5]_i_1__1_n_0 ;
  wire \outp[5]_i_2__1_n_0 ;
  wire \outp[6]_i_1__1_n_0 ;
  wire \outp[7]_i_1__1_n_0 ;
  wire \outp[8]_i_1__1_n_0 ;
  wire \outp[9]_i_1__1_n_0 ;
  wire \outp[9]_i_2__1_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__1 
       (.I0(inp3[0]),
        .I1(inp3[10]),
        .I2(inp3[1]),
        .O(\outp[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__1 
       (.I0(inp3[1]),
        .I1(inp3[0]),
        .I2(inp3[10]),
        .I3(inp3[2]),
        .O(\outp[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__1 
       (.I0(inp3[2]),
        .I1(inp3[0]),
        .I2(inp3[1]),
        .I3(inp3[10]),
        .I4(inp3[3]),
        .O(\outp[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[10]),
        .I5(inp3[4]),
        .O(\outp[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__1 
       (.I0(\outp[5]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[5]),
        .O(\outp[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__1 
       (.I0(inp3[3]),
        .I1(inp3[1]),
        .I2(inp3[0]),
        .I3(inp3[2]),
        .I4(inp3[4]),
        .O(\outp[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__1 
       (.I0(\outp[9]_i_2__1_n_0 ),
        .I1(inp3[10]),
        .I2(inp3[6]),
        .O(\outp[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__1 
       (.I0(inp3[6]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[10]),
        .I3(inp3[7]),
        .O(\outp[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__1 
       (.I0(inp3[7]),
        .I1(\outp[9]_i_2__1_n_0 ),
        .I2(inp3[6]),
        .I3(inp3[10]),
        .I4(inp3[8]),
        .O(\outp[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__1 
       (.I0(inp3[8]),
        .I1(inp3[6]),
        .I2(\outp[9]_i_2__1_n_0 ),
        .I3(inp3[7]),
        .I4(inp3[10]),
        .I5(inp3[9]),
        .O(\outp[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__1 
       (.I0(inp3[4]),
        .I1(inp3[2]),
        .I2(inp3[0]),
        .I3(inp3[1]),
        .I4(inp3[3]),
        .I5(inp3[5]),
        .O(\outp[9]_i_2__1_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[0]),
        .Q(outp3[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp3[10]),
        .Q(outp3[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__1_n_0 ),
        .Q(outp3[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__1_n_0 ),
        .Q(outp3[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__1_n_0 ),
        .Q(outp3[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__1_n_0 ),
        .Q(outp3[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__1_n_0 ),
        .Q(outp3[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__1_n_0 ),
        .Q(outp3[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__1_n_0 ),
        .Q(outp3[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__1_n_0 ),
        .Q(outp3[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__1_n_0 ),
        .Q(outp3[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_82
   (outp4,
    inp4,
    en,
    sys_clk);
  output [10:0]outp4;
  input [10:0]inp4;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp4;
  wire [10:0]outp4;
  wire \outp[1]_i_1__2_n_0 ;
  wire \outp[2]_i_1__2_n_0 ;
  wire \outp[3]_i_1__2_n_0 ;
  wire \outp[4]_i_1__2_n_0 ;
  wire \outp[5]_i_1__2_n_0 ;
  wire \outp[5]_i_2__2_n_0 ;
  wire \outp[6]_i_1__2_n_0 ;
  wire \outp[7]_i_1__2_n_0 ;
  wire \outp[8]_i_1__2_n_0 ;
  wire \outp[9]_i_1__2_n_0 ;
  wire \outp[9]_i_2__2_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__2 
       (.I0(inp4[0]),
        .I1(inp4[10]),
        .I2(inp4[1]),
        .O(\outp[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__2 
       (.I0(inp4[1]),
        .I1(inp4[0]),
        .I2(inp4[10]),
        .I3(inp4[2]),
        .O(\outp[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__2 
       (.I0(inp4[2]),
        .I1(inp4[0]),
        .I2(inp4[1]),
        .I3(inp4[10]),
        .I4(inp4[3]),
        .O(\outp[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[10]),
        .I5(inp4[4]),
        .O(\outp[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__2 
       (.I0(\outp[5]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[5]),
        .O(\outp[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__2 
       (.I0(inp4[3]),
        .I1(inp4[1]),
        .I2(inp4[0]),
        .I3(inp4[2]),
        .I4(inp4[4]),
        .O(\outp[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__2 
       (.I0(\outp[9]_i_2__2_n_0 ),
        .I1(inp4[10]),
        .I2(inp4[6]),
        .O(\outp[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__2 
       (.I0(inp4[6]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[10]),
        .I3(inp4[7]),
        .O(\outp[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__2 
       (.I0(inp4[7]),
        .I1(\outp[9]_i_2__2_n_0 ),
        .I2(inp4[6]),
        .I3(inp4[10]),
        .I4(inp4[8]),
        .O(\outp[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__2 
       (.I0(inp4[8]),
        .I1(inp4[6]),
        .I2(\outp[9]_i_2__2_n_0 ),
        .I3(inp4[7]),
        .I4(inp4[10]),
        .I5(inp4[9]),
        .O(\outp[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__2 
       (.I0(inp4[4]),
        .I1(inp4[2]),
        .I2(inp4[0]),
        .I3(inp4[1]),
        .I4(inp4[3]),
        .I5(inp4[5]),
        .O(\outp[9]_i_2__2_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[0]),
        .Q(outp4[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp4[10]),
        .Q(outp4[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__2_n_0 ),
        .Q(outp4[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__2_n_0 ),
        .Q(outp4[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__2_n_0 ),
        .Q(outp4[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__2_n_0 ),
        .Q(outp4[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__2_n_0 ),
        .Q(outp4[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__2_n_0 ),
        .Q(outp4[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__2_n_0 ),
        .Q(outp4[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__2_n_0 ),
        .Q(outp4[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__2_n_0 ),
        .Q(outp4[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "complement" *) 
module lenet5_clk_wiz_lenet5_0_0_complement_83
   (outp5,
    inp5,
    en,
    sys_clk);
  output [10:0]outp5;
  input [10:0]inp5;
  input en;
  input sys_clk;

  wire en;
  wire [10:0]inp5;
  wire [10:0]outp5;
  wire \outp[1]_i_1__3_n_0 ;
  wire \outp[2]_i_1__3_n_0 ;
  wire \outp[3]_i_1__3_n_0 ;
  wire \outp[4]_i_1__3_n_0 ;
  wire \outp[5]_i_1__3_n_0 ;
  wire \outp[5]_i_2__3_n_0 ;
  wire \outp[6]_i_1__3_n_0 ;
  wire \outp[7]_i_1__3_n_0 ;
  wire \outp[8]_i_1__3_n_0 ;
  wire \outp[9]_i_1__3_n_0 ;
  wire \outp[9]_i_2__3_n_0 ;
  wire sys_clk;

  LUT3 #(
    .INIT(8'h78)) 
    \outp[1]_i_1__3 
       (.I0(inp5[0]),
        .I1(inp5[10]),
        .I2(inp5[1]),
        .O(\outp[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \outp[2]_i_1__3 
       (.I0(inp5[1]),
        .I1(inp5[0]),
        .I2(inp5[10]),
        .I3(inp5[2]),
        .O(\outp[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \outp[3]_i_1__3 
       (.I0(inp5[2]),
        .I1(inp5[0]),
        .I2(inp5[1]),
        .I3(inp5[10]),
        .I4(inp5[3]),
        .O(\outp[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \outp[4]_i_1__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[10]),
        .I5(inp5[4]),
        .O(\outp[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[5]_i_1__3 
       (.I0(\outp[5]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[5]),
        .O(\outp[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \outp[5]_i_2__3 
       (.I0(inp5[3]),
        .I1(inp5[1]),
        .I2(inp5[0]),
        .I3(inp5[2]),
        .I4(inp5[4]),
        .O(\outp[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \outp[6]_i_1__3 
       (.I0(\outp[9]_i_2__3_n_0 ),
        .I1(inp5[10]),
        .I2(inp5[6]),
        .O(\outp[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \outp[7]_i_1__3 
       (.I0(inp5[6]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[10]),
        .I3(inp5[7]),
        .O(\outp[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \outp[8]_i_1__3 
       (.I0(inp5[7]),
        .I1(\outp[9]_i_2__3_n_0 ),
        .I2(inp5[6]),
        .I3(inp5[10]),
        .I4(inp5[8]),
        .O(\outp[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \outp[9]_i_1__3 
       (.I0(inp5[8]),
        .I1(inp5[6]),
        .I2(\outp[9]_i_2__3_n_0 ),
        .I3(inp5[7]),
        .I4(inp5[10]),
        .I5(inp5[9]),
        .O(\outp[9]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \outp[9]_i_2__3 
       (.I0(inp5[4]),
        .I1(inp5[2]),
        .I2(inp5[0]),
        .I3(inp5[1]),
        .I4(inp5[3]),
        .I5(inp5[5]),
        .O(\outp[9]_i_2__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[0]),
        .Q(outp5[0]),
        .R(1'b0));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(en),
        .D(inp5[10]),
        .Q(outp5[10]),
        .R(1'b0));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[1]_i_1__3_n_0 ),
        .Q(outp5[1]),
        .R(1'b0));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[2]_i_1__3_n_0 ),
        .Q(outp5[2]),
        .R(1'b0));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[3]_i_1__3_n_0 ),
        .Q(outp5[3]),
        .R(1'b0));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[4]_i_1__3_n_0 ),
        .Q(outp5[4]),
        .R(1'b0));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[5]_i_1__3_n_0 ),
        .Q(outp5[5]),
        .R(1'b0));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[6]_i_1__3_n_0 ),
        .Q(outp5[6]),
        .R(1'b0));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[7]_i_1__3_n_0 ),
        .Q(outp5[7]),
        .R(1'b0));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[8]_i_1__3_n_0 ),
        .Q(outp5[8]),
        .R(1'b0));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(en),
        .D(\outp[9]_i_1__3_n_0 ),
        .Q(outp5[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "controller5" *) 
module lenet5_clk_wiz_lenet5_0_0_controller5
   (en_din,
    load_w,
    en_act,
    we_obuf,
    we,
    Q,
    en_din_reg_0,
    \addri_rd_reg[9]_0 ,
    \data_num_reg[1]_0 ,
    \addri_reg[9]_0 ,
    \addr_obuf_reg[5]_0 ,
    ADDRD,
    \addr_obuf_reg[5]_rep__1_0 ,
    \outp_reg[9] ,
    \addr_obuf_reg[5]_1 ,
    \addr_obuf_reg[5]_rep_0 ,
    \addr_obuf_reg[4]_rep_0 ,
    \addr_obuf_reg[4]_rep_1 ,
    \addr_obuf_reg[2]_rep__1_0 ,
    \addr_obuf_reg[4]_rep__0_0 ,
    \outp_reg[0] ,
    \outp_reg[0]_0 ,
    \outp_reg[0]_1 ,
    \outp_reg[0]_2 ,
    \outp_reg[0]_3 ,
    \outp_reg[0]_4 ,
    \outp_reg[0]_5 ,
    \outp_reg[0]_6 ,
    \outp_reg[0]_7 ,
    \outp_reg[0]_8 ,
    \outp_reg[0]_9 ,
    \outp_reg[0]_10 ,
    \outp_reg[0]_11 ,
    \outp_reg[0]_12 ,
    \outp_reg[0]_13 ,
    \outp_reg[0]_14 ,
    \outp_reg[0]_15 ,
    \addr_obuf_reg[0]_0 ,
    \outp_reg[9]_0 ,
    \outp_reg[0]_16 ,
    \outp_reg[9]_1 ,
    \outp_reg[9]_2 ,
    \outp_reg[0]_17 ,
    \outp_reg[0]_18 ,
    \outp_reg[0]_19 ,
    \outp_reg[1] ,
    \outp_reg[2] ,
    \outp_reg[3] ,
    \outp_reg[4] ,
    \outp_reg[5] ,
    \outp_reg[6] ,
    \outp_reg[7] ,
    \outp_reg[8] ,
    \outp_reg[9]_3 ,
    \outp_reg[9]_4 ,
    \outp_reg[0]_20 ,
    \outp_reg[1]_0 ,
    \outp_reg[2]_0 ,
    \outp_reg[3]_0 ,
    \outp_reg[4]_0 ,
    \outp_reg[5]_0 ,
    \outp_reg[6]_0 ,
    \outp_reg[7]_0 ,
    \outp_reg[8]_0 ,
    \outp_reg[9]_5 ,
    \outp_reg[9]_6 ,
    \outp_reg[0]_21 ,
    \outp_reg[1]_1 ,
    \outp_reg[2]_1 ,
    \outp_reg[3]_1 ,
    \outp_reg[4]_1 ,
    \outp_reg[5]_1 ,
    \outp_reg[6]_1 ,
    \outp_reg[7]_1 ,
    \outp_reg[8]_1 ,
    \outp_reg[9]_7 ,
    \outp_reg[9]_8 ,
    \outp_reg[0]_22 ,
    \outp_reg[1]_2 ,
    \outp_reg[2]_2 ,
    \outp_reg[3]_2 ,
    \outp_reg[4]_2 ,
    \outp_reg[5]_2 ,
    \outp_reg[6]_2 ,
    \outp_reg[7]_2 ,
    \outp_reg[8]_2 ,
    \outp_reg[9]_9 ,
    \outp_reg[9]_10 ,
    sys_clk,
    \ticktock_reg[2] ,
    we_obuf_reg_0,
    \ticktock_reg[2]_0 ,
    \Q_reg[0] ,
    \addr_rd_obuf_reg[7]_0 ,
    \Q_reg[0]_0 ,
    \addr_rd_obuf_reg[7]_1 ,
    \Q_reg[0]_1 ,
    \addr_rd_obuf_reg[7]_2 ,
    \Q_reg[3] ,
    \addr_rd_obuf_reg[7]_3 ,
    \Q_reg[3]_0 ,
    \addr_rd_obuf_reg[7]_4 ,
    \Q_reg[3]_1 ,
    \addr_rd_obuf_reg[7]_5 ,
    \Q_reg[6] ,
    \addr_rd_obuf_reg[7]_6 ,
    \Q_reg[6]_0 ,
    \addr_rd_obuf_reg[7]_7 ,
    \Q_reg[6]_1 ,
    \addr_rd_obuf_reg[7]_8 ,
    \Q_reg[9] ,
    \addr_rd_obuf_reg[7]_9 ,
    \Q_reg[10] ,
    \addr_rd_obuf_reg[7]_10 ,
    \Q_reg[0]_2 ,
    \Q_reg[0]_3 ,
    \Q_reg[0]_4 ,
    \Q_reg[0]_5 ,
    \Q_reg[0]_6 ,
    \Q_reg[0]_7 ,
    \Q_reg[3]_2 ,
    \Q_reg[3]_3 ,
    \Q_reg[3]_4 ,
    \Q_reg[3]_5 ,
    \Q_reg[3]_6 ,
    \Q_reg[3]_7 ,
    \Q_reg[6]_2 ,
    \Q_reg[6]_3 ,
    \Q_reg[6]_4 ,
    \Q_reg[6]_5 ,
    \Q_reg[6]_6 ,
    \Q_reg[6]_7 ,
    \Q_reg[9]_0 ,
    \Q_reg[9]_1 ,
    \Q_reg[10]_0 ,
    \Q_reg[10]_1 ,
    \Q_reg[0]_8 ,
    \Q_reg[0]_9 ,
    \Q_reg[0]_10 ,
    \Q_reg[0]_11 ,
    \Q_reg[0]_12 ,
    \Q_reg[0]_13 ,
    \Q_reg[3]_8 ,
    \Q_reg[3]_9 ,
    \Q_reg[3]_10 ,
    \Q_reg[3]_11 ,
    \Q_reg[3]_12 ,
    \Q_reg[3]_13 ,
    \Q_reg[6]_8 ,
    \Q_reg[6]_9 ,
    \Q_reg[6]_10 ,
    \Q_reg[6]_11 ,
    \Q_reg[6]_12 ,
    \Q_reg[6]_13 ,
    \Q_reg[9]_2 ,
    \Q_reg[9]_3 ,
    \Q_reg[10]_2 ,
    \Q_reg[10]_3 ,
    \Q_reg[0]_14 ,
    \Q_reg[0]_15 ,
    \Q_reg[0]_16 ,
    \Q_reg[0]_17 ,
    \Q_reg[0]_18 ,
    \Q_reg[0]_19 ,
    \Q_reg[3]_14 ,
    \Q_reg[3]_15 ,
    \Q_reg[3]_16 ,
    \Q_reg[3]_17 ,
    \Q_reg[3]_18 ,
    \Q_reg[3]_19 ,
    \Q_reg[6]_14 ,
    \Q_reg[6]_15 ,
    \Q_reg[6]_16 ,
    \Q_reg[6]_17 ,
    \Q_reg[6]_18 ,
    \Q_reg[6]_19 ,
    \Q_reg[9]_4 ,
    \Q_reg[9]_5 ,
    \Q_reg[10]_4 ,
    \Q_reg[10]_5 ,
    en,
    E,
    count,
    \data_num_reg[7]_0 ,
    \ticktock_reg[0] ,
    \addr_rd_obuf_reg[7]_11 ,
    \addr_rd_obuf_reg[7]_12 ,
    \addr_rd_obuf_reg[7]_13 ,
    \addr_rd_obuf_reg[7]_14 ,
    \addr_rd_obuf_reg[7]_15 ,
    \addr_rd_obuf_reg[7]_16 ,
    \addr_rd_obuf_reg[7]_17 ,
    \addr_rd_obuf_reg[7]_18 ,
    \addr_rd_obuf_reg[7]_19 ,
    \addr_rd_obuf_reg[7]_20 ,
    \addr_rd_obuf_reg[7]_21 ,
    \addr_rd_obuf_reg[7]_22 ,
    \addr_rd_obuf_reg[7]_23 ,
    \addr_rd_obuf_reg[7]_24 ,
    \addr_rd_obuf_reg[7]_25 ,
    \addr_rd_obuf_reg[7]_26 ,
    \addr_rd_obuf_reg[7]_27 ,
    \addr_rd_obuf_reg[7]_28 ,
    \addr_rd_obuf_reg[7]_29 ,
    \addr_rd_obuf_reg[7]_30 ,
    \addr_rd_obuf_reg[7]_31 ,
    \addr_rd_obuf_reg[7]_32 ,
    \Q_reg[0]_20 ,
    \Q_reg[0]_21 ,
    \Q_reg[0]_22 ,
    \Q_reg[0]_23 ,
    \Q_reg[0]_24 ,
    \Q_reg[0]_25 ,
    \Q_reg[3]_20 ,
    \Q_reg[3]_21 ,
    \Q_reg[3]_22 ,
    \Q_reg[3]_23 ,
    \Q_reg[3]_24 ,
    \Q_reg[3]_25 ,
    \Q_reg[6]_20 ,
    \Q_reg[6]_21 ,
    \Q_reg[6]_22 ,
    \Q_reg[6]_23 ,
    \Q_reg[6]_24 ,
    \Q_reg[6]_25 ,
    \Q_reg[9]_6 ,
    \Q_reg[9]_7 ,
    \Q_reg[10]_6 ,
    \Q_reg[10]_7 ,
    \Q_reg[0]_26 ,
    \Q_reg[0]_27 ,
    \Q_reg[0]_28 ,
    \Q_reg[0]_29 ,
    \Q_reg[0]_30 ,
    \Q_reg[0]_31 ,
    \Q_reg[3]_26 ,
    \Q_reg[3]_27 ,
    \Q_reg[3]_28 ,
    \Q_reg[3]_29 ,
    \Q_reg[3]_30 ,
    \Q_reg[3]_31 ,
    \Q_reg[6]_26 ,
    \Q_reg[6]_27 ,
    \Q_reg[6]_28 ,
    \Q_reg[6]_29 ,
    \Q_reg[6]_30 ,
    \Q_reg[6]_31 ,
    \Q_reg[9]_8 ,
    \Q_reg[9]_9 ,
    \Q_reg[10]_8 ,
    \Q_reg[10]_9 ,
    \Q_reg[0]_32 ,
    \Q_reg[0]_33 ,
    \Q_reg[0]_34 ,
    \Q_reg[0]_35 ,
    \Q_reg[0]_36 ,
    \Q_reg[0]_37 ,
    \Q_reg[3]_32 ,
    \Q_reg[3]_33 ,
    \Q_reg[3]_34 ,
    \Q_reg[3]_35 ,
    \Q_reg[3]_36 ,
    \Q_reg[3]_37 ,
    \Q_reg[6]_32 ,
    \Q_reg[6]_33 ,
    \Q_reg[6]_34 ,
    \Q_reg[6]_35 ,
    \Q_reg[6]_36 ,
    \Q_reg[6]_37 ,
    \Q_reg[9]_10 ,
    \Q_reg[9]_11 ,
    \Q_reg[10]_10 ,
    \Q_reg[10]_11 );
  output en_din;
  output load_w;
  output en_act;
  output we_obuf;
  output we;
  output [6:0]Q;
  output en_din_reg_0;
  output [9:0]\addri_rd_reg[9]_0 ;
  output \data_num_reg[1]_0 ;
  output [9:0]\addri_reg[9]_0 ;
  output [4:0]\addr_obuf_reg[5]_0 ;
  output [5:0]ADDRD;
  output \addr_obuf_reg[5]_rep__1_0 ;
  output [1:0]\outp_reg[9] ;
  output \addr_obuf_reg[5]_1 ;
  output \addr_obuf_reg[5]_rep_0 ;
  output \addr_obuf_reg[4]_rep_0 ;
  output \addr_obuf_reg[4]_rep_1 ;
  output [0:0]\addr_obuf_reg[2]_rep__1_0 ;
  output \addr_obuf_reg[4]_rep__0_0 ;
  output \outp_reg[0] ;
  output \outp_reg[0]_0 ;
  output \outp_reg[0]_1 ;
  output \outp_reg[0]_2 ;
  output \outp_reg[0]_3 ;
  output \outp_reg[0]_4 ;
  output \outp_reg[0]_5 ;
  output \outp_reg[0]_6 ;
  output \outp_reg[0]_7 ;
  output \outp_reg[0]_8 ;
  output \outp_reg[0]_9 ;
  output \outp_reg[0]_10 ;
  output \outp_reg[0]_11 ;
  output [7:0]\outp_reg[0]_12 ;
  output [5:0]\outp_reg[0]_13 ;
  output [5:0]\outp_reg[0]_14 ;
  output \outp_reg[0]_15 ;
  output [9:0]\addr_obuf_reg[0]_0 ;
  output \outp_reg[9]_0 ;
  output \outp_reg[0]_16 ;
  output \outp_reg[9]_1 ;
  output \outp_reg[9]_2 ;
  output \outp_reg[0]_17 ;
  output \outp_reg[0]_18 ;
  output \outp_reg[0]_19 ;
  output \outp_reg[1] ;
  output \outp_reg[2] ;
  output \outp_reg[3] ;
  output \outp_reg[4] ;
  output \outp_reg[5] ;
  output \outp_reg[6] ;
  output \outp_reg[7] ;
  output \outp_reg[8] ;
  output \outp_reg[9]_3 ;
  output \outp_reg[9]_4 ;
  output \outp_reg[0]_20 ;
  output \outp_reg[1]_0 ;
  output \outp_reg[2]_0 ;
  output \outp_reg[3]_0 ;
  output \outp_reg[4]_0 ;
  output \outp_reg[5]_0 ;
  output \outp_reg[6]_0 ;
  output \outp_reg[7]_0 ;
  output \outp_reg[8]_0 ;
  output \outp_reg[9]_5 ;
  output \outp_reg[9]_6 ;
  output \outp_reg[0]_21 ;
  output \outp_reg[1]_1 ;
  output \outp_reg[2]_1 ;
  output \outp_reg[3]_1 ;
  output \outp_reg[4]_1 ;
  output \outp_reg[5]_1 ;
  output \outp_reg[6]_1 ;
  output \outp_reg[7]_1 ;
  output \outp_reg[8]_1 ;
  output \outp_reg[9]_7 ;
  output \outp_reg[9]_8 ;
  output \outp_reg[0]_22 ;
  output \outp_reg[1]_2 ;
  output \outp_reg[2]_2 ;
  output \outp_reg[3]_2 ;
  output \outp_reg[4]_2 ;
  output \outp_reg[5]_2 ;
  output \outp_reg[6]_2 ;
  output \outp_reg[7]_2 ;
  output \outp_reg[8]_2 ;
  output \outp_reg[9]_9 ;
  output \outp_reg[9]_10 ;
  input sys_clk;
  input \ticktock_reg[2] ;
  input we_obuf_reg_0;
  input \ticktock_reg[2]_0 ;
  input \Q_reg[0] ;
  input \addr_rd_obuf_reg[7]_0 ;
  input \Q_reg[0]_0 ;
  input \addr_rd_obuf_reg[7]_1 ;
  input \Q_reg[0]_1 ;
  input \addr_rd_obuf_reg[7]_2 ;
  input \Q_reg[3] ;
  input \addr_rd_obuf_reg[7]_3 ;
  input \Q_reg[3]_0 ;
  input \addr_rd_obuf_reg[7]_4 ;
  input \Q_reg[3]_1 ;
  input \addr_rd_obuf_reg[7]_5 ;
  input \Q_reg[6] ;
  input \addr_rd_obuf_reg[7]_6 ;
  input \Q_reg[6]_0 ;
  input \addr_rd_obuf_reg[7]_7 ;
  input \Q_reg[6]_1 ;
  input \addr_rd_obuf_reg[7]_8 ;
  input \Q_reg[9] ;
  input \addr_rd_obuf_reg[7]_9 ;
  input \Q_reg[10] ;
  input \addr_rd_obuf_reg[7]_10 ;
  input \Q_reg[0]_2 ;
  input \Q_reg[0]_3 ;
  input \Q_reg[0]_4 ;
  input \Q_reg[0]_5 ;
  input \Q_reg[0]_6 ;
  input \Q_reg[0]_7 ;
  input \Q_reg[3]_2 ;
  input \Q_reg[3]_3 ;
  input \Q_reg[3]_4 ;
  input \Q_reg[3]_5 ;
  input \Q_reg[3]_6 ;
  input \Q_reg[3]_7 ;
  input \Q_reg[6]_2 ;
  input \Q_reg[6]_3 ;
  input \Q_reg[6]_4 ;
  input \Q_reg[6]_5 ;
  input \Q_reg[6]_6 ;
  input \Q_reg[6]_7 ;
  input \Q_reg[9]_0 ;
  input \Q_reg[9]_1 ;
  input \Q_reg[10]_0 ;
  input \Q_reg[10]_1 ;
  input \Q_reg[0]_8 ;
  input \Q_reg[0]_9 ;
  input \Q_reg[0]_10 ;
  input \Q_reg[0]_11 ;
  input \Q_reg[0]_12 ;
  input \Q_reg[0]_13 ;
  input \Q_reg[3]_8 ;
  input \Q_reg[3]_9 ;
  input \Q_reg[3]_10 ;
  input \Q_reg[3]_11 ;
  input \Q_reg[3]_12 ;
  input \Q_reg[3]_13 ;
  input \Q_reg[6]_8 ;
  input \Q_reg[6]_9 ;
  input \Q_reg[6]_10 ;
  input \Q_reg[6]_11 ;
  input \Q_reg[6]_12 ;
  input \Q_reg[6]_13 ;
  input \Q_reg[9]_2 ;
  input \Q_reg[9]_3 ;
  input \Q_reg[10]_2 ;
  input \Q_reg[10]_3 ;
  input \Q_reg[0]_14 ;
  input \Q_reg[0]_15 ;
  input \Q_reg[0]_16 ;
  input \Q_reg[0]_17 ;
  input \Q_reg[0]_18 ;
  input \Q_reg[0]_19 ;
  input \Q_reg[3]_14 ;
  input \Q_reg[3]_15 ;
  input \Q_reg[3]_16 ;
  input \Q_reg[3]_17 ;
  input \Q_reg[3]_18 ;
  input \Q_reg[3]_19 ;
  input \Q_reg[6]_14 ;
  input \Q_reg[6]_15 ;
  input \Q_reg[6]_16 ;
  input \Q_reg[6]_17 ;
  input \Q_reg[6]_18 ;
  input \Q_reg[6]_19 ;
  input \Q_reg[9]_4 ;
  input \Q_reg[9]_5 ;
  input \Q_reg[10]_4 ;
  input \Q_reg[10]_5 ;
  input en;
  input [0:0]E;
  input [9:0]count;
  input [0:0]\data_num_reg[7]_0 ;
  input \ticktock_reg[0] ;
  input \addr_rd_obuf_reg[7]_11 ;
  input \addr_rd_obuf_reg[7]_12 ;
  input \addr_rd_obuf_reg[7]_13 ;
  input \addr_rd_obuf_reg[7]_14 ;
  input \addr_rd_obuf_reg[7]_15 ;
  input \addr_rd_obuf_reg[7]_16 ;
  input \addr_rd_obuf_reg[7]_17 ;
  input \addr_rd_obuf_reg[7]_18 ;
  input \addr_rd_obuf_reg[7]_19 ;
  input \addr_rd_obuf_reg[7]_20 ;
  input \addr_rd_obuf_reg[7]_21 ;
  input \addr_rd_obuf_reg[7]_22 ;
  input \addr_rd_obuf_reg[7]_23 ;
  input \addr_rd_obuf_reg[7]_24 ;
  input \addr_rd_obuf_reg[7]_25 ;
  input \addr_rd_obuf_reg[7]_26 ;
  input \addr_rd_obuf_reg[7]_27 ;
  input \addr_rd_obuf_reg[7]_28 ;
  input \addr_rd_obuf_reg[7]_29 ;
  input \addr_rd_obuf_reg[7]_30 ;
  input \addr_rd_obuf_reg[7]_31 ;
  input \addr_rd_obuf_reg[7]_32 ;
  input \Q_reg[0]_20 ;
  input \Q_reg[0]_21 ;
  input \Q_reg[0]_22 ;
  input \Q_reg[0]_23 ;
  input \Q_reg[0]_24 ;
  input \Q_reg[0]_25 ;
  input \Q_reg[3]_20 ;
  input \Q_reg[3]_21 ;
  input \Q_reg[3]_22 ;
  input \Q_reg[3]_23 ;
  input \Q_reg[3]_24 ;
  input \Q_reg[3]_25 ;
  input \Q_reg[6]_20 ;
  input \Q_reg[6]_21 ;
  input \Q_reg[6]_22 ;
  input \Q_reg[6]_23 ;
  input \Q_reg[6]_24 ;
  input \Q_reg[6]_25 ;
  input \Q_reg[9]_6 ;
  input \Q_reg[9]_7 ;
  input \Q_reg[10]_6 ;
  input \Q_reg[10]_7 ;
  input \Q_reg[0]_26 ;
  input \Q_reg[0]_27 ;
  input \Q_reg[0]_28 ;
  input \Q_reg[0]_29 ;
  input \Q_reg[0]_30 ;
  input \Q_reg[0]_31 ;
  input \Q_reg[3]_26 ;
  input \Q_reg[3]_27 ;
  input \Q_reg[3]_28 ;
  input \Q_reg[3]_29 ;
  input \Q_reg[3]_30 ;
  input \Q_reg[3]_31 ;
  input \Q_reg[6]_26 ;
  input \Q_reg[6]_27 ;
  input \Q_reg[6]_28 ;
  input \Q_reg[6]_29 ;
  input \Q_reg[6]_30 ;
  input \Q_reg[6]_31 ;
  input \Q_reg[9]_8 ;
  input \Q_reg[9]_9 ;
  input \Q_reg[10]_8 ;
  input \Q_reg[10]_9 ;
  input \Q_reg[0]_32 ;
  input \Q_reg[0]_33 ;
  input \Q_reg[0]_34 ;
  input \Q_reg[0]_35 ;
  input \Q_reg[0]_36 ;
  input \Q_reg[0]_37 ;
  input \Q_reg[3]_32 ;
  input \Q_reg[3]_33 ;
  input \Q_reg[3]_34 ;
  input \Q_reg[3]_35 ;
  input \Q_reg[3]_36 ;
  input \Q_reg[3]_37 ;
  input \Q_reg[6]_32 ;
  input \Q_reg[6]_33 ;
  input \Q_reg[6]_34 ;
  input \Q_reg[6]_35 ;
  input \Q_reg[6]_36 ;
  input \Q_reg[6]_37 ;
  input \Q_reg[9]_10 ;
  input \Q_reg[9]_11 ;
  input \Q_reg[10]_10 ;
  input \Q_reg[10]_11 ;

  wire [5:0]ADDRD;
  wire [0:0]E;
  wire [6:0]Q;
  wire \Q_reg[0] ;
  wire \Q_reg[0]_0 ;
  wire \Q_reg[0]_1 ;
  wire \Q_reg[0]_10 ;
  wire \Q_reg[0]_11 ;
  wire \Q_reg[0]_12 ;
  wire \Q_reg[0]_13 ;
  wire \Q_reg[0]_14 ;
  wire \Q_reg[0]_15 ;
  wire \Q_reg[0]_16 ;
  wire \Q_reg[0]_17 ;
  wire \Q_reg[0]_18 ;
  wire \Q_reg[0]_19 ;
  wire \Q_reg[0]_2 ;
  wire \Q_reg[0]_20 ;
  wire \Q_reg[0]_21 ;
  wire \Q_reg[0]_22 ;
  wire \Q_reg[0]_23 ;
  wire \Q_reg[0]_24 ;
  wire \Q_reg[0]_25 ;
  wire \Q_reg[0]_26 ;
  wire \Q_reg[0]_27 ;
  wire \Q_reg[0]_28 ;
  wire \Q_reg[0]_29 ;
  wire \Q_reg[0]_3 ;
  wire \Q_reg[0]_30 ;
  wire \Q_reg[0]_31 ;
  wire \Q_reg[0]_32 ;
  wire \Q_reg[0]_33 ;
  wire \Q_reg[0]_34 ;
  wire \Q_reg[0]_35 ;
  wire \Q_reg[0]_36 ;
  wire \Q_reg[0]_37 ;
  wire \Q_reg[0]_4 ;
  wire \Q_reg[0]_5 ;
  wire \Q_reg[0]_6 ;
  wire \Q_reg[0]_7 ;
  wire \Q_reg[0]_8 ;
  wire \Q_reg[0]_9 ;
  wire \Q_reg[10] ;
  wire \Q_reg[10]_0 ;
  wire \Q_reg[10]_1 ;
  wire \Q_reg[10]_10 ;
  wire \Q_reg[10]_11 ;
  wire \Q_reg[10]_2 ;
  wire \Q_reg[10]_3 ;
  wire \Q_reg[10]_4 ;
  wire \Q_reg[10]_5 ;
  wire \Q_reg[10]_6 ;
  wire \Q_reg[10]_7 ;
  wire \Q_reg[10]_8 ;
  wire \Q_reg[10]_9 ;
  wire \Q_reg[3] ;
  wire \Q_reg[3]_0 ;
  wire \Q_reg[3]_1 ;
  wire \Q_reg[3]_10 ;
  wire \Q_reg[3]_11 ;
  wire \Q_reg[3]_12 ;
  wire \Q_reg[3]_13 ;
  wire \Q_reg[3]_14 ;
  wire \Q_reg[3]_15 ;
  wire \Q_reg[3]_16 ;
  wire \Q_reg[3]_17 ;
  wire \Q_reg[3]_18 ;
  wire \Q_reg[3]_19 ;
  wire \Q_reg[3]_2 ;
  wire \Q_reg[3]_20 ;
  wire \Q_reg[3]_21 ;
  wire \Q_reg[3]_22 ;
  wire \Q_reg[3]_23 ;
  wire \Q_reg[3]_24 ;
  wire \Q_reg[3]_25 ;
  wire \Q_reg[3]_26 ;
  wire \Q_reg[3]_27 ;
  wire \Q_reg[3]_28 ;
  wire \Q_reg[3]_29 ;
  wire \Q_reg[3]_3 ;
  wire \Q_reg[3]_30 ;
  wire \Q_reg[3]_31 ;
  wire \Q_reg[3]_32 ;
  wire \Q_reg[3]_33 ;
  wire \Q_reg[3]_34 ;
  wire \Q_reg[3]_35 ;
  wire \Q_reg[3]_36 ;
  wire \Q_reg[3]_37 ;
  wire \Q_reg[3]_4 ;
  wire \Q_reg[3]_5 ;
  wire \Q_reg[3]_6 ;
  wire \Q_reg[3]_7 ;
  wire \Q_reg[3]_8 ;
  wire \Q_reg[3]_9 ;
  wire \Q_reg[6] ;
  wire \Q_reg[6]_0 ;
  wire \Q_reg[6]_1 ;
  wire \Q_reg[6]_10 ;
  wire \Q_reg[6]_11 ;
  wire \Q_reg[6]_12 ;
  wire \Q_reg[6]_13 ;
  wire \Q_reg[6]_14 ;
  wire \Q_reg[6]_15 ;
  wire \Q_reg[6]_16 ;
  wire \Q_reg[6]_17 ;
  wire \Q_reg[6]_18 ;
  wire \Q_reg[6]_19 ;
  wire \Q_reg[6]_2 ;
  wire \Q_reg[6]_20 ;
  wire \Q_reg[6]_21 ;
  wire \Q_reg[6]_22 ;
  wire \Q_reg[6]_23 ;
  wire \Q_reg[6]_24 ;
  wire \Q_reg[6]_25 ;
  wire \Q_reg[6]_26 ;
  wire \Q_reg[6]_27 ;
  wire \Q_reg[6]_28 ;
  wire \Q_reg[6]_29 ;
  wire \Q_reg[6]_3 ;
  wire \Q_reg[6]_30 ;
  wire \Q_reg[6]_31 ;
  wire \Q_reg[6]_32 ;
  wire \Q_reg[6]_33 ;
  wire \Q_reg[6]_34 ;
  wire \Q_reg[6]_35 ;
  wire \Q_reg[6]_36 ;
  wire \Q_reg[6]_37 ;
  wire \Q_reg[6]_4 ;
  wire \Q_reg[6]_5 ;
  wire \Q_reg[6]_6 ;
  wire \Q_reg[6]_7 ;
  wire \Q_reg[6]_8 ;
  wire \Q_reg[6]_9 ;
  wire \Q_reg[9] ;
  wire \Q_reg[9]_0 ;
  wire \Q_reg[9]_1 ;
  wire \Q_reg[9]_10 ;
  wire \Q_reg[9]_11 ;
  wire \Q_reg[9]_2 ;
  wire \Q_reg[9]_3 ;
  wire \Q_reg[9]_4 ;
  wire \Q_reg[9]_5 ;
  wire \Q_reg[9]_6 ;
  wire \Q_reg[9]_7 ;
  wire \Q_reg[9]_8 ;
  wire \Q_reg[9]_9 ;
  wire \addr_obuf[0]_rep_i_1__0_n_0 ;
  wire \addr_obuf[0]_rep_i_1_n_0 ;
  wire \addr_obuf[1]_rep_i_1__0_n_0 ;
  wire \addr_obuf[1]_rep_i_1_n_0 ;
  wire \addr_obuf[2]_rep_i_1__0_n_0 ;
  wire \addr_obuf[2]_rep_i_1__1_n_0 ;
  wire \addr_obuf[2]_rep_i_1_n_0 ;
  wire \addr_obuf[3]_rep_i_1__0_n_0 ;
  wire \addr_obuf[3]_rep_i_1__1_n_0 ;
  wire \addr_obuf[3]_rep_i_1_n_0 ;
  wire \addr_obuf[4]_rep_i_1__0_n_0 ;
  wire \addr_obuf[4]_rep_i_1__1_n_0 ;
  wire \addr_obuf[4]_rep_i_1_n_0 ;
  wire \addr_obuf[5]_rep_i_1__0_n_0 ;
  wire \addr_obuf[5]_rep_i_1__1_n_0 ;
  wire \addr_obuf[5]_rep_i_1_n_0 ;
  wire \addr_obuf[9]_i_8_n_0 ;
  wire [9:0]\addr_obuf_reg[0]_0 ;
  wire [0:0]\addr_obuf_reg[2]_rep__1_0 ;
  wire \addr_obuf_reg[4]_rep_0 ;
  wire \addr_obuf_reg[4]_rep_1 ;
  wire \addr_obuf_reg[4]_rep__0_0 ;
  wire [4:0]\addr_obuf_reg[5]_0 ;
  wire \addr_obuf_reg[5]_1 ;
  wire \addr_obuf_reg[5]_rep_0 ;
  wire \addr_obuf_reg[5]_rep__1_0 ;
  wire [9:1]addr_rd;
  wire addr_rd_obuf;
  wire \addr_rd_obuf[3]_i_2_n_0 ;
  wire \addr_rd_obuf[3]_i_3_n_0 ;
  wire \addr_rd_obuf[3]_i_4_n_0 ;
  wire \addr_rd_obuf[7]_i_2_n_0 ;
  wire [9:0]addr_rd_obuf__0;
  wire \addr_rd_obuf_reg[3]_i_1_n_0 ;
  wire \addr_rd_obuf_reg[3]_i_1_n_1 ;
  wire \addr_rd_obuf_reg[3]_i_1_n_2 ;
  wire \addr_rd_obuf_reg[3]_i_1_n_3 ;
  wire \addr_rd_obuf_reg[7]_0 ;
  wire \addr_rd_obuf_reg[7]_1 ;
  wire \addr_rd_obuf_reg[7]_10 ;
  wire \addr_rd_obuf_reg[7]_11 ;
  wire \addr_rd_obuf_reg[7]_12 ;
  wire \addr_rd_obuf_reg[7]_13 ;
  wire \addr_rd_obuf_reg[7]_14 ;
  wire \addr_rd_obuf_reg[7]_15 ;
  wire \addr_rd_obuf_reg[7]_16 ;
  wire \addr_rd_obuf_reg[7]_17 ;
  wire \addr_rd_obuf_reg[7]_18 ;
  wire \addr_rd_obuf_reg[7]_19 ;
  wire \addr_rd_obuf_reg[7]_2 ;
  wire \addr_rd_obuf_reg[7]_20 ;
  wire \addr_rd_obuf_reg[7]_21 ;
  wire \addr_rd_obuf_reg[7]_22 ;
  wire \addr_rd_obuf_reg[7]_23 ;
  wire \addr_rd_obuf_reg[7]_24 ;
  wire \addr_rd_obuf_reg[7]_25 ;
  wire \addr_rd_obuf_reg[7]_26 ;
  wire \addr_rd_obuf_reg[7]_27 ;
  wire \addr_rd_obuf_reg[7]_28 ;
  wire \addr_rd_obuf_reg[7]_29 ;
  wire \addr_rd_obuf_reg[7]_3 ;
  wire \addr_rd_obuf_reg[7]_30 ;
  wire \addr_rd_obuf_reg[7]_31 ;
  wire \addr_rd_obuf_reg[7]_32 ;
  wire \addr_rd_obuf_reg[7]_4 ;
  wire \addr_rd_obuf_reg[7]_5 ;
  wire \addr_rd_obuf_reg[7]_6 ;
  wire \addr_rd_obuf_reg[7]_7 ;
  wire \addr_rd_obuf_reg[7]_8 ;
  wire \addr_rd_obuf_reg[7]_9 ;
  wire \addr_rd_obuf_reg[7]_i_1_n_0 ;
  wire \addr_rd_obuf_reg[7]_i_1_n_1 ;
  wire \addr_rd_obuf_reg[7]_i_1_n_2 ;
  wire \addr_rd_obuf_reg[7]_i_1_n_3 ;
  wire \addr_rd_obuf_reg[9]_i_1_n_3 ;
  wire \addri[0]_i_1_n_0 ;
  wire \addri[1]_i_1_n_0 ;
  wire \addri[2]_i_1_n_0 ;
  wire \addri[3]_i_1_n_0 ;
  wire \addri[4]_i_1_n_0 ;
  wire \addri[4]_i_2_n_0 ;
  wire \addri[4]_i_3_n_0 ;
  wire \addri[5]_i_1_n_0 ;
  wire \addri[5]_i_2_n_0 ;
  wire \addri[6]_i_1_n_0 ;
  wire \addri[6]_i_2_n_0 ;
  wire \addri[7]_i_1_n_0 ;
  wire \addri[7]_i_2_n_0 ;
  wire \addri[8]_i_1_n_0 ;
  wire \addri[8]_i_2_n_0 ;
  wire \addri[9]_i_1_n_0 ;
  wire \addri[9]_i_2_n_0 ;
  wire \addri[9]_i_3_n_0 ;
  wire \addri[9]_i_4_n_0 ;
  wire \addri[9]_i_5_n_0 ;
  wire \addri[9]_i_6_n_0 ;
  wire \addri[9]_i_7_n_0 ;
  wire \addri_rd[1]_i_2_n_0 ;
  wire \addri_rd[1]_i_3_n_0 ;
  wire \addri_rd[5]_i_2_n_0 ;
  wire \addri_rd[9]_i_1_n_0 ;
  wire \addri_rd[9]_i_2_n_0 ;
  wire \addri_rd[9]_i_4_n_0 ;
  wire \addri_rd[9]_i_5_n_0 ;
  wire \addri_rd[9]_i_6_n_0 ;
  wire \addri_rd[9]_i_7_n_0 ;
  wire \addri_rd[9]_i_8_n_0 ;
  wire \addri_rd[9]_i_9_n_0 ;
  wire [9:0]\addri_rd_reg[9]_0 ;
  wire [9:0]\addri_reg[9]_0 ;
  wire [9:2]addro;
  wire [9:0]count;
  wire [9:0]counta;
  wire \counta[3]_i_2_n_0 ;
  wire \counta[9]_i_10_n_0 ;
  wire \counta[9]_i_1_n_0 ;
  wire \counta[9]_i_5_n_0 ;
  wire \counta[9]_i_6_n_0 ;
  wire \counta[9]_i_7_n_0 ;
  wire \counta[9]_i_8_n_0 ;
  wire \counta[9]_i_9_n_0 ;
  wire \counta_reg_n_0_[0] ;
  wire \counta_reg_n_0_[1] ;
  wire \counta_reg_n_0_[2] ;
  wire \counta_reg_n_0_[3] ;
  wire \counta_reg_n_0_[4] ;
  wire \counta_reg_n_0_[5] ;
  wire \counta_reg_n_0_[6] ;
  wire \counta_reg_n_0_[7] ;
  wire \counta_reg_n_0_[8] ;
  wire \counta_reg_n_0_[9] ;
  wire \data_num[4]_i_2_n_0 ;
  wire \data_num[5]_i_2_n_0 ;
  wire \data_num[9]_i_3_n_0 ;
  wire \data_num_reg[1]_0 ;
  wire [0:0]\data_num_reg[7]_0 ;
  wire [9:0]data_num_reg__0;
  wire en;
  wire en_act;
  wire en_act11_out;
  wire en_act_i_1_n_0;
  wire en_act_i_3_n_0;
  wire en_act_i_4_n_0;
  wire en_act_i_5_n_0;
  wire en_act_i_6_n_0;
  wire en_din;
  wire en_din_i_1_n_0;
  wire en_din_reg_0;
  wire load_w;
  wire [9:8]\obuf1/p_0_in ;
  wire [9:8]\obuf1/p_1_in ;
  wire [9:8]\obuf1/p_2_in ;
  wire \outp[0]_i_4__0_n_0 ;
  wire \outp[0]_i_4__1_n_0 ;
  wire \outp[0]_i_4__2_n_0 ;
  wire \outp[0]_i_4_n_0 ;
  wire \outp[1]_i_4__0_n_0 ;
  wire \outp[1]_i_4__1_n_0 ;
  wire \outp[1]_i_4__2_n_0 ;
  wire \outp[1]_i_4_n_0 ;
  wire \outp[2]_i_4__0_n_0 ;
  wire \outp[2]_i_4__1_n_0 ;
  wire \outp[2]_i_4__2_n_0 ;
  wire \outp[2]_i_4_n_0 ;
  wire \outp[3]_i_4__0_n_0 ;
  wire \outp[3]_i_4__1_n_0 ;
  wire \outp[3]_i_4__2_n_0 ;
  wire \outp[3]_i_4_n_0 ;
  wire \outp[4]_i_4__0_n_0 ;
  wire \outp[4]_i_4__1_n_0 ;
  wire \outp[4]_i_4__2_n_0 ;
  wire \outp[4]_i_4_n_0 ;
  wire \outp[5]_i_4__0_n_0 ;
  wire \outp[5]_i_4__1_n_0 ;
  wire \outp[5]_i_4__2_n_0 ;
  wire \outp[5]_i_4_n_0 ;
  wire \outp[6]_i_4__0_n_0 ;
  wire \outp[6]_i_4__1_n_0 ;
  wire \outp[6]_i_4__2_n_0 ;
  wire \outp[6]_i_4_n_0 ;
  wire \outp[7]_i_4__0_n_0 ;
  wire \outp[7]_i_4__1_n_0 ;
  wire \outp[7]_i_4__2_n_0 ;
  wire \outp[7]_i_4_n_0 ;
  wire \outp[8]_i_4__0_n_0 ;
  wire \outp[8]_i_4__1_n_0 ;
  wire \outp[8]_i_4__2_n_0 ;
  wire \outp[8]_i_4_n_0 ;
  wire \outp[9]_i_10__0_n_0 ;
  wire \outp[9]_i_10__1_n_0 ;
  wire \outp[9]_i_10__2_n_0 ;
  wire \outp[9]_i_13__0_n_0 ;
  wire \outp[9]_i_13__1_n_0 ;
  wire \outp[9]_i_13_n_0 ;
  wire \outp[9]_i_16_n_0 ;
  wire \outp[9]_i_5_n_0 ;
  wire \outp[9]_i_7__0_n_0 ;
  wire \outp[9]_i_7__1_n_0 ;
  wire \outp[9]_i_7__2_n_0 ;
  wire \outp[9]_i_8_n_0 ;
  wire \outp_reg[0] ;
  wire \outp_reg[0]_0 ;
  wire \outp_reg[0]_1 ;
  wire \outp_reg[0]_10 ;
  wire \outp_reg[0]_11 ;
  wire [7:0]\outp_reg[0]_12 ;
  wire [5:0]\outp_reg[0]_13 ;
  wire [5:0]\outp_reg[0]_14 ;
  wire \outp_reg[0]_15 ;
  wire \outp_reg[0]_16 ;
  wire \outp_reg[0]_17 ;
  wire \outp_reg[0]_18 ;
  wire \outp_reg[0]_19 ;
  wire \outp_reg[0]_2 ;
  wire \outp_reg[0]_20 ;
  wire \outp_reg[0]_21 ;
  wire \outp_reg[0]_22 ;
  wire \outp_reg[0]_3 ;
  wire \outp_reg[0]_4 ;
  wire \outp_reg[0]_5 ;
  wire \outp_reg[0]_6 ;
  wire \outp_reg[0]_7 ;
  wire \outp_reg[0]_8 ;
  wire \outp_reg[0]_9 ;
  wire \outp_reg[1] ;
  wire \outp_reg[1]_0 ;
  wire \outp_reg[1]_1 ;
  wire \outp_reg[1]_2 ;
  wire \outp_reg[2] ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[2]_1 ;
  wire \outp_reg[2]_2 ;
  wire \outp_reg[3] ;
  wire \outp_reg[3]_0 ;
  wire \outp_reg[3]_1 ;
  wire \outp_reg[3]_2 ;
  wire \outp_reg[4] ;
  wire \outp_reg[4]_0 ;
  wire \outp_reg[4]_1 ;
  wire \outp_reg[4]_2 ;
  wire \outp_reg[5] ;
  wire \outp_reg[5]_0 ;
  wire \outp_reg[5]_1 ;
  wire \outp_reg[5]_2 ;
  wire \outp_reg[6] ;
  wire \outp_reg[6]_0 ;
  wire \outp_reg[6]_1 ;
  wire \outp_reg[6]_2 ;
  wire \outp_reg[7] ;
  wire \outp_reg[7]_0 ;
  wire \outp_reg[7]_1 ;
  wire \outp_reg[7]_2 ;
  wire \outp_reg[8] ;
  wire \outp_reg[8]_0 ;
  wire \outp_reg[8]_1 ;
  wire \outp_reg[8]_2 ;
  wire [1:0]\outp_reg[9] ;
  wire \outp_reg[9]_0 ;
  wire \outp_reg[9]_1 ;
  wire \outp_reg[9]_10 ;
  wire \outp_reg[9]_2 ;
  wire \outp_reg[9]_3 ;
  wire \outp_reg[9]_4 ;
  wire \outp_reg[9]_5 ;
  wire \outp_reg[9]_6 ;
  wire \outp_reg[9]_7 ;
  wire \outp_reg[9]_8 ;
  wire \outp_reg[9]_9 ;
  wire [9:0]p_0_in;
  wire [9:0]p_0_in__0;
  wire [9:0]p_1_in;
  wire sys_clk;
  wire \ticktock_reg[0] ;
  wire \ticktock_reg[2] ;
  wire \ticktock_reg[2]_0 ;
  wire we;
  wire we_ibuf5_out;
  wire we_ibuf_i_1_n_0;
  wire we_obuf;
  wire we_obuf_reg_0;
  wire [3:1]\NLW_addr_rd_obuf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_rd_obuf_reg[9]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \addr_obuf[0]_i_1 
       (.I0(\addr_obuf_reg[5]_0 [0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_obuf[0]_rep_i_1 
       (.I0(\addr_obuf_reg[5]_0 [0]),
        .O(\addr_obuf[0]_rep_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_obuf[0]_rep_i_1__0 
       (.I0(\addr_obuf_reg[5]_0 [0]),
        .O(\addr_obuf[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_obuf[1]_i_1 
       (.I0(\addr_obuf_reg[5]_0 [0]),
        .I1(\addr_obuf_reg[5]_0 [1]),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_obuf[1]_rep_i_1 
       (.I0(\addr_obuf_reg[5]_0 [0]),
        .I1(\addr_obuf_reg[5]_0 [1]),
        .O(\addr_obuf[1]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_obuf[1]_rep_i_1__0 
       (.I0(\addr_obuf_reg[4]_rep_1 ),
        .I1(\addr_obuf_reg[5]_0 [1]),
        .O(\addr_obuf[1]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_obuf[2]_i_1 
       (.I0(\addr_obuf_reg[5]_0 [1]),
        .I1(\addr_obuf_reg[5]_0 [0]),
        .I2(addro[2]),
        .O(p_0_in__0[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_obuf[2]_rep_i_1 
       (.I0(ADDRD[1]),
        .I1(ADDRD[0]),
        .I2(addro[2]),
        .O(\addr_obuf[2]_rep_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_obuf[2]_rep_i_1__0 
       (.I0(\addr_obuf_reg[5]_0 [1]),
        .I1(\addr_obuf_reg[5]_0 [0]),
        .I2(addro[2]),
        .O(\addr_obuf[2]_rep_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_obuf[2]_rep_i_1__1 
       (.I0(\addr_obuf_reg[2]_rep__1_0 ),
        .I1(\addr_obuf_reg[4]_rep_1 ),
        .I2(addro[2]),
        .O(\addr_obuf[2]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_obuf[3]_i_1 
       (.I0(addro[2]),
        .I1(ADDRD[0]),
        .I2(\addr_obuf_reg[5]_0 [1]),
        .I3(\addr_obuf_reg[5]_0 [2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_obuf[3]_rep_i_1 
       (.I0(\addr_obuf_reg[4]_rep_0 ),
        .I1(\addr_obuf_reg[4]_rep_1 ),
        .I2(\addr_obuf_reg[2]_rep__1_0 ),
        .I3(\addr_obuf_reg[5]_0 [2]),
        .O(\addr_obuf[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_obuf[3]_rep_i_1__0 
       (.I0(ADDRD[2]),
        .I1(ADDRD[0]),
        .I2(ADDRD[1]),
        .I3(\addr_obuf_reg[5]_0 [2]),
        .O(\addr_obuf[3]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \addr_obuf[3]_rep_i_1__1 
       (.I0(\outp_reg[9] [0]),
        .I1(\addr_obuf_reg[5]_0 [0]),
        .I2(\addr_obuf_reg[5]_0 [1]),
        .I3(\addr_obuf_reg[5]_0 [2]),
        .O(\addr_obuf[3]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_obuf[4]_i_1 
       (.I0(\addr_obuf_reg[5]_rep__1_0 ),
        .I1(\addr_obuf_reg[5]_0 [1]),
        .I2(\addr_obuf_reg[5]_0 [0]),
        .I3(\outp_reg[9] [0]),
        .I4(\addr_obuf_reg[5]_0 [3]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_obuf[4]_rep_i_1 
       (.I0(ADDRD[3]),
        .I1(\addr_obuf_reg[2]_rep__1_0 ),
        .I2(\addr_obuf_reg[4]_rep_1 ),
        .I3(\addr_obuf_reg[4]_rep_0 ),
        .I4(\addr_obuf_reg[5]_0 [3]),
        .O(\addr_obuf[4]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_obuf[4]_rep_i_1__0 
       (.I0(\addr_obuf_reg[4]_rep__0_0 ),
        .I1(\addr_obuf_reg[2]_rep__1_0 ),
        .I2(\addr_obuf_reg[4]_rep_1 ),
        .I3(\addr_obuf_reg[4]_rep_0 ),
        .I4(\addr_obuf_reg[5]_0 [3]),
        .O(\addr_obuf[4]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addr_obuf[4]_rep_i_1__1 
       (.I0(\addr_obuf_reg[5]_0 [2]),
        .I1(ADDRD[1]),
        .I2(ADDRD[0]),
        .I3(addro[2]),
        .I4(\addr_obuf_reg[5]_0 [3]),
        .O(\addr_obuf[4]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_obuf[5]_i_1 
       (.I0(\addr_obuf_reg[5]_1 ),
        .I1(addro[2]),
        .I2(ADDRD[0]),
        .I3(ADDRD[1]),
        .I4(\addr_obuf_reg[5]_0 [2]),
        .I5(\addr_obuf_reg[5]_0 [4]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_obuf[5]_rep_i_1 
       (.I0(\addr_obuf_reg[5]_rep_0 ),
        .I1(\addr_obuf_reg[4]_rep_0 ),
        .I2(\addr_obuf_reg[4]_rep_1 ),
        .I3(\addr_obuf_reg[2]_rep__1_0 ),
        .I4(\addr_obuf_reg[4]_rep__0_0 ),
        .I5(\addr_obuf_reg[5]_0 [4]),
        .O(\addr_obuf[5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_obuf[5]_rep_i_1__0 
       (.I0(ADDRD[4]),
        .I1(ADDRD[2]),
        .I2(ADDRD[0]),
        .I3(ADDRD[1]),
        .I4(ADDRD[3]),
        .I5(\addr_obuf_reg[5]_0 [4]),
        .O(\addr_obuf[5]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addr_obuf[5]_rep_i_1__1 
       (.I0(\addr_obuf_reg[5]_0 [3]),
        .I1(\outp_reg[9] [0]),
        .I2(\addr_obuf_reg[5]_0 [0]),
        .I3(\addr_obuf_reg[5]_0 [1]),
        .I4(\addr_obuf_reg[5]_rep__1_0 ),
        .I5(\addr_obuf_reg[5]_0 [4]),
        .O(\addr_obuf[5]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[6]_i_1 
       (.I0(\addr_obuf[9]_i_8_n_0 ),
        .I1(addro[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \addr_obuf[7]_i_1 
       (.I0(addro[6]),
        .I1(\addr_obuf[9]_i_8_n_0 ),
        .I2(addro[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \addr_obuf[8]_i_1 
       (.I0(addro[7]),
        .I1(\addr_obuf[9]_i_8_n_0 ),
        .I2(addro[6]),
        .I3(addro[8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \addr_obuf[9]_i_2 
       (.I0(addro[8]),
        .I1(addro[6]),
        .I2(\addr_obuf[9]_i_8_n_0 ),
        .I3(addro[7]),
        .I4(addro[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \addr_obuf[9]_i_8 
       (.I0(\addr_obuf_reg[5]_1 ),
        .I1(\outp_reg[9] [0]),
        .I2(\addr_obuf_reg[5]_0 [0]),
        .I3(\addr_obuf_reg[5]_0 [1]),
        .I4(\addr_obuf_reg[5]_0 [2]),
        .I5(\addr_obuf_reg[5]_0 [4]),
        .O(\addr_obuf[9]_i_8_n_0 ));
  (* ORIG_CELL_NAME = "addr_obuf_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[0] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[0]),
        .Q(\addr_obuf_reg[5]_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[0]_rep 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[0]_rep_i_1_n_0 ),
        .Q(\addr_obuf_reg[4]_rep_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[0]_rep__0 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[0]_rep_i_1__0_n_0 ),
        .Q(ADDRD[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[1] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[1]),
        .Q(\addr_obuf_reg[5]_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[1]_rep 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[1]_rep_i_1_n_0 ),
        .Q(\addr_obuf_reg[2]_rep__1_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[1]_rep__0 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[1]_rep_i_1__0_n_0 ),
        .Q(ADDRD[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[2] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[2]),
        .Q(addro[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[2]_rep 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[2]_rep_i_1_n_0 ),
        .Q(\outp_reg[9] [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[2]_rep__0 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[2]_rep_i_1__0_n_0 ),
        .Q(ADDRD[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[2]_rep__1 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[2]_rep_i_1__1_n_0 ),
        .Q(\addr_obuf_reg[4]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[3] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[3]),
        .Q(\addr_obuf_reg[5]_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[3]_rep 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[3]_rep_i_1_n_0 ),
        .Q(\addr_obuf_reg[4]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[3]_rep__0 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[3]_rep_i_1__0_n_0 ),
        .Q(ADDRD[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[3]_rep__1 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[3]_rep_i_1__1_n_0 ),
        .Q(\addr_obuf_reg[5]_rep__1_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[4] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[4]),
        .Q(\addr_obuf_reg[5]_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[4]_rep 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[4]_rep_i_1_n_0 ),
        .Q(ADDRD[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[4]_rep__0 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[4]_rep_i_1__0_n_0 ),
        .Q(\addr_obuf_reg[5]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[4]_rep__1 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[4]_rep_i_1__1_n_0 ),
        .Q(\addr_obuf_reg[5]_1 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[5] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[5]),
        .Q(\addr_obuf_reg[5]_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[5]_rep 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[5]_rep_i_1_n_0 ),
        .Q(\outp_reg[9]_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[5]_rep__0 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[5]_rep_i_1__0_n_0 ),
        .Q(ADDRD[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addr_obuf_reg[5]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[5]_rep__1 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(\addr_obuf[5]_rep_i_1__1_n_0 ),
        .Q(\outp_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[6] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[6]),
        .Q(addro[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[7] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[7]),
        .Q(addro[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[8] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[8]),
        .Q(addro[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_obuf_reg[9] 
       (.C(sys_clk),
        .CE(\ticktock_reg[0] ),
        .D(p_0_in__0[9]),
        .Q(addro[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA9AAAAAAA)) 
    \addr_rd_obuf[3]_i_2 
       (.I0(Q[2]),
        .I1(\counta[3]_i_2_n_0 ),
        .I2(\counta_reg_n_0_[1] ),
        .I3(\counta_reg_n_0_[2] ),
        .I4(\counta_reg_n_0_[3] ),
        .I5(\counta_reg_n_0_[0] ),
        .O(\addr_rd_obuf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA9AAAAAAA)) 
    \addr_rd_obuf[3]_i_3 
       (.I0(Q[1]),
        .I1(\counta[3]_i_2_n_0 ),
        .I2(\counta_reg_n_0_[1] ),
        .I3(\counta_reg_n_0_[2] ),
        .I4(\counta_reg_n_0_[3] ),
        .I5(\counta_reg_n_0_[0] ),
        .O(\addr_rd_obuf[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_rd_obuf[3]_i_4 
       (.I0(addr_rd[1]),
        .O(\addr_rd_obuf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA9AAAAAAA)) 
    \addr_rd_obuf[7]_i_2 
       (.I0(Q[3]),
        .I1(\counta[3]_i_2_n_0 ),
        .I2(\counta_reg_n_0_[1] ),
        .I3(\counta_reg_n_0_[2] ),
        .I4(\counta_reg_n_0_[3] ),
        .I5(\counta_reg_n_0_[0] ),
        .O(\addr_rd_obuf[7]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "addr_rd_obuf_reg[0]" *) 
  FDRE \addr_rd_obuf_reg[0] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[0]),
        .Q(Q[0]),
        .R(\counta[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "addr_rd_obuf_reg[0]" *) 
  FDRE \addr_rd_obuf_reg[0]_rep 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[0]),
        .Q(\outp_reg[9]_1 ),
        .R(\counta[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "addr_rd_obuf_reg[1]" *) 
  FDRE \addr_rd_obuf_reg[1] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[1]),
        .Q(addr_rd[1]),
        .R(\counta[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "addr_rd_obuf_reg[1]" *) 
  FDRE \addr_rd_obuf_reg[1]_rep 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[1]),
        .Q(\outp_reg[9]_0 ),
        .R(\counta[9]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "addr_rd_obuf_reg[1]" *) 
  FDRE \addr_rd_obuf_reg[1]_rep__0 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[1]),
        .Q(\outp_reg[0]_16 ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE \addr_rd_obuf_reg[2] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[2]),
        .Q(Q[1]),
        .R(\counta[9]_i_1_n_0 ));
  FDRE \addr_rd_obuf_reg[3] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[3]),
        .Q(Q[2]),
        .R(\counta[9]_i_1_n_0 ));
  CARRY4 \addr_rd_obuf_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\addr_rd_obuf_reg[3]_i_1_n_0 ,\addr_rd_obuf_reg[3]_i_1_n_1 ,\addr_rd_obuf_reg[3]_i_1_n_2 ,\addr_rd_obuf_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[2:1],addr_rd[1],1'b0}),
        .O(addr_rd_obuf__0[3:0]),
        .S({\addr_rd_obuf[3]_i_2_n_0 ,\addr_rd_obuf[3]_i_3_n_0 ,\addr_rd_obuf[3]_i_4_n_0 ,Q[0]}));
  FDRE \addr_rd_obuf_reg[4] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[4]),
        .Q(Q[3]),
        .R(\counta[9]_i_1_n_0 ));
  FDRE \addr_rd_obuf_reg[5] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[5]),
        .Q(Q[4]),
        .R(\counta[9]_i_1_n_0 ));
  FDRE \addr_rd_obuf_reg[6] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[6]),
        .Q(Q[5]),
        .R(\counta[9]_i_1_n_0 ));
  FDRE \addr_rd_obuf_reg[7] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[7]),
        .Q(Q[6]),
        .R(\counta[9]_i_1_n_0 ));
  CARRY4 \addr_rd_obuf_reg[7]_i_1 
       (.CI(\addr_rd_obuf_reg[3]_i_1_n_0 ),
        .CO({\addr_rd_obuf_reg[7]_i_1_n_0 ,\addr_rd_obuf_reg[7]_i_1_n_1 ,\addr_rd_obuf_reg[7]_i_1_n_2 ,\addr_rd_obuf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[3]}),
        .O(addr_rd_obuf__0[7:4]),
        .S({Q[6:4],\addr_rd_obuf[7]_i_2_n_0 }));
  FDRE \addr_rd_obuf_reg[8] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[8]),
        .Q(addr_rd[8]),
        .R(\counta[9]_i_1_n_0 ));
  FDRE \addr_rd_obuf_reg[9] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(addr_rd_obuf__0[9]),
        .Q(addr_rd[9]),
        .R(\counta[9]_i_1_n_0 ));
  CARRY4 \addr_rd_obuf_reg[9]_i_1 
       (.CI(\addr_rd_obuf_reg[7]_i_1_n_0 ),
        .CO({\NLW_addr_rd_obuf_reg[9]_i_1_CO_UNCONNECTED [3:1],\addr_rd_obuf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_rd_obuf_reg[9]_i_1_O_UNCONNECTED [3:2],addr_rd_obuf__0[9:8]}),
        .S({1'b0,1'b0,addr_rd[9:8]}));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h37773333)) 
    \addri[0]_i_1 
       (.I0(\addri[9]_i_4_n_0 ),
        .I1(\addri_reg[9]_0 [0]),
        .I2(Q[0]),
        .I3(addr_rd[1]),
        .I4(Q[1]),
        .O(\addri[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF0000D5D500)) 
    \addri[1]_i_1 
       (.I0(Q[1]),
        .I1(addr_rd[1]),
        .I2(Q[0]),
        .I3(\addri_reg[9]_0 [0]),
        .I4(\addri_reg[9]_0 [1]),
        .I5(\addri[9]_i_4_n_0 ),
        .O(\addri[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3CCC2888)) 
    \addri[2]_i_1 
       (.I0(\addri[9]_i_5_n_0 ),
        .I1(\addri_reg[9]_0 [2]),
        .I2(\addri_reg[9]_0 [1]),
        .I3(\addri_reg[9]_0 [0]),
        .I4(\addri[9]_i_4_n_0 ),
        .O(\addri[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCCCC28888888)) 
    \addri[3]_i_1 
       (.I0(\addri[9]_i_5_n_0 ),
        .I1(\addri_reg[9]_0 [3]),
        .I2(\addri_reg[9]_0 [0]),
        .I3(\addri_reg[9]_0 [1]),
        .I4(\addri_reg[9]_0 [2]),
        .I5(\addri[9]_i_4_n_0 ),
        .O(\addri[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5A5A5A5C00CC0C0)) 
    \addri[4]_i_1 
       (.I0(\addri[4]_i_2_n_0 ),
        .I1(\addri[9]_i_5_n_0 ),
        .I2(\addri_reg[9]_0 [4]),
        .I3(\addri[4]_i_3_n_0 ),
        .I4(\addri_reg[9]_0 [3]),
        .I5(\addri[9]_i_4_n_0 ),
        .O(\addri[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \addri[4]_i_2 
       (.I0(\addri_reg[9]_0 [2]),
        .I1(\addri_reg[9]_0 [0]),
        .I2(\addri_reg[9]_0 [1]),
        .I3(\addri_reg[9]_0 [3]),
        .O(\addri[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF7F7F7F7F)) 
    \addri[4]_i_3 
       (.I0(\addri_reg[9]_0 [0]),
        .I1(\addri_reg[9]_0 [1]),
        .I2(\addri_reg[9]_0 [2]),
        .I3(Q[0]),
        .I4(addr_rd[1]),
        .I5(Q[1]),
        .O(\addri[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5C03F)) 
    \addri[5]_i_1 
       (.I0(\addri[5]_i_2_n_0 ),
        .I1(\addri[9]_i_5_n_0 ),
        .I2(\addri_reg[9]_0 [5]),
        .I3(\addri[6]_i_2_n_0 ),
        .I4(\addri[9]_i_4_n_0 ),
        .O(\addri[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \addri[5]_i_2 
       (.I0(\addri_reg[9]_0 [3]),
        .I1(\addri_reg[9]_0 [1]),
        .I2(\addri_reg[9]_0 [0]),
        .I3(\addri_reg[9]_0 [2]),
        .I4(\addri_reg[9]_0 [4]),
        .O(\addri[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9C909C9093909C90)) 
    \addri[6]_i_1 
       (.I0(\addri[7]_i_2_n_0 ),
        .I1(\addri_reg[9]_0 [6]),
        .I2(\addri[9]_i_4_n_0 ),
        .I3(\addri[9]_i_5_n_0 ),
        .I4(\addri_reg[9]_0 [5]),
        .I5(\addri[6]_i_2_n_0 ),
        .O(\addri[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \addri[6]_i_2 
       (.I0(\addri_reg[9]_0 [3]),
        .I1(\addri_reg[9]_0 [0]),
        .I2(\addri_reg[9]_0 [1]),
        .I3(\addri_reg[9]_0 [2]),
        .I4(\addri_reg[9]_0 [4]),
        .I5(\addri[9]_i_5_n_0 ),
        .O(\addri[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDD22F000DD220FFF)) 
    \addri[7]_i_1 
       (.I0(\addri_reg[9]_0 [6]),
        .I1(\addri[7]_i_2_n_0 ),
        .I2(\addri[9]_i_5_n_0 ),
        .I3(\addri_reg[9]_0 [7]),
        .I4(\addri[9]_i_4_n_0 ),
        .I5(\addri[8]_i_2_n_0 ),
        .O(\addri[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \addri[7]_i_2 
       (.I0(\addri_reg[9]_0 [4]),
        .I1(\addri_reg[9]_0 [2]),
        .I2(\addri_reg[9]_0 [0]),
        .I3(\addri_reg[9]_0 [1]),
        .I4(\addri_reg[9]_0 [3]),
        .I5(\addri_reg[9]_0 [5]),
        .O(\addri[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9C909C9093909C90)) 
    \addri[8]_i_1 
       (.I0(\addri[9]_i_3_n_0 ),
        .I1(\addri_reg[9]_0 [8]),
        .I2(\addri[9]_i_4_n_0 ),
        .I3(\addri[9]_i_5_n_0 ),
        .I4(\addri_reg[9]_0 [7]),
        .I5(\addri[8]_i_2_n_0 ),
        .O(\addri[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFDFDFDFDF)) 
    \addri[8]_i_2 
       (.I0(\addri_reg[9]_0 [5]),
        .I1(\addri[6]_i_2_n_0 ),
        .I2(\addri_reg[9]_0 [6]),
        .I3(Q[0]),
        .I4(addr_rd[1]),
        .I5(Q[1]),
        .O(\addri[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \addri[9]_i_1 
       (.I0(\addri_rd[9]_i_6_n_0 ),
        .I1(data_num_reg__0[9]),
        .I2(data_num_reg__0[8]),
        .I3(\counta[9]_i_6_n_0 ),
        .O(\addri[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9C90CCC09390CCC0)) 
    \addri[9]_i_2 
       (.I0(\addri[9]_i_3_n_0 ),
        .I1(\addri_reg[9]_0 [9]),
        .I2(\addri[9]_i_4_n_0 ),
        .I3(\addri[9]_i_5_n_0 ),
        .I4(\addri_reg[9]_0 [8]),
        .I5(\addri[9]_i_6_n_0 ),
        .O(\addri[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \addri[9]_i_3 
       (.I0(\addri_reg[9]_0 [6]),
        .I1(\addri[7]_i_2_n_0 ),
        .I2(\addri_reg[9]_0 [7]),
        .O(\addri[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \addri[9]_i_4 
       (.I0(\addri[9]_i_7_n_0 ),
        .I1(Q[5]),
        .I2(addr_rd[9]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\addri[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \addri[9]_i_5 
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .I2(Q[1]),
        .O(\addri[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBFFFBBBB)) 
    \addri[9]_i_6 
       (.I0(\addri[8]_i_2_n_0 ),
        .I1(\addri_reg[9]_0 [7]),
        .I2(Q[0]),
        .I3(addr_rd[1]),
        .I4(Q[1]),
        .O(\addri[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \addri[9]_i_7 
       (.I0(addr_rd[1]),
        .I1(Q[6]),
        .I2(addr_rd[8]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\addri[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h5F5D)) 
    \addri_rd[0]_i_1 
       (.I0(\addri_rd[9]_i_4_n_0 ),
        .I1(\addri_rd[1]_i_2_n_0 ),
        .I2(\addri_rd_reg[9]_0 [0]),
        .I3(\counta[9]_i_6_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h4040FF40FF404040)) 
    \addri_rd[1]_i_1 
       (.I0(\addri_rd[1]_i_2_n_0 ),
        .I1(addr_rd[9]),
        .I2(\addri_rd[1]_i_3_n_0 ),
        .I3(\addri_rd[9]_i_4_n_0 ),
        .I4(\addri_rd_reg[9]_0 [1]),
        .I5(\addri_rd_reg[9]_0 [0]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addri_rd[1]_i_2 
       (.I0(\addri_rd_reg[9]_0 [1]),
        .I1(\addri_rd_reg[9]_0 [6]),
        .I2(\addri_rd_reg[9]_0 [7]),
        .I3(\addri_rd[9]_i_7_n_0 ),
        .O(\addri_rd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \addri_rd[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\counta[9]_i_9_n_0 ),
        .I4(Q[6]),
        .I5(addr_rd[8]),
        .O(\addri_rd[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \addri_rd[2]_i_1 
       (.I0(\addri_rd[9]_i_4_n_0 ),
        .I1(\addri_rd_reg[9]_0 [1]),
        .I2(\addri_rd_reg[9]_0 [0]),
        .I3(\addri_rd_reg[9]_0 [2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \addri_rd[3]_i_1 
       (.I0(\addri_rd[9]_i_4_n_0 ),
        .I1(\addri_rd_reg[9]_0 [2]),
        .I2(\addri_rd_reg[9]_0 [0]),
        .I3(\addri_rd_reg[9]_0 [1]),
        .I4(\addri_rd_reg[9]_0 [3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \addri_rd[4]_i_1 
       (.I0(\addri_rd[9]_i_4_n_0 ),
        .I1(\addri_rd_reg[9]_0 [3]),
        .I2(\addri_rd_reg[9]_0 [1]),
        .I3(\addri_rd_reg[9]_0 [0]),
        .I4(\addri_rd_reg[9]_0 [2]),
        .I5(\addri_rd_reg[9]_0 [4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \addri_rd[5]_i_1 
       (.I0(\addri_rd[9]_i_4_n_0 ),
        .I1(\addri_rd_reg[9]_0 [4]),
        .I2(\addri_rd_reg[9]_0 [2]),
        .I3(\addri_rd[5]_i_2_n_0 ),
        .I4(\addri_rd_reg[9]_0 [3]),
        .I5(\addri_rd_reg[9]_0 [5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addri_rd[5]_i_2 
       (.I0(\addri_rd_reg[9]_0 [0]),
        .I1(\addri_rd_reg[9]_0 [1]),
        .O(\addri_rd[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h84)) 
    \addri_rd[6]_i_1 
       (.I0(\addri_rd[9]_i_8_n_0 ),
        .I1(\addri_rd[9]_i_4_n_0 ),
        .I2(\addri_rd_reg[9]_0 [6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hB040)) 
    \addri_rd[7]_i_1 
       (.I0(\addri_rd[9]_i_8_n_0 ),
        .I1(\addri_rd_reg[9]_0 [6]),
        .I2(\addri_rd[9]_i_4_n_0 ),
        .I3(\addri_rd_reg[9]_0 [7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \addri_rd[8]_i_1 
       (.I0(\addri_rd_reg[9]_0 [6]),
        .I1(\addri_rd[9]_i_8_n_0 ),
        .I2(\addri_rd_reg[9]_0 [7]),
        .I3(\addri_rd[9]_i_4_n_0 ),
        .I4(\addri_rd_reg[9]_0 [8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h0080)) 
    \addri_rd[9]_i_1 
       (.I0(\addri_rd[9]_i_4_n_0 ),
        .I1(\addri_rd[9]_i_5_n_0 ),
        .I2(\addri_rd[9]_i_6_n_0 ),
        .I3(\addri_rd[9]_i_7_n_0 ),
        .O(\addri_rd[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \addri_rd[9]_i_2 
       (.I0(\addri_rd[9]_i_6_n_0 ),
        .I1(data_num_reg__0[9]),
        .I2(data_num_reg__0[8]),
        .O(\addri_rd[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF000020000000)) 
    \addri_rd[9]_i_3 
       (.I0(\addri_rd_reg[9]_0 [7]),
        .I1(\addri_rd[9]_i_8_n_0 ),
        .I2(\addri_rd_reg[9]_0 [6]),
        .I3(\addri_rd_reg[9]_0 [8]),
        .I4(\addri_rd[9]_i_4_n_0 ),
        .I5(\addri_rd_reg[9]_0 [9]),
        .O(p_1_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addri_rd[9]_i_4 
       (.I0(\addri[9]_i_4_n_0 ),
        .I1(Q[0]),
        .O(\addri_rd[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addri_rd[9]_i_5 
       (.I0(data_num_reg__0[8]),
        .I1(data_num_reg__0[9]),
        .I2(\addri_rd_reg[9]_0 [6]),
        .I3(\addri_rd_reg[9]_0 [7]),
        .I4(\addri_rd_reg[9]_0 [1]),
        .I5(\addri_rd_reg[9]_0 [0]),
        .O(\addri_rd[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \addri_rd[9]_i_6 
       (.I0(data_num_reg__0[4]),
        .I1(data_num_reg__0[1]),
        .I2(data_num_reg__0[0]),
        .I3(data_num_reg__0[3]),
        .I4(data_num_reg__0[2]),
        .I5(\addri_rd[9]_i_9_n_0 ),
        .O(\addri_rd[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \addri_rd[9]_i_7 
       (.I0(\addri_rd_reg[9]_0 [8]),
        .I1(\addri_rd_reg[9]_0 [9]),
        .I2(\addri_rd_reg[9]_0 [4]),
        .I3(\addri_rd_reg[9]_0 [5]),
        .I4(\addri_rd_reg[9]_0 [3]),
        .I5(\addri_rd_reg[9]_0 [2]),
        .O(\addri_rd[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \addri_rd[9]_i_8 
       (.I0(\addri_rd_reg[9]_0 [4]),
        .I1(\addri_rd_reg[9]_0 [2]),
        .I2(\addri_rd_reg[9]_0 [0]),
        .I3(\addri_rd_reg[9]_0 [1]),
        .I4(\addri_rd_reg[9]_0 [3]),
        .I5(\addri_rd_reg[9]_0 [5]),
        .O(\addri_rd[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \addri_rd[9]_i_9 
       (.I0(data_num_reg__0[7]),
        .I1(data_num_reg__0[6]),
        .I2(data_num_reg__0[5]),
        .O(\addri_rd[9]_i_9_n_0 ));
  FDRE \addri_rd_reg[0] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(\addri_rd_reg[9]_0 [0]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[1] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(\addri_rd_reg[9]_0 [1]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[2] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(\addri_rd_reg[9]_0 [2]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[3] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(\addri_rd_reg[9]_0 [3]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[4] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(\addri_rd_reg[9]_0 [4]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[5] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(\addri_rd_reg[9]_0 [5]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[6] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(\addri_rd_reg[9]_0 [6]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[7] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(\addri_rd_reg[9]_0 [7]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[8] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(\addri_rd_reg[9]_0 [8]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_rd_reg[9] 
       (.C(sys_clk),
        .CE(\addri_rd[9]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(\addri_rd_reg[9]_0 [9]),
        .R(\addri_rd[9]_i_1_n_0 ));
  FDRE \addri_reg[0] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[0]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \addri_reg[1] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[1]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \addri_reg[2] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[2]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \addri_reg[3] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[3]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \addri_reg[4] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[4]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \addri_reg[5] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[5]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \addri_reg[6] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[6]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \addri_reg[7] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[7]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \addri_reg[8] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[8]_i_1_n_0 ),
        .Q(\addri_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \addri_reg[9] 
       (.C(sys_clk),
        .CE(\addri[9]_i_1_n_0 ),
        .D(\addri[9]_i_2_n_0 ),
        .Q(\addri_reg[9]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \counta[0]_i_1 
       (.I0(\counta_reg_n_0_[0] ),
        .O(counta[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \counta[1]_i_1 
       (.I0(\counta[3]_i_2_n_0 ),
        .I1(\counta_reg_n_0_[3] ),
        .I2(\counta_reg_n_0_[2] ),
        .I3(\counta_reg_n_0_[1] ),
        .I4(\counta_reg_n_0_[0] ),
        .O(counta[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h3C34CCCC)) 
    \counta[2]_i_1 
       (.I0(\counta_reg_n_0_[3] ),
        .I1(\counta_reg_n_0_[2] ),
        .I2(\counta_reg_n_0_[0] ),
        .I3(\counta[3]_i_2_n_0 ),
        .I4(\counta_reg_n_0_[1] ),
        .O(counta[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h6C64CCCC)) 
    \counta[3]_i_1 
       (.I0(\counta_reg_n_0_[2] ),
        .I1(\counta_reg_n_0_[3] ),
        .I2(\counta_reg_n_0_[0] ),
        .I3(\counta[3]_i_2_n_0 ),
        .I4(\counta_reg_n_0_[1] ),
        .O(counta[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counta[3]_i_2 
       (.I0(\counta_reg_n_0_[8] ),
        .I1(\counta_reg_n_0_[9] ),
        .I2(\counta_reg_n_0_[6] ),
        .I3(\counta_reg_n_0_[7] ),
        .I4(\counta_reg_n_0_[5] ),
        .I5(\counta_reg_n_0_[4] ),
        .O(\counta[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \counta[4]_i_1 
       (.I0(\counta_reg_n_0_[0] ),
        .I1(\counta_reg_n_0_[3] ),
        .I2(\counta_reg_n_0_[2] ),
        .I3(\counta_reg_n_0_[1] ),
        .I4(\counta_reg_n_0_[4] ),
        .O(counta[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \counta[5]_i_1 
       (.I0(\counta_reg_n_0_[4] ),
        .I1(\counta_reg_n_0_[1] ),
        .I2(\counta_reg_n_0_[2] ),
        .I3(\counta_reg_n_0_[3] ),
        .I4(\counta_reg_n_0_[0] ),
        .I5(\counta_reg_n_0_[5] ),
        .O(counta[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \counta[6]_i_1 
       (.I0(\counta[9]_i_7_n_0 ),
        .I1(\counta_reg_n_0_[6] ),
        .O(counta[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \counta[7]_i_1 
       (.I0(\counta_reg_n_0_[6] ),
        .I1(\counta[9]_i_7_n_0 ),
        .I2(\counta_reg_n_0_[7] ),
        .O(counta[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \counta[8]_i_1 
       (.I0(\counta_reg_n_0_[7] ),
        .I1(\counta[9]_i_7_n_0 ),
        .I2(\counta_reg_n_0_[6] ),
        .I3(\counta_reg_n_0_[8] ),
        .O(counta[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \counta[9]_i_1 
       (.I0(en_din_reg_0),
        .O(\counta[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \counta[9]_i_10 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\counta[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000000)) 
    \counta[9]_i_2 
       (.I0(\counta[9]_i_5_n_0 ),
        .I1(data_num_reg__0[5]),
        .I2(data_num_reg__0[6]),
        .I3(data_num_reg__0[7]),
        .I4(data_num_reg__0[4]),
        .I5(\counta[9]_i_6_n_0 ),
        .O(addr_rd_obuf));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \counta[9]_i_3 
       (.I0(\counta_reg_n_0_[8] ),
        .I1(\counta_reg_n_0_[6] ),
        .I2(\counta[9]_i_7_n_0 ),
        .I3(\counta_reg_n_0_[7] ),
        .I4(\counta_reg_n_0_[9] ),
        .O(counta[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \counta[9]_i_4 
       (.I0(data_num_reg__0[7]),
        .I1(data_num_reg__0[6]),
        .I2(data_num_reg__0[5]),
        .I3(\counta[9]_i_8_n_0 ),
        .I4(data_num_reg__0[4]),
        .I5(\counta[9]_i_5_n_0 ),
        .O(en_din_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \counta[9]_i_5 
       (.I0(data_num_reg__0[8]),
        .I1(data_num_reg__0[9]),
        .O(\counta[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555F7FF5555FFFF)) 
    \counta[9]_i_6 
       (.I0(addr_rd[9]),
        .I1(\counta[9]_i_9_n_0 ),
        .I2(\counta[9]_i_10_n_0 ),
        .I3(Q[3]),
        .I4(addr_rd[8]),
        .I5(Q[6]),
        .O(\counta[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \counta[9]_i_7 
       (.I0(\counta_reg_n_0_[4] ),
        .I1(\counta_reg_n_0_[1] ),
        .I2(\counta_reg_n_0_[2] ),
        .I3(\counta_reg_n_0_[3] ),
        .I4(\counta_reg_n_0_[0] ),
        .I5(\counta_reg_n_0_[5] ),
        .O(\counta[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counta[9]_i_8 
       (.I0(data_num_reg__0[1]),
        .I1(data_num_reg__0[0]),
        .I2(data_num_reg__0[3]),
        .I3(data_num_reg__0[2]),
        .O(\counta[9]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \counta[9]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\counta[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[0] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[0]),
        .Q(\counta_reg_n_0_[0] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[1] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[1]),
        .Q(\counta_reg_n_0_[1] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[2] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[2]),
        .Q(\counta_reg_n_0_[2] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[3] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[3]),
        .Q(\counta_reg_n_0_[3] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[4] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[4]),
        .Q(\counta_reg_n_0_[4] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[5] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[5]),
        .Q(\counta_reg_n_0_[5] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[6] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[6]),
        .Q(\counta_reg_n_0_[6] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[7] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[7]),
        .Q(\counta_reg_n_0_[7] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[8] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[8]),
        .Q(\counta_reg_n_0_[8] ),
        .R(\counta[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counta_reg[9] 
       (.C(sys_clk),
        .CE(addr_rd_obuf),
        .D(counta[9]),
        .Q(\counta_reg_n_0_[9] ),
        .R(\counta[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    \data_num[0]_i_1 
       (.I0(\counta[9]_i_5_n_0 ),
        .I1(data_num_reg__0[5]),
        .I2(data_num_reg__0[6]),
        .I3(data_num_reg__0[7]),
        .I4(data_num_reg__0[4]),
        .I5(data_num_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data_num[1]_i_1 
       (.I0(\data_num_reg[1]_0 ),
        .I1(data_num_reg__0[0]),
        .I2(data_num_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \data_num[2]_i_1 
       (.I0(\data_num_reg[1]_0 ),
        .I1(data_num_reg__0[1]),
        .I2(data_num_reg__0[0]),
        .I3(data_num_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \data_num[3]_i_1 
       (.I0(\data_num_reg[1]_0 ),
        .I1(data_num_reg__0[2]),
        .I2(data_num_reg__0[0]),
        .I3(data_num_reg__0[1]),
        .I4(data_num_reg__0[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    \data_num[3]_i_2 
       (.I0(data_num_reg__0[6]),
        .I1(data_num_reg__0[7]),
        .I2(data_num_reg__0[4]),
        .I3(data_num_reg__0[5]),
        .I4(data_num_reg__0[9]),
        .I5(data_num_reg__0[8]),
        .O(\data_num_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FE00FFFFFF)) 
    \data_num[4]_i_1 
       (.I0(data_num_reg__0[5]),
        .I1(data_num_reg__0[6]),
        .I2(data_num_reg__0[7]),
        .I3(\counta[9]_i_5_n_0 ),
        .I4(data_num_reg__0[4]),
        .I5(\data_num[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data_num[4]_i_2 
       (.I0(data_num_reg__0[2]),
        .I1(data_num_reg__0[0]),
        .I2(data_num_reg__0[1]),
        .I3(data_num_reg__0[3]),
        .O(\data_num[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h2A15)) 
    \data_num[5]_i_1 
       (.I0(\data_num[5]_i_2_n_0 ),
        .I1(data_num_reg__0[9]),
        .I2(data_num_reg__0[8]),
        .I3(data_num_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \data_num[5]_i_2 
       (.I0(data_num_reg__0[3]),
        .I1(data_num_reg__0[1]),
        .I2(data_num_reg__0[0]),
        .I3(data_num_reg__0[2]),
        .I4(data_num_reg__0[4]),
        .O(\data_num[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h2A15)) 
    \data_num[6]_i_1 
       (.I0(\data_num[9]_i_3_n_0 ),
        .I1(data_num_reg__0[9]),
        .I2(data_num_reg__0[8]),
        .I3(data_num_reg__0[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h0BBB0444)) 
    \data_num[7]_i_1 
       (.I0(\data_num[9]_i_3_n_0 ),
        .I1(data_num_reg__0[6]),
        .I2(data_num_reg__0[9]),
        .I3(data_num_reg__0[8]),
        .I4(data_num_reg__0[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAEAAA6AA)) 
    \data_num[8]_i_1 
       (.I0(data_num_reg__0[8]),
        .I1(data_num_reg__0[6]),
        .I2(\data_num[9]_i_3_n_0 ),
        .I3(data_num_reg__0[7]),
        .I4(data_num_reg__0[9]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \data_num[9]_i_2 
       (.I0(data_num_reg__0[6]),
        .I1(\data_num[9]_i_3_n_0 ),
        .I2(data_num_reg__0[7]),
        .I3(data_num_reg__0[8]),
        .I4(data_num_reg__0[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \data_num[9]_i_3 
       (.I0(data_num_reg__0[4]),
        .I1(data_num_reg__0[2]),
        .I2(data_num_reg__0[0]),
        .I3(data_num_reg__0[1]),
        .I4(data_num_reg__0[3]),
        .I5(data_num_reg__0[5]),
        .O(\data_num[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[0] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[0]),
        .Q(data_num_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[1] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[1]),
        .Q(data_num_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[2] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[2]),
        .Q(data_num_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[3] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[3]),
        .Q(data_num_reg__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[4] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[4]),
        .Q(data_num_reg__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[5] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[5]),
        .Q(data_num_reg__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[6] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[6]),
        .Q(data_num_reg__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[7] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[7]),
        .Q(data_num_reg__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[8] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[8]),
        .Q(data_num_reg__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_num_reg[9] 
       (.C(sys_clk),
        .CE(\data_num_reg[7]_0 ),
        .D(p_0_in[9]),
        .Q(data_num_reg__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5D5D5D5D5D5D5D)) 
    en_act_i_1
       (.I0(en_din_reg_0),
        .I1(en_act),
        .I2(en_act11_out),
        .I3(\counta[9]_i_6_n_0 ),
        .I4(en_act_i_3_n_0),
        .I5(en_act_i_4_n_0),
        .O(en_act_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    en_act_i_2
       (.I0(en_act_i_5_n_0),
        .I1(\counta[9]_i_5_n_0 ),
        .I2(addr_rd[9]),
        .I3(\addri_rd_reg[9]_0 [0]),
        .I4(en_act_i_6_n_0),
        .I5(\addri_rd[1]_i_2_n_0 ),
        .O(en_act11_out));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    en_act_i_3
       (.I0(data_num_reg__0[4]),
        .I1(data_num_reg__0[7]),
        .I2(data_num_reg__0[6]),
        .I3(data_num_reg__0[5]),
        .I4(data_num_reg__0[9]),
        .I5(data_num_reg__0[8]),
        .O(en_act_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    en_act_i_4
       (.I0(\counta_reg_n_0_[0] ),
        .I1(\counta_reg_n_0_[3] ),
        .I2(\counta_reg_n_0_[2] ),
        .I3(\counta_reg_n_0_[1] ),
        .I4(\counta[3]_i_2_n_0 ),
        .O(en_act_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400000)) 
    en_act_i_5
       (.I0(\counta[9]_i_10_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[6]),
        .I5(addr_rd[8]),
        .O(en_act_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    en_act_i_6
       (.I0(data_num_reg__0[5]),
        .I1(data_num_reg__0[6]),
        .I2(data_num_reg__0[7]),
        .I3(data_num_reg__0[4]),
        .O(en_act_i_6_n_0));
  FDRE en_act_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_act_i_1_n_0),
        .Q(en_act),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    en_din_i_1
       (.I0(\ticktock_reg[2]_0 ),
        .I1(en_din_reg_0),
        .I2(en_din),
        .O(en_din_i_1_n_0));
  FDRE en_din_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(en_din_i_1_n_0),
        .Q(en_din),
        .R(1'b0));
  FDRE load_w_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(\ticktock_reg[2] ),
        .Q(load_w),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[0] 
       (.C(sys_clk),
        .CE(E),
        .D(count[0]),
        .Q(\addr_obuf_reg[0]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \offset_reg[1] 
       (.C(sys_clk),
        .CE(E),
        .D(count[1]),
        .Q(\addr_obuf_reg[0]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[2] 
       (.C(sys_clk),
        .CE(E),
        .D(count[2]),
        .Q(\addr_obuf_reg[0]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[3] 
       (.C(sys_clk),
        .CE(E),
        .D(count[3]),
        .Q(\addr_obuf_reg[0]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \offset_reg[4] 
       (.C(sys_clk),
        .CE(E),
        .D(count[4]),
        .Q(\addr_obuf_reg[0]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[5] 
       (.C(sys_clk),
        .CE(E),
        .D(count[5]),
        .Q(\addr_obuf_reg[0]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[6] 
       (.C(sys_clk),
        .CE(E),
        .D(count[6]),
        .Q(\addr_obuf_reg[0]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[7] 
       (.C(sys_clk),
        .CE(E),
        .D(count[7]),
        .Q(\addr_obuf_reg[0]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[8] 
       (.C(sys_clk),
        .CE(E),
        .D(count[8]),
        .Q(\addr_obuf_reg[0]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_reg[9] 
       (.C(sys_clk),
        .CE(E),
        .D(count[9]),
        .Q(\addr_obuf_reg[0]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[0]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_11 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_12 ),
        .I4(addr_rd[9]),
        .I5(\outp[0]_i_4_n_0 ),
        .O(\outp_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[0]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[0]_20 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[0]_21 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[0]_i_4__0_n_0 ),
        .O(\outp_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[0]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[0]_26 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[0]_27 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[0]_i_4__1_n_0 ),
        .O(\outp_reg[0]_21 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[0]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[0]_32 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[0]_33 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[0]_i_4__2_n_0 ),
        .O(\outp_reg[0]_22 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[0]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[0] ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_0 ),
        .O(\outp[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[0]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[0]_2 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[0]_3 ),
        .O(\outp[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[0]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[0]_8 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[0]_9 ),
        .O(\outp[0]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[0]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[0]_14 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[0]_15 ),
        .O(\outp[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outp[10]_i_1 
       (.I0(en),
        .I1(load_w),
        .O(\outp_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[1]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_13 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_14 ),
        .I4(addr_rd[9]),
        .I5(\outp[1]_i_4_n_0 ),
        .O(\outp_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[1]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[0]_22 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[0]_23 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[1]_i_4__0_n_0 ),
        .O(\outp_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[1]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[0]_28 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[0]_29 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[1]_i_4__1_n_0 ),
        .O(\outp_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[1]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[0]_34 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[0]_35 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[1]_i_4__2_n_0 ),
        .O(\outp_reg[1]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[1]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[0]_0 ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_1 ),
        .O(\outp[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[1]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[0]_4 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[0]_5 ),
        .O(\outp[1]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[1]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[0]_10 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[0]_11 ),
        .O(\outp[1]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[1]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[0]_16 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[0]_17 ),
        .O(\outp[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[2]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_15 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_16 ),
        .I4(addr_rd[9]),
        .I5(\outp[2]_i_4_n_0 ),
        .O(\outp_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[2]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[0]_24 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[0]_25 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[2]_i_4__0_n_0 ),
        .O(\outp_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[2]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[0]_30 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[0]_31 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[2]_i_4__1_n_0 ),
        .O(\outp_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[2]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[0]_36 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[0]_37 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[2]_i_4__2_n_0 ),
        .O(\outp_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[2]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[0]_1 ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_2 ),
        .O(\outp[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[2]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[0]_6 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[0]_7 ),
        .O(\outp[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[2]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[0]_12 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[0]_13 ),
        .O(\outp[2]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[2]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[0]_18 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[0]_19 ),
        .O(\outp[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[3]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_17 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_18 ),
        .I4(addr_rd[9]),
        .I5(\outp[3]_i_4_n_0 ),
        .O(\outp_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[3]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[3]_20 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[3]_21 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[3]_i_4__0_n_0 ),
        .O(\outp_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[3]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[3]_26 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[3]_27 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[3]_i_4__1_n_0 ),
        .O(\outp_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[3]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[3]_32 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[3]_33 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[3]_i_4__2_n_0 ),
        .O(\outp_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[3]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[3] ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_3 ),
        .O(\outp[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[3]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[3]_2 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[3]_3 ),
        .O(\outp[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[3]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[3]_8 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[3]_9 ),
        .O(\outp[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[3]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[3]_14 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[3]_15 ),
        .O(\outp[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[4]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_19 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_20 ),
        .I4(addr_rd[9]),
        .I5(\outp[4]_i_4_n_0 ),
        .O(\outp_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[4]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[3]_22 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[3]_23 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[4]_i_4__0_n_0 ),
        .O(\outp_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[4]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[3]_28 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[3]_29 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[4]_i_4__1_n_0 ),
        .O(\outp_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[4]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[3]_34 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[3]_35 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[4]_i_4__2_n_0 ),
        .O(\outp_reg[4]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[4]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[3]_0 ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_4 ),
        .O(\outp[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[4]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[3]_4 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[3]_5 ),
        .O(\outp[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[4]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[3]_10 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[3]_11 ),
        .O(\outp[4]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[4]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[3]_16 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[3]_17 ),
        .O(\outp[4]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[5]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_21 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_22 ),
        .I4(addr_rd[9]),
        .I5(\outp[5]_i_4_n_0 ),
        .O(\outp_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[5]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[3]_24 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[3]_25 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[5]_i_4__0_n_0 ),
        .O(\outp_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[5]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[3]_30 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[3]_31 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[5]_i_4__1_n_0 ),
        .O(\outp_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[5]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[3]_36 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[3]_37 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[5]_i_4__2_n_0 ),
        .O(\outp_reg[5]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[5]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[3]_1 ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_5 ),
        .O(\outp[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[5]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[3]_6 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[3]_7 ),
        .O(\outp[5]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[5]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[3]_12 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[3]_13 ),
        .O(\outp[5]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[5]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[3]_18 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[3]_19 ),
        .O(\outp[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[6]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_23 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_24 ),
        .I4(addr_rd[9]),
        .I5(\outp[6]_i_4_n_0 ),
        .O(\outp_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[6]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[6]_20 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[6]_21 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[6]_i_4__0_n_0 ),
        .O(\outp_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[6]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[6]_26 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[6]_27 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[6]_i_4__1_n_0 ),
        .O(\outp_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[6]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[6]_32 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[6]_33 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[6]_i_4__2_n_0 ),
        .O(\outp_reg[6]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[6]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[6] ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_6 ),
        .O(\outp[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[6]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[6]_2 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[6]_3 ),
        .O(\outp[6]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[6]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[6]_8 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[6]_9 ),
        .O(\outp[6]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[6]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[6]_14 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[6]_15 ),
        .O(\outp[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[7]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_25 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_26 ),
        .I4(addr_rd[9]),
        .I5(\outp[7]_i_4_n_0 ),
        .O(\outp_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[7]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[6]_22 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[6]_23 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[7]_i_4__0_n_0 ),
        .O(\outp_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[7]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[6]_28 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[6]_29 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[7]_i_4__1_n_0 ),
        .O(\outp_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[7]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[6]_34 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[6]_35 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[7]_i_4__2_n_0 ),
        .O(\outp_reg[7]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[7]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[6]_0 ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_7 ),
        .O(\outp[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[7]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[6]_4 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[6]_5 ),
        .O(\outp[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[7]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[6]_10 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[6]_11 ),
        .O(\outp[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[7]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[6]_16 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[6]_17 ),
        .O(\outp[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[8]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_27 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_28 ),
        .I4(addr_rd[9]),
        .I5(\outp[8]_i_4_n_0 ),
        .O(\outp_reg[8] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[8]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[6]_24 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[6]_25 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[8]_i_4__0_n_0 ),
        .O(\outp_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[8]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[6]_30 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[6]_31 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[8]_i_4__1_n_0 ),
        .O(\outp_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[8]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[6]_36 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[6]_37 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[8]_i_4__2_n_0 ),
        .O(\outp_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[8]_i_4 
       (.I0(Q[5]),
        .I1(\Q_reg[6]_1 ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_8 ),
        .O(\outp[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[8]_i_4__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[6]_6 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[6]_7 ),
        .O(\outp[8]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[8]_i_4__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[6]_12 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[6]_13 ),
        .O(\outp[8]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[8]_i_4__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[6]_18 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[6]_19 ),
        .O(\outp[8]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_10__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[9]_0 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[9]_1 ),
        .O(\outp[9]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_10__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[9]_2 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[9]_3 ),
        .O(\outp[9]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_10__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[9]_4 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[9]_5 ),
        .O(\outp[9]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \outp[9]_i_11 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\outp[9]_i_13_n_0 ),
        .I3(Q[6]),
        .O(\outp_reg[0]_14 [5]));
  LUT6 #(
    .INIT(64'h01FFFFFFFE000000)) 
    \outp[9]_i_11__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\outp_reg[0]_13 [5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \outp[9]_i_11__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\outp[9]_i_13__1_n_0 ),
        .I3(Q[6]),
        .O(\outp_reg[0]_12 [7]));
  LUT3 #(
    .INIT(8'h78)) 
    \outp[9]_i_12 
       (.I0(Q[4]),
        .I1(\outp[9]_i_13_n_0 ),
        .I2(Q[5]),
        .O(\outp_reg[0]_14 [4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \outp[9]_i_12__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\outp_reg[0]_13 [4]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \outp[9]_i_12__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\outp[9]_i_16_n_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\outp_reg[0]_12 [6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \outp[9]_i_13 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(addr_rd[1]),
        .I4(Q[0]),
        .O(\outp[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \outp[9]_i_13__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\outp[9]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \outp[9]_i_13__1 
       (.I0(Q[2]),
        .I1(addr_rd[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\outp[9]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \outp[9]_i_16 
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .O(\outp[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_1__3 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_31 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_32 ),
        .I4(addr_rd[9]),
        .I5(\outp[9]_i_5_n_0 ),
        .O(\outp_reg[9]_4 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_1__4 
       (.I0(en_act),
        .I1(\Q_reg[10]_6 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[10]_7 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[9]_i_7__0_n_0 ),
        .O(\outp_reg[9]_6 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_1__5 
       (.I0(en_act),
        .I1(\Q_reg[10]_8 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[10]_9 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[9]_i_7__1_n_0 ),
        .O(\outp_reg[9]_8 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_1__6 
       (.I0(en_act),
        .I1(\Q_reg[10]_10 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[10]_11 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[9]_i_7__2_n_0 ),
        .O(\outp_reg[9]_10 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_2 
       (.I0(en_act),
        .I1(\addr_rd_obuf_reg[7]_29 ),
        .I2(addr_rd[8]),
        .I3(\addr_rd_obuf_reg[7]_30 ),
        .I4(addr_rd[9]),
        .I5(\outp[9]_i_8_n_0 ),
        .O(\outp_reg[9]_3 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_2__0 
       (.I0(en_act),
        .I1(\Q_reg[9]_6 ),
        .I2(\obuf1/p_0_in [8]),
        .I3(\Q_reg[9]_7 ),
        .I4(\obuf1/p_0_in [9]),
        .I5(\outp[9]_i_10__0_n_0 ),
        .O(\outp_reg[9]_5 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_2__1 
       (.I0(en_act),
        .I1(\Q_reg[9]_8 ),
        .I2(\obuf1/p_1_in [8]),
        .I3(\Q_reg[9]_9 ),
        .I4(\obuf1/p_1_in [9]),
        .I5(\outp[9]_i_10__1_n_0 ),
        .O(\outp_reg[9]_7 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \outp[9]_i_2__2 
       (.I0(en_act),
        .I1(\Q_reg[9]_10 ),
        .I2(\obuf1/p_2_in [8]),
        .I3(\Q_reg[9]_11 ),
        .I4(\obuf1/p_2_in [9]),
        .I5(\outp[9]_i_10__2_n_0 ),
        .O(\outp_reg[9]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \outp[9]_i_4__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(\outp[9]_i_13_n_0 ),
        .I4(addr_rd[8]),
        .O(\obuf1/p_2_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \outp[9]_i_4__1 
       (.I0(\outp[9]_i_13__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(addr_rd[8]),
        .O(\obuf1/p_1_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \outp[9]_i_4__2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(\outp[9]_i_13__1_n_0 ),
        .I4(addr_rd[8]),
        .O(\obuf1/p_0_in [8]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_5 
       (.I0(Q[5]),
        .I1(\Q_reg[10] ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_10 ),
        .O(\outp[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \outp[9]_i_6__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(addr_rd[8]),
        .I4(\outp[9]_i_13_n_0 ),
        .I5(addr_rd[9]),
        .O(\obuf1/p_2_in [9]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \outp[9]_i_6__1 
       (.I0(\outp[9]_i_13__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(addr_rd[8]),
        .I5(addr_rd[9]),
        .O(\obuf1/p_1_in [9]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \outp[9]_i_6__2 
       (.I0(\outp[9]_i_13__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(addr_rd[8]),
        .I5(addr_rd[9]),
        .O(\obuf1/p_0_in [9]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_7__0 
       (.I0(\outp_reg[0]_12 [6]),
        .I1(\Q_reg[10]_0 ),
        .I2(\outp_reg[0]_12 [7]),
        .I3(\obuf1/p_0_in [8]),
        .I4(\Q_reg[10]_1 ),
        .O(\outp[9]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_7__1 
       (.I0(\outp_reg[0]_13 [4]),
        .I1(\Q_reg[10]_2 ),
        .I2(\outp_reg[0]_13 [5]),
        .I3(\obuf1/p_1_in [8]),
        .I4(\Q_reg[10]_3 ),
        .O(\outp[9]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_7__2 
       (.I0(\outp_reg[0]_14 [4]),
        .I1(\Q_reg[10]_4 ),
        .I2(\outp_reg[0]_14 [5]),
        .I3(\obuf1/p_2_in [8]),
        .I4(\Q_reg[10]_5 ),
        .O(\outp[9]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \outp[9]_i_8 
       (.I0(Q[5]),
        .I1(\Q_reg[9] ),
        .I2(Q[6]),
        .I3(addr_rd[8]),
        .I4(\addr_rd_obuf_reg[7]_9 ),
        .O(\outp[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_r1_0_63_0_2_i_1
       (.I0(we_obuf),
        .I1(addro[7]),
        .I2(addro[6]),
        .I3(addro[9]),
        .I4(addro[8]),
        .O(\outp_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_r1_128_191_0_2_i_1
       (.I0(we_obuf),
        .I1(addro[8]),
        .I2(addro[6]),
        .I3(addro[9]),
        .I4(addro[7]),
        .O(\outp_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_r1_192_255_0_2_i_1
       (.I0(addro[9]),
        .I1(addro[7]),
        .I2(addro[6]),
        .I3(addro[8]),
        .I4(we_obuf),
        .O(\outp_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_r1_256_319_0_2_i_1
       (.I0(we_obuf),
        .I1(addro[7]),
        .I2(addro[6]),
        .I3(addro[9]),
        .I4(addro[8]),
        .O(\outp_reg[0] ));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_r1_320_383_0_2_i_1
       (.I0(addro[9]),
        .I1(addro[8]),
        .I2(addro[6]),
        .I3(addro[7]),
        .I4(we_obuf),
        .O(\outp_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_r1_384_447_0_2_i_1
       (.I0(addro[9]),
        .I1(addro[8]),
        .I2(addro[7]),
        .I3(addro[6]),
        .I4(we_obuf),
        .O(\outp_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_r1_448_511_0_2_i_1
       (.I0(addro[9]),
        .I1(addro[7]),
        .I2(addro[6]),
        .I3(we_obuf),
        .I4(addro[8]),
        .O(\outp_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_r1_512_575_0_2_i_1
       (.I0(we_obuf),
        .I1(addro[7]),
        .I2(addro[6]),
        .I3(addro[8]),
        .I4(addro[9]),
        .O(\outp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_r1_576_639_0_2_i_1
       (.I0(addro[8]),
        .I1(addro[9]),
        .I2(addro[6]),
        .I3(addro[7]),
        .I4(we_obuf),
        .O(\outp_reg[0]_9 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_r1_640_703_0_2_i_1
       (.I0(addro[8]),
        .I1(addro[9]),
        .I2(addro[7]),
        .I3(addro[6]),
        .I4(we_obuf),
        .O(\outp_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_r1_64_127_0_2_i_1
       (.I0(we_obuf),
        .I1(addro[8]),
        .I2(addro[7]),
        .I3(addro[9]),
        .I4(addro[6]),
        .O(\outp_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_r1_704_767_0_2_i_1
       (.I0(addro[8]),
        .I1(addro[7]),
        .I2(addro[6]),
        .I3(we_obuf),
        .I4(addro[9]),
        .O(\outp_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_r1_768_831_0_2_i_1
       (.I0(addro[7]),
        .I1(addro[9]),
        .I2(addro[8]),
        .I3(addro[6]),
        .I4(we_obuf),
        .O(\outp_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_r2_0_63_0_2_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(addr_rd[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\outp_reg[0]_12 [5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_r2_0_63_0_2_i_2
       (.I0(Q[2]),
        .I1(addr_rd[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\outp_reg[0]_12 [4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_reg_r2_0_63_0_2_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(addr_rd[1]),
        .I3(Q[2]),
        .O(\outp_reg[0]_12 [3]));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_r2_0_63_0_2_i_4
       (.I0(addr_rd[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\outp_reg[0]_12 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_r2_0_63_0_2_i_5
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .O(\outp_reg[0]_12 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_r2_0_63_0_2_i_6
       (.I0(Q[0]),
        .O(\outp_reg[0]_12 [0]));
  LUT4 #(
    .INIT(16'h01FE)) 
    ram_reg_r3_0_63_0_2_i_1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\outp_reg[0]_13 [3]));
  LUT3 #(
    .INIT(8'hA9)) 
    ram_reg_r3_0_63_0_2_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\outp_reg[0]_13 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_r3_0_63_0_2_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\outp_reg[0]_13 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_r3_0_63_0_2_i_4
       (.I0(Q[1]),
        .O(\outp_reg[0]_13 [0]));
  LUT6 #(
    .INIT(64'h00000007FFFFFFF8)) 
    ram_reg_r4_0_63_0_2_i_1
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\outp_reg[0]_14 [3]));
  LUT5 #(
    .INIT(32'hFFF80007)) 
    ram_reg_r4_0_63_0_2_i_2
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\outp_reg[0]_14 [2]));
  LUT4 #(
    .INIT(16'hF807)) 
    ram_reg_r4_0_63_0_2_i_3
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\outp_reg[0]_14 [1]));
  LUT3 #(
    .INIT(8'h95)) 
    ram_reg_r4_0_63_0_2_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(addr_rd[1]),
        .O(\outp_reg[0]_14 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_r4_0_63_0_2_i_5
       (.I0(Q[0]),
        .I1(addr_rd[1]),
        .O(\outp_reg[0]_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_r4_0_63_0_2_i_6
       (.I0(Q[0]),
        .O(\outp_reg[0]_18 ));
  LUT6 #(
    .INIT(64'h00800080FFFF0080)) 
    we_ibuf_i_1
       (.I0(\addri_rd[9]_i_6_n_0 ),
        .I1(data_num_reg__0[9]),
        .I2(data_num_reg__0[8]),
        .I3(\addri_rd[9]_i_4_n_0 ),
        .I4(we),
        .I5(we_ibuf5_out),
        .O(we_ibuf_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    we_ibuf_i_2
       (.I0(\addri_rd[1]_i_2_n_0 ),
        .I1(en_act_i_5_n_0),
        .I2(\addri_rd[9]_i_6_n_0 ),
        .I3(\addri_rd_reg[9]_0 [0]),
        .I4(addr_rd[9]),
        .I5(\counta[9]_i_5_n_0 ),
        .O(we_ibuf5_out));
  FDRE we_ibuf_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(we_ibuf_i_1_n_0),
        .Q(we),
        .R(1'b0));
  FDRE we_obuf_reg
       (.C(sys_clk),
        .CE(1'b1),
        .D(we_obuf_reg_0),
        .Q(we_obuf),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module lenet5_clk_wiz_lenet5_0_0_counter
   (count,
    we_obuf_reg,
    \addr_obuf_reg[0] ,
    E,
    \data_num_reg[9] ,
    load_w_reg,
    en_din_reg,
    \offset_reg[9] ,
    \data_num_reg[7] ,
    we_obuf,
    \data_num_reg[6] ,
    load_w,
    en,
    sys_clk);
  output [9:0]count;
  output we_obuf_reg;
  output \addr_obuf_reg[0] ;
  output [0:0]E;
  output [0:0]\data_num_reg[9] ;
  output load_w_reg;
  output en_din_reg;
  input [9:0]\offset_reg[9] ;
  input \data_num_reg[7] ;
  input we_obuf;
  input \data_num_reg[6] ;
  input load_w;
  input en;
  input sys_clk;

  wire [0:0]E;
  wire \addr_obuf[9]_i_12_n_0 ;
  wire \addr_obuf[9]_i_13_n_0 ;
  wire \addr_obuf[9]_i_14_n_0 ;
  wire \addr_obuf[9]_i_15_n_0 ;
  wire \addr_obuf[9]_i_16_n_0 ;
  wire \addr_obuf[9]_i_17_n_0 ;
  wire \addr_obuf[9]_i_18_n_0 ;
  wire \addr_obuf[9]_i_19_n_0 ;
  wire \addr_obuf[9]_i_20_n_0 ;
  wire \addr_obuf[9]_i_21_n_0 ;
  wire \addr_obuf[9]_i_22_n_0 ;
  wire \addr_obuf[9]_i_23_n_0 ;
  wire \addr_obuf[9]_i_24_n_0 ;
  wire \addr_obuf[9]_i_25_n_0 ;
  wire \addr_obuf[9]_i_3_n_0 ;
  wire \addr_obuf[9]_i_4_n_0 ;
  wire \addr_obuf[9]_i_5_n_0 ;
  wire \addr_obuf[9]_i_6_n_0 ;
  wire \addr_obuf_reg[0] ;
  wire \addr_obuf_reg[9]_i_10_n_0 ;
  wire \addr_obuf_reg[9]_i_10_n_1 ;
  wire \addr_obuf_reg[9]_i_10_n_2 ;
  wire \addr_obuf_reg[9]_i_10_n_3 ;
  wire \addr_obuf_reg[9]_i_10_n_4 ;
  wire \addr_obuf_reg[9]_i_10_n_5 ;
  wire \addr_obuf_reg[9]_i_10_n_6 ;
  wire \addr_obuf_reg[9]_i_10_n_7 ;
  wire \addr_obuf_reg[9]_i_11_n_1 ;
  wire \addr_obuf_reg[9]_i_11_n_3 ;
  wire \addr_obuf_reg[9]_i_11_n_6 ;
  wire \addr_obuf_reg[9]_i_11_n_7 ;
  wire \addr_obuf_reg[9]_i_7_n_0 ;
  wire \addr_obuf_reg[9]_i_7_n_1 ;
  wire \addr_obuf_reg[9]_i_7_n_2 ;
  wire \addr_obuf_reg[9]_i_7_n_3 ;
  wire \addr_obuf_reg[9]_i_7_n_4 ;
  wire \addr_obuf_reg[9]_i_7_n_5 ;
  wire \addr_obuf_reg[9]_i_7_n_6 ;
  wire \addr_obuf_reg[9]_i_7_n_7 ;
  wire \addr_obuf_reg[9]_i_9_n_0 ;
  wire \addr_obuf_reg[9]_i_9_n_1 ;
  wire \addr_obuf_reg[9]_i_9_n_2 ;
  wire \addr_obuf_reg[9]_i_9_n_3 ;
  wire \addr_obuf_reg[9]_i_9_n_4 ;
  wire \addr_obuf_reg[9]_i_9_n_5 ;
  wire \addr_obuf_reg[9]_i_9_n_6 ;
  wire [9:0]count;
  wire \data_num_reg[6] ;
  wire \data_num_reg[7] ;
  wire [0:0]\data_num_reg[9] ;
  wire en;
  wire en_din_reg;
  wire load_w;
  wire load_w_i_2_n_0;
  wire load_w_reg;
  wire \offset[9]_i_10_n_0 ;
  wire \offset[9]_i_11_n_0 ;
  wire \offset[9]_i_2_n_0 ;
  wire \offset[9]_i_4_n_0 ;
  wire \offset[9]_i_5_n_0 ;
  wire \offset[9]_i_6_n_0 ;
  wire \offset[9]_i_7_n_0 ;
  wire \offset[9]_i_8_n_0 ;
  wire [9:0]\offset_reg[9] ;
  wire \offset_reg[9]_i_3_n_0 ;
  wire \offset_reg[9]_i_3_n_1 ;
  wire \offset_reg[9]_i_3_n_2 ;
  wire \offset_reg[9]_i_3_n_3 ;
  wire \offset_reg[9]_i_3_n_4 ;
  wire \offset_reg[9]_i_3_n_5 ;
  wire \offset_reg[9]_i_3_n_6 ;
  wire \offset_reg[9]_i_3_n_7 ;
  wire \offset_reg[9]_i_9_n_3 ;
  wire \offset_reg[9]_i_9_n_6 ;
  wire \offset_reg[9]_i_9_n_7 ;
  wire [9:0]p_0_in;
  wire sys_clk;
  wire ticktock;
  wire \ticktock[9]_i_3_n_0 ;
  wire we_obuf;
  wire we_obuf_i_2_n_0;
  wire we_obuf_i_3_n_0;
  wire we_obuf_i_4_n_0;
  wire we_obuf_reg;
  wire [3:1]\NLW_addr_obuf_reg[9]_i_11_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_obuf_reg[9]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_obuf_reg[9]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_offset_reg[9]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_offset_reg[9]_i_9_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    \addr_obuf[9]_i_1 
       (.I0(\addr_obuf[9]_i_3_n_0 ),
        .I1(\addr_obuf[9]_i_4_n_0 ),
        .I2(\addr_obuf[9]_i_5_n_0 ),
        .I3(\addr_obuf[9]_i_6_n_0 ),
        .I4(\offset[9]_i_4_n_0 ),
        .I5(\addr_obuf_reg[9]_i_7_n_6 ),
        .O(\addr_obuf_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_12 
       (.I0(count[7]),
        .I1(\offset_reg[9] [7]),
        .O(\addr_obuf[9]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_13 
       (.I0(count[6]),
        .I1(\offset_reg[9] [6]),
        .O(\addr_obuf[9]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_14 
       (.I0(count[5]),
        .I1(\offset_reg[9] [5]),
        .O(\addr_obuf[9]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_15 
       (.I0(count[4]),
        .I1(\offset_reg[9] [4]),
        .O(\addr_obuf[9]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_16 
       (.I0(count[3]),
        .I1(\offset_reg[9] [3]),
        .O(\addr_obuf[9]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_17 
       (.I0(count[2]),
        .I1(\offset_reg[9] [2]),
        .O(\addr_obuf[9]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_18 
       (.I0(count[1]),
        .I1(\offset_reg[9] [1]),
        .O(\addr_obuf[9]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_19 
       (.I0(count[0]),
        .I1(\offset_reg[9] [0]),
        .O(\addr_obuf[9]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_20 
       (.I0(count[7]),
        .I1(\offset_reg[9] [7]),
        .O(\addr_obuf[9]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_21 
       (.I0(count[6]),
        .I1(\offset_reg[9] [6]),
        .O(\addr_obuf[9]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_22 
       (.I0(count[5]),
        .I1(\offset_reg[9] [5]),
        .O(\addr_obuf[9]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_23 
       (.I0(count[4]),
        .I1(\offset_reg[9] [4]),
        .O(\addr_obuf[9]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_24 
       (.I0(count[9]),
        .I1(\offset_reg[9] [9]),
        .O(\addr_obuf[9]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_obuf[9]_i_25 
       (.I0(count[8]),
        .I1(\offset_reg[9] [8]),
        .O(\addr_obuf[9]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \addr_obuf[9]_i_3 
       (.I0(count[0]),
        .I1(\offset_reg[9] [0]),
        .I2(\addr_obuf_reg[9]_i_9_n_6 ),
        .I3(\addr_obuf_reg[9]_i_9_n_4 ),
        .I4(\addr_obuf_reg[9]_i_9_n_5 ),
        .O(\addr_obuf[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addr_obuf[9]_i_4 
       (.I0(\addr_obuf_reg[9]_i_10_n_6 ),
        .I1(\addr_obuf_reg[9]_i_10_n_7 ),
        .I2(\addr_obuf_reg[9]_i_10_n_4 ),
        .I3(\addr_obuf_reg[9]_i_10_n_5 ),
        .O(\addr_obuf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_obuf[9]_i_5 
       (.I0(\addr_obuf_reg[9]_i_11_n_6 ),
        .I1(\addr_obuf_reg[9]_i_11_n_7 ),
        .I2(\addr_obuf_reg[9]_i_11_n_1 ),
        .O(\addr_obuf[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7F7F7FFF)) 
    \addr_obuf[9]_i_6 
       (.I0(\offset_reg[9]_i_3_n_4 ),
        .I1(\offset_reg[9]_i_3_n_5 ),
        .I2(\addr_obuf_reg[9]_i_7_n_7 ),
        .I3(\offset_reg[9]_i_3_n_7 ),
        .I4(\offset_reg[9]_i_3_n_6 ),
        .O(\addr_obuf[9]_i_6_n_0 ));
  CARRY4 \addr_obuf_reg[9]_i_10 
       (.CI(\addr_obuf_reg[9]_i_9_n_0 ),
        .CO({\addr_obuf_reg[9]_i_10_n_0 ,\addr_obuf_reg[9]_i_10_n_1 ,\addr_obuf_reg[9]_i_10_n_2 ,\addr_obuf_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(count[7:4]),
        .O({\addr_obuf_reg[9]_i_10_n_4 ,\addr_obuf_reg[9]_i_10_n_5 ,\addr_obuf_reg[9]_i_10_n_6 ,\addr_obuf_reg[9]_i_10_n_7 }),
        .S({\addr_obuf[9]_i_20_n_0 ,\addr_obuf[9]_i_21_n_0 ,\addr_obuf[9]_i_22_n_0 ,\addr_obuf[9]_i_23_n_0 }));
  CARRY4 \addr_obuf_reg[9]_i_11 
       (.CI(\addr_obuf_reg[9]_i_10_n_0 ),
        .CO({\NLW_addr_obuf_reg[9]_i_11_CO_UNCONNECTED [3],\addr_obuf_reg[9]_i_11_n_1 ,\NLW_addr_obuf_reg[9]_i_11_CO_UNCONNECTED [1],\addr_obuf_reg[9]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,count[9:8]}),
        .O({\NLW_addr_obuf_reg[9]_i_11_O_UNCONNECTED [3:2],\addr_obuf_reg[9]_i_11_n_6 ,\addr_obuf_reg[9]_i_11_n_7 }),
        .S({1'b0,1'b1,\addr_obuf[9]_i_24_n_0 ,\addr_obuf[9]_i_25_n_0 }));
  CARRY4 \addr_obuf_reg[9]_i_7 
       (.CI(\offset_reg[9]_i_3_n_0 ),
        .CO({\addr_obuf_reg[9]_i_7_n_0 ,\addr_obuf_reg[9]_i_7_n_1 ,\addr_obuf_reg[9]_i_7_n_2 ,\addr_obuf_reg[9]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(count[7:4]),
        .O({\addr_obuf_reg[9]_i_7_n_4 ,\addr_obuf_reg[9]_i_7_n_5 ,\addr_obuf_reg[9]_i_7_n_6 ,\addr_obuf_reg[9]_i_7_n_7 }),
        .S({\addr_obuf[9]_i_12_n_0 ,\addr_obuf[9]_i_13_n_0 ,\addr_obuf[9]_i_14_n_0 ,\addr_obuf[9]_i_15_n_0 }));
  CARRY4 \addr_obuf_reg[9]_i_9 
       (.CI(1'b0),
        .CO({\addr_obuf_reg[9]_i_9_n_0 ,\addr_obuf_reg[9]_i_9_n_1 ,\addr_obuf_reg[9]_i_9_n_2 ,\addr_obuf_reg[9]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI(count[3:0]),
        .O({\addr_obuf_reg[9]_i_9_n_4 ,\addr_obuf_reg[9]_i_9_n_5 ,\addr_obuf_reg[9]_i_9_n_6 ,\NLW_addr_obuf_reg[9]_i_9_O_UNCONNECTED [0]}),
        .S({\addr_obuf[9]_i_16_n_0 ,\addr_obuf[9]_i_17_n_0 ,\addr_obuf[9]_i_18_n_0 ,\addr_obuf[9]_i_19_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_num[9]_i_1 
       (.I0(\addr_obuf_reg[0] ),
        .I1(\data_num_reg[7] ),
        .O(\data_num_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    en_din_i_2
       (.I0(count[2]),
        .I1(count[3]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(load_w_i_2_n_0),
        .O(en_din_reg));
  LUT6 #(
    .INIT(64'hFFDFFFFF00020000)) 
    load_w_i_1
       (.I0(count[2]),
        .I1(count[3]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(load_w_i_2_n_0),
        .I5(load_w),
        .O(load_w_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    load_w_i_2
       (.I0(count[6]),
        .I1(count[7]),
        .I2(count[4]),
        .I3(count[5]),
        .I4(count[9]),
        .I5(count[8]),
        .O(load_w_i_2_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \offset[9]_i_1 
       (.I0(\offset[9]_i_2_n_0 ),
        .I1(\offset_reg[9]_i_3_n_6 ),
        .I2(\offset_reg[9]_i_3_n_7 ),
        .I3(\offset_reg[9]_i_3_n_4 ),
        .I4(\offset_reg[9]_i_3_n_5 ),
        .I5(\offset[9]_i_4_n_0 ),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \offset[9]_i_10 
       (.I0(count[9]),
        .I1(\offset_reg[9] [9]),
        .O(\offset[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset[9]_i_11 
       (.I0(count[8]),
        .I1(\offset_reg[9] [8]),
        .O(\offset[9]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \offset[9]_i_2 
       (.I0(\addr_obuf_reg[9]_i_7_n_6 ),
        .I1(\addr_obuf_reg[9]_i_7_n_7 ),
        .O(\offset[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \offset[9]_i_4 
       (.I0(\addr_obuf_reg[9]_i_7_n_5 ),
        .I1(\addr_obuf_reg[9]_i_7_n_4 ),
        .I2(\offset_reg[9]_i_9_n_7 ),
        .I3(\offset_reg[9]_i_9_n_6 ),
        .I4(\data_num_reg[6] ),
        .O(\offset[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset[9]_i_5 
       (.I0(count[3]),
        .I1(\offset_reg[9] [3]),
        .O(\offset[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset[9]_i_6 
       (.I0(count[2]),
        .I1(\offset_reg[9] [2]),
        .O(\offset[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset[9]_i_7 
       (.I0(count[1]),
        .I1(\offset_reg[9] [1]),
        .O(\offset[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \offset[9]_i_8 
       (.I0(count[0]),
        .I1(\offset_reg[9] [0]),
        .O(\offset[9]_i_8_n_0 ));
  CARRY4 \offset_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\offset_reg[9]_i_3_n_0 ,\offset_reg[9]_i_3_n_1 ,\offset_reg[9]_i_3_n_2 ,\offset_reg[9]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(count[3:0]),
        .O({\offset_reg[9]_i_3_n_4 ,\offset_reg[9]_i_3_n_5 ,\offset_reg[9]_i_3_n_6 ,\offset_reg[9]_i_3_n_7 }),
        .S({\offset[9]_i_5_n_0 ,\offset[9]_i_6_n_0 ,\offset[9]_i_7_n_0 ,\offset[9]_i_8_n_0 }));
  CARRY4 \offset_reg[9]_i_9 
       (.CI(\addr_obuf_reg[9]_i_7_n_0 ),
        .CO({\NLW_offset_reg[9]_i_9_CO_UNCONNECTED [3:1],\offset_reg[9]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,count[8]}),
        .O({\NLW_offset_reg[9]_i_9_O_UNCONNECTED [3:2],\offset_reg[9]_i_9_n_6 ,\offset_reg[9]_i_9_n_7 }),
        .S({1'b0,1'b0,\offset[9]_i_10_n_0 ,\offset[9]_i_11_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ticktock[0]_i_1 
       (.I0(count[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \ticktock[1]_i_1 
       (.I0(count[0]),
        .I1(count[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ticktock[2]_i_1 
       (.I0(count[1]),
        .I1(count[0]),
        .I2(count[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ticktock[3]_i_1 
       (.I0(count[2]),
        .I1(count[0]),
        .I2(count[1]),
        .I3(count[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ticktock[4]_i_1 
       (.I0(count[3]),
        .I1(count[1]),
        .I2(count[0]),
        .I3(count[2]),
        .I4(count[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ticktock[5]_i_1 
       (.I0(count[4]),
        .I1(count[2]),
        .I2(count[0]),
        .I3(count[1]),
        .I4(count[3]),
        .I5(count[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \ticktock[6]_i_1 
       (.I0(\ticktock[9]_i_3_n_0 ),
        .I1(count[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \ticktock[7]_i_1 
       (.I0(count[6]),
        .I1(\ticktock[9]_i_3_n_0 ),
        .I2(count[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \ticktock[8]_i_1 
       (.I0(count[7]),
        .I1(\ticktock[9]_i_3_n_0 ),
        .I2(count[6]),
        .I3(count[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hDFFFFFFF00000000)) 
    \ticktock[9]_i_1 
       (.I0(count[7]),
        .I1(\ticktock[9]_i_3_n_0 ),
        .I2(count[6]),
        .I3(count[8]),
        .I4(count[9]),
        .I5(en),
        .O(ticktock));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \ticktock[9]_i_2 
       (.I0(count[8]),
        .I1(count[6]),
        .I2(\ticktock[9]_i_3_n_0 ),
        .I3(count[7]),
        .I4(count[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ticktock[9]_i_3 
       (.I0(count[4]),
        .I1(count[2]),
        .I2(count[0]),
        .I3(count[1]),
        .I4(count[3]),
        .I5(count[5]),
        .O(\ticktock[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[0] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[0]),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[1] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[1]),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[2] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[2]),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[3] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[3]),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[4] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[4]),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[5] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[5]),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[6] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[6]),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[7] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[7]),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[8] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[8]),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ticktock_reg[9] 
       (.C(sys_clk),
        .CE(ticktock),
        .D(p_0_in[9]),
        .Q(count[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    we_obuf_i_1
       (.I0(\addr_obuf_reg[0] ),
        .I1(we_obuf_i_2_n_0),
        .I2(\data_num_reg[7] ),
        .I3(we_obuf_i_3_n_0),
        .I4(we_obuf),
        .O(we_obuf_reg));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    we_obuf_i_2
       (.I0(\offset_reg[9]_i_3_n_7 ),
        .I1(\offset_reg[9]_i_3_n_6 ),
        .I2(\addr_obuf_reg[9]_i_7_n_7 ),
        .I3(\offset_reg[9]_i_3_n_4 ),
        .I4(\offset_reg[9]_i_3_n_5 ),
        .I5(we_obuf_i_4_n_0),
        .O(we_obuf_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000070000000000)) 
    we_obuf_i_3
       (.I0(\offset_reg[9]_i_3_n_6 ),
        .I1(\offset_reg[9]_i_3_n_5 ),
        .I2(\addr_obuf_reg[9]_i_7_n_7 ),
        .I3(\addr_obuf_reg[9]_i_7_n_6 ),
        .I4(\offset_reg[9]_i_3_n_4 ),
        .I5(\offset[9]_i_4_n_0 ),
        .O(we_obuf_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    we_obuf_i_4
       (.I0(\data_num_reg[6] ),
        .I1(\offset_reg[9]_i_9_n_6 ),
        .I2(\offset_reg[9]_i_9_n_7 ),
        .I3(\addr_obuf_reg[9]_i_7_n_4 ),
        .I4(\addr_obuf_reg[9]_i_7_n_5 ),
        .I5(\addr_obuf_reg[9]_i_7_n_6 ),
        .O(we_obuf_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc
   (P,
    pout0,
    CO,
    outp1,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_0 ,
    pout);
  output [9:0]P;
  output [9:0]pout0;
  output [0:0]CO;
  output [10:0]outp1;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_0 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [0:0]CO;
  wire [9:0]P;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp1;
  wire \outp[10]_i_10_n_0 ;
  wire \outp[10]_i_1__0_n_0 ;
  wire \outp[10]_i_8_n_0 ;
  wire \outp[10]_i_9_n_0 ;
  wire \outp[1]_i_10_n_0 ;
  wire \outp[1]_i_11_n_0 ;
  wire \outp[1]_i_12_n_0 ;
  wire \outp[1]_i_4__3_n_0 ;
  wire \outp[1]_i_5__3_n_0 ;
  wire \outp[1]_i_6_n_0 ;
  wire \outp[1]_i_7_n_0 ;
  wire \outp[1]_i_8_n_0 ;
  wire \outp[1]_i_9_n_0 ;
  wire \outp[5]_i_3__3_n_0 ;
  wire \outp[5]_i_4__3_n_0 ;
  wire \outp[5]_i_5__3_n_0 ;
  wire \outp[5]_i_6_n_0 ;
  wire \outp[9]_i_3__4_n_0 ;
  wire \outp[9]_i_4__4_n_0 ;
  wire \outp[9]_i_5__4_n_0 ;
  wire \outp[9]_i_6__3_n_0 ;
  wire \outp_reg[10]_0 ;
  wire \outp_reg[10]_i_5_n_2 ;
  wire \outp_reg[10]_i_5_n_3 ;
  wire \outp_reg[1]_i_2_n_0 ;
  wire \outp_reg[1]_i_2_n_1 ;
  wire \outp_reg[1]_i_2_n_2 ;
  wire \outp_reg[1]_i_2_n_3 ;
  wire \outp_reg[1]_i_3_n_0 ;
  wire \outp_reg[1]_i_3_n_1 ;
  wire \outp_reg[1]_i_3_n_2 ;
  wire \outp_reg[1]_i_3_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2_n_0 ;
  wire \outp_reg[5]_i_2_n_1 ;
  wire \outp_reg[5]_i_2_n_2 ;
  wire \outp_reg[5]_i_2_n_3 ;
  wire \outp_reg[9]_i_2_n_0 ;
  wire \outp_reg[9]_i_2_n_1 ;
  wire \outp_reg[9]_i_2_n_2 ;
  wire \outp_reg[9]_i_2_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_5_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_10 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__0 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_0 ),
        .O(\outp[10]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_9 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__3 
       (.I0(P[1]),
        .O(\outp[1]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__3 
       (.I0(P[0]),
        .O(\outp[1]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__3 
       (.I0(P[5]),
        .O(\outp[5]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__3 
       (.I0(P[4]),
        .O(\outp[5]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__3 
       (.I0(P[3]),
        .O(\outp[5]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6 
       (.I0(P[2]),
        .O(\outp[5]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__4 
       (.I0(P[9]),
        .O(\outp[9]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__4 
       (.I0(P[8]),
        .O(\outp[9]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__4 
       (.I0(P[7]),
        .O(\outp[9]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__3 
       (.I0(P[6]),
        .O(\outp[9]_i_6__3_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp1[0]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp1[10]),
        .R(\outp[10]_i_1__0_n_0 ));
  CARRY4 \outp_reg[10]_i_5 
       (.CI(\outp_reg[9]_i_2_n_0 ),
        .CO({\NLW_outp_reg[10]_i_5_CO_UNCONNECTED [3],CO,\outp_reg[10]_i_5_n_2 ,\outp_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_8_n_0 ,\outp[10]_i_9_n_0 ,\outp[10]_i_10_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp1[1]),
        .R(\outp[10]_i_1__0_n_0 ));
  CARRY4 \outp_reg[1]_i_2 
       (.CI(\outp_reg[1]_i_3_n_0 ),
        .CO({\outp_reg[1]_i_2_n_0 ,\outp_reg[1]_i_2_n_1 ,\outp_reg[1]_i_2_n_2 ,\outp_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__3_n_0 ,\outp[1]_i_5__3_n_0 ,\outp[1]_i_6_n_0 ,\outp[1]_i_7_n_0 }));
  CARRY4 \outp_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3_n_0 ,\outp_reg[1]_i_3_n_1 ,\outp_reg[1]_i_3_n_2 ,\outp_reg[1]_i_3_n_3 }),
        .CYINIT(\outp[1]_i_8_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9_n_0 ,\outp[1]_i_10_n_0 ,\outp[1]_i_11_n_0 ,\outp[1]_i_12_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp1[2]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp1[3]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp1[4]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp1[5]),
        .R(\outp[10]_i_1__0_n_0 ));
  CARRY4 \outp_reg[5]_i_2 
       (.CI(\outp_reg[1]_i_2_n_0 ),
        .CO({\outp_reg[5]_i_2_n_0 ,\outp_reg[5]_i_2_n_1 ,\outp_reg[5]_i_2_n_2 ,\outp_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__3_n_0 ,\outp[5]_i_4__3_n_0 ,\outp[5]_i_5__3_n_0 ,\outp[5]_i_6_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp1[6]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp1[7]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp1[8]),
        .R(\outp[10]_i_1__0_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp1[9]),
        .R(\outp[10]_i_1__0_n_0 ));
  CARRY4 \outp_reg[9]_i_2 
       (.CI(\outp_reg[5]_i_2_n_0 ),
        .CO({\outp_reg[9]_i_2_n_0 ,\outp_reg[9]_i_2_n_1 ,\outp_reg[9]_i_2_n_2 ,\outp_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__4_n_0 ,\outp[9]_i_4__4_n_0 ,\outp[9]_i_5__4_n_0 ,\outp[9]_i_6__3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,P,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_10
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp4,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp4;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp4;
  wire \outp[10]_i_1__3_n_0 ;
  wire \outp[10]_i_6__1_n_0 ;
  wire \outp[10]_i_7__2_n_0 ;
  wire \outp[10]_i_8__2_n_0 ;
  wire \outp[1]_i_10__2_n_0 ;
  wire \outp[1]_i_11__2_n_0 ;
  wire \outp[1]_i_12__2_n_0 ;
  wire \outp[1]_i_4__6_n_0 ;
  wire \outp[1]_i_5__6_n_0 ;
  wire \outp[1]_i_6__2_n_0 ;
  wire \outp[1]_i_7__2_n_0 ;
  wire \outp[1]_i_8__2_n_0 ;
  wire \outp[1]_i_9__2_n_0 ;
  wire \outp[5]_i_3__6_n_0 ;
  wire \outp[5]_i_4__6_n_0 ;
  wire \outp[5]_i_5__6_n_0 ;
  wire \outp[5]_i_6__2_n_0 ;
  wire \outp[9]_i_3__7_n_0 ;
  wire \outp[9]_i_4__7_n_0 ;
  wire \outp[9]_i_5__7_n_0 ;
  wire \outp[9]_i_6__6_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__1_n_2 ;
  wire \outp_reg[10]_i_4__1_n_3 ;
  wire \outp_reg[1]_i_2__2_n_0 ;
  wire \outp_reg[1]_i_2__2_n_1 ;
  wire \outp_reg[1]_i_2__2_n_2 ;
  wire \outp_reg[1]_i_2__2_n_3 ;
  wire \outp_reg[1]_i_3__2_n_0 ;
  wire \outp_reg[1]_i_3__2_n_1 ;
  wire \outp_reg[1]_i_3__2_n_2 ;
  wire \outp_reg[1]_i_3__2_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__2_n_0 ;
  wire \outp_reg[5]_i_2__2_n_1 ;
  wire \outp_reg[5]_i_2__2_n_2 ;
  wire \outp_reg[5]_i_2__2_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__2_n_0 ;
  wire \outp_reg[9]_i_2__2_n_1 ;
  wire \outp_reg[9]_i_2__2_n_2 ;
  wire \outp_reg[9]_i_2__2_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__1_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__2_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__3 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__1 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__2 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__2 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__2 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__2 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__2 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__6 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__6 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__2 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__2 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__2 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__2 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__6 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__6 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__6 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__2 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__7 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__7 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__7 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__6 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__6_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp4[0]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp4[10]),
        .R(\outp[10]_i_1__3_n_0 ));
  CARRY4 \outp_reg[10]_i_4__1 
       (.CI(\outp_reg[9]_i_2__2_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__1_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__1_n_2 ,\outp_reg[10]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__1_n_0 ,\outp[10]_i_7__2_n_0 ,\outp[10]_i_8__2_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp4[1]),
        .R(\outp[10]_i_1__3_n_0 ));
  CARRY4 \outp_reg[1]_i_2__2 
       (.CI(\outp_reg[1]_i_3__2_n_0 ),
        .CO({\outp_reg[1]_i_2__2_n_0 ,\outp_reg[1]_i_2__2_n_1 ,\outp_reg[1]_i_2__2_n_2 ,\outp_reg[1]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__2_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__6_n_0 ,\outp[1]_i_5__6_n_0 ,\outp[1]_i_6__2_n_0 ,\outp[1]_i_7__2_n_0 }));
  CARRY4 \outp_reg[1]_i_3__2 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__2_n_0 ,\outp_reg[1]_i_3__2_n_1 ,\outp_reg[1]_i_3__2_n_2 ,\outp_reg[1]_i_3__2_n_3 }),
        .CYINIT(\outp[1]_i_8__2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__2_n_0 ,\outp[1]_i_10__2_n_0 ,\outp[1]_i_11__2_n_0 ,\outp[1]_i_12__2_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp4[2]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp4[3]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp4[4]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp4[5]),
        .R(\outp[10]_i_1__3_n_0 ));
  CARRY4 \outp_reg[5]_i_2__2 
       (.CI(\outp_reg[1]_i_2__2_n_0 ),
        .CO({\outp_reg[5]_i_2__2_n_0 ,\outp_reg[5]_i_2__2_n_1 ,\outp_reg[5]_i_2__2_n_2 ,\outp_reg[5]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__6_n_0 ,\outp[5]_i_4__6_n_0 ,\outp[5]_i_5__6_n_0 ,\outp[5]_i_6__2_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp4[6]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp4[7]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp4[8]),
        .R(\outp[10]_i_1__3_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp4[9]),
        .R(\outp[10]_i_1__3_n_0 ));
  CARRY4 \outp_reg[9]_i_2__2 
       (.CI(\outp_reg[5]_i_2__2_n_0 ),
        .CO({\outp_reg[9]_i_2__2_n_0 ,\outp_reg[9]_i_2__2_n_1 ,\outp_reg[9]_i_2__2_n_2 ,\outp_reg[9]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__7_n_0 ,\outp[9]_i_4__7_n_0 ,\outp[9]_i_5__7_n_0 ,\outp[9]_i_6__6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_11
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp5,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp5;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp5;
  wire \outp[10]_i_1__4_n_0 ;
  wire \outp[10]_i_6__2_n_0 ;
  wire \outp[10]_i_7__3_n_0 ;
  wire \outp[10]_i_8__3_n_0 ;
  wire \outp[1]_i_10__3_n_0 ;
  wire \outp[1]_i_11__3_n_0 ;
  wire \outp[1]_i_12__3_n_0 ;
  wire \outp[1]_i_4__7_n_0 ;
  wire \outp[1]_i_5__7_n_0 ;
  wire \outp[1]_i_6__3_n_0 ;
  wire \outp[1]_i_7__3_n_0 ;
  wire \outp[1]_i_8__3_n_0 ;
  wire \outp[1]_i_9__3_n_0 ;
  wire \outp[5]_i_3__7_n_0 ;
  wire \outp[5]_i_4__7_n_0 ;
  wire \outp[5]_i_5__7_n_0 ;
  wire \outp[5]_i_6__3_n_0 ;
  wire \outp[9]_i_3__8_n_0 ;
  wire \outp[9]_i_4__8_n_0 ;
  wire \outp[9]_i_5__8_n_0 ;
  wire \outp[9]_i_6__7_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__2_n_2 ;
  wire \outp_reg[10]_i_4__2_n_3 ;
  wire \outp_reg[1]_i_2__3_n_0 ;
  wire \outp_reg[1]_i_2__3_n_1 ;
  wire \outp_reg[1]_i_2__3_n_2 ;
  wire \outp_reg[1]_i_2__3_n_3 ;
  wire \outp_reg[1]_i_3__3_n_0 ;
  wire \outp_reg[1]_i_3__3_n_1 ;
  wire \outp_reg[1]_i_3__3_n_2 ;
  wire \outp_reg[1]_i_3__3_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__3_n_0 ;
  wire \outp_reg[5]_i_2__3_n_1 ;
  wire \outp_reg[5]_i_2__3_n_2 ;
  wire \outp_reg[5]_i_2__3_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__3_n_0 ;
  wire \outp_reg[9]_i_2__3_n_1 ;
  wire \outp_reg[9]_i_2__3_n_2 ;
  wire \outp_reg[9]_i_2__3_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__2_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__3_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__4 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__2 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__3 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__3 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__3 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__3 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__3 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__7 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__7 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__3 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__3 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__3 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__3 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__7 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__7 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__7 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__3 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__8 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__8 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__8 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__7 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__7_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp5[0]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp5[10]),
        .R(\outp[10]_i_1__4_n_0 ));
  CARRY4 \outp_reg[10]_i_4__2 
       (.CI(\outp_reg[9]_i_2__3_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__2_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__2_n_2 ,\outp_reg[10]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__2_n_0 ,\outp[10]_i_7__3_n_0 ,\outp[10]_i_8__3_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp5[1]),
        .R(\outp[10]_i_1__4_n_0 ));
  CARRY4 \outp_reg[1]_i_2__3 
       (.CI(\outp_reg[1]_i_3__3_n_0 ),
        .CO({\outp_reg[1]_i_2__3_n_0 ,\outp_reg[1]_i_2__3_n_1 ,\outp_reg[1]_i_2__3_n_2 ,\outp_reg[1]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__3_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__7_n_0 ,\outp[1]_i_5__7_n_0 ,\outp[1]_i_6__3_n_0 ,\outp[1]_i_7__3_n_0 }));
  CARRY4 \outp_reg[1]_i_3__3 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__3_n_0 ,\outp_reg[1]_i_3__3_n_1 ,\outp_reg[1]_i_3__3_n_2 ,\outp_reg[1]_i_3__3_n_3 }),
        .CYINIT(\outp[1]_i_8__3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__3_n_0 ,\outp[1]_i_10__3_n_0 ,\outp[1]_i_11__3_n_0 ,\outp[1]_i_12__3_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp5[2]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp5[3]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp5[4]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp5[5]),
        .R(\outp[10]_i_1__4_n_0 ));
  CARRY4 \outp_reg[5]_i_2__3 
       (.CI(\outp_reg[1]_i_2__3_n_0 ),
        .CO({\outp_reg[5]_i_2__3_n_0 ,\outp_reg[5]_i_2__3_n_1 ,\outp_reg[5]_i_2__3_n_2 ,\outp_reg[5]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__7_n_0 ,\outp[5]_i_4__7_n_0 ,\outp[5]_i_5__7_n_0 ,\outp[5]_i_6__3_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp5[6]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp5[7]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp5[8]),
        .R(\outp[10]_i_1__4_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp5[9]),
        .R(\outp[10]_i_1__4_n_0 ));
  CARRY4 \outp_reg[9]_i_2__3 
       (.CI(\outp_reg[5]_i_2__3_n_0 ),
        .CO({\outp_reg[9]_i_2__3_n_0 ,\outp_reg[9]_i_2__3_n_1 ,\outp_reg[9]_i_2__3_n_2 ,\outp_reg[9]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__8_n_0 ,\outp[9]_i_4__8_n_0 ,\outp[9]_i_5__8_n_0 ,\outp[9]_i_6__7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_12
   (P,
    pout0,
    CO,
    outp6,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_0 ,
    pout);
  output [9:0]P;
  output [9:0]pout0;
  output [0:0]CO;
  output [10:0]outp6;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_0 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [0:0]CO;
  wire [9:0]P;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp6;
  wire \outp[10]_i_1__5_n_0 ;
  wire \outp[10]_i_6__3_n_0 ;
  wire \outp[10]_i_7__4_n_0 ;
  wire \outp[10]_i_8__4_n_0 ;
  wire \outp[1]_i_10__4_n_0 ;
  wire \outp[1]_i_11__4_n_0 ;
  wire \outp[1]_i_12__4_n_0 ;
  wire \outp[1]_i_4__8_n_0 ;
  wire \outp[1]_i_5__8_n_0 ;
  wire \outp[1]_i_6__4_n_0 ;
  wire \outp[1]_i_7__4_n_0 ;
  wire \outp[1]_i_8__4_n_0 ;
  wire \outp[1]_i_9__4_n_0 ;
  wire \outp[5]_i_3__8_n_0 ;
  wire \outp[5]_i_4__8_n_0 ;
  wire \outp[5]_i_5__8_n_0 ;
  wire \outp[5]_i_6__4_n_0 ;
  wire \outp[9]_i_3__9_n_0 ;
  wire \outp[9]_i_4__9_n_0 ;
  wire \outp[9]_i_5__9_n_0 ;
  wire \outp[9]_i_6__8_n_0 ;
  wire \outp_reg[10]_0 ;
  wire \outp_reg[10]_i_4__3_n_2 ;
  wire \outp_reg[10]_i_4__3_n_3 ;
  wire \outp_reg[1]_i_2__4_n_0 ;
  wire \outp_reg[1]_i_2__4_n_1 ;
  wire \outp_reg[1]_i_2__4_n_2 ;
  wire \outp_reg[1]_i_2__4_n_3 ;
  wire \outp_reg[1]_i_3__4_n_0 ;
  wire \outp_reg[1]_i_3__4_n_1 ;
  wire \outp_reg[1]_i_3__4_n_2 ;
  wire \outp_reg[1]_i_3__4_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__4_n_0 ;
  wire \outp_reg[5]_i_2__4_n_1 ;
  wire \outp_reg[5]_i_2__4_n_2 ;
  wire \outp_reg[5]_i_2__4_n_3 ;
  wire \outp_reg[9]_i_2__4_n_0 ;
  wire \outp_reg[9]_i_2__4_n_1 ;
  wire \outp_reg[9]_i_2__4_n_2 ;
  wire \outp_reg[9]_i_2__4_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__3_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__4_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__5 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_0 ),
        .O(\outp[10]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__3 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__4 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__4 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__4 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__4 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__4 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__8 
       (.I0(P[1]),
        .O(\outp[1]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__8 
       (.I0(P[0]),
        .O(\outp[1]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__4 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__4 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__4 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__4 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__8 
       (.I0(P[5]),
        .O(\outp[5]_i_3__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__8 
       (.I0(P[4]),
        .O(\outp[5]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__8 
       (.I0(P[3]),
        .O(\outp[5]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__4 
       (.I0(P[2]),
        .O(\outp[5]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__9 
       (.I0(P[9]),
        .O(\outp[9]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__9 
       (.I0(P[8]),
        .O(\outp[9]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__9 
       (.I0(P[7]),
        .O(\outp[9]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__8 
       (.I0(P[6]),
        .O(\outp[9]_i_6__8_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp6[0]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp6[10]),
        .R(\outp[10]_i_1__5_n_0 ));
  CARRY4 \outp_reg[10]_i_4__3 
       (.CI(\outp_reg[9]_i_2__4_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__3_CO_UNCONNECTED [3],CO,\outp_reg[10]_i_4__3_n_2 ,\outp_reg[10]_i_4__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__3_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__3_n_0 ,\outp[10]_i_7__4_n_0 ,\outp[10]_i_8__4_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp6[1]),
        .R(\outp[10]_i_1__5_n_0 ));
  CARRY4 \outp_reg[1]_i_2__4 
       (.CI(\outp_reg[1]_i_3__4_n_0 ),
        .CO({\outp_reg[1]_i_2__4_n_0 ,\outp_reg[1]_i_2__4_n_1 ,\outp_reg[1]_i_2__4_n_2 ,\outp_reg[1]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__4_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__8_n_0 ,\outp[1]_i_5__8_n_0 ,\outp[1]_i_6__4_n_0 ,\outp[1]_i_7__4_n_0 }));
  CARRY4 \outp_reg[1]_i_3__4 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__4_n_0 ,\outp_reg[1]_i_3__4_n_1 ,\outp_reg[1]_i_3__4_n_2 ,\outp_reg[1]_i_3__4_n_3 }),
        .CYINIT(\outp[1]_i_8__4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__4_n_0 ,\outp[1]_i_10__4_n_0 ,\outp[1]_i_11__4_n_0 ,\outp[1]_i_12__4_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp6[2]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp6[3]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp6[4]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp6[5]),
        .R(\outp[10]_i_1__5_n_0 ));
  CARRY4 \outp_reg[5]_i_2__4 
       (.CI(\outp_reg[1]_i_2__4_n_0 ),
        .CO({\outp_reg[5]_i_2__4_n_0 ,\outp_reg[5]_i_2__4_n_1 ,\outp_reg[5]_i_2__4_n_2 ,\outp_reg[5]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__8_n_0 ,\outp[5]_i_4__8_n_0 ,\outp[5]_i_5__8_n_0 ,\outp[5]_i_6__4_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp6[6]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp6[7]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp6[8]),
        .R(\outp[10]_i_1__5_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp6[9]),
        .R(\outp[10]_i_1__5_n_0 ));
  CARRY4 \outp_reg[9]_i_2__4 
       (.CI(\outp_reg[5]_i_2__4_n_0 ),
        .CO({\outp_reg[9]_i_2__4_n_0 ,\outp_reg[9]_i_2__4_n_1 ,\outp_reg[9]_i_2__4_n_2 ,\outp_reg[9]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__9_n_0 ,\outp[9]_i_4__9_n_0 ,\outp[9]_i_5__9_n_0 ,\outp[9]_i_6__8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,P,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_13
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp7,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp7;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp7;
  wire \outp[10]_i_1__6_n_0 ;
  wire \outp[10]_i_6__4_n_0 ;
  wire \outp[10]_i_7__5_n_0 ;
  wire \outp[10]_i_8__5_n_0 ;
  wire \outp[1]_i_10__5_n_0 ;
  wire \outp[1]_i_11__5_n_0 ;
  wire \outp[1]_i_12__5_n_0 ;
  wire \outp[1]_i_4__9_n_0 ;
  wire \outp[1]_i_5__9_n_0 ;
  wire \outp[1]_i_6__5_n_0 ;
  wire \outp[1]_i_7__5_n_0 ;
  wire \outp[1]_i_8__5_n_0 ;
  wire \outp[1]_i_9__5_n_0 ;
  wire \outp[5]_i_3__9_n_0 ;
  wire \outp[5]_i_4__9_n_0 ;
  wire \outp[5]_i_5__9_n_0 ;
  wire \outp[5]_i_6__5_n_0 ;
  wire \outp[9]_i_3__10_n_0 ;
  wire \outp[9]_i_4__10_n_0 ;
  wire \outp[9]_i_5__10_n_0 ;
  wire \outp[9]_i_6__9_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__4_n_2 ;
  wire \outp_reg[10]_i_4__4_n_3 ;
  wire \outp_reg[1]_i_2__5_n_0 ;
  wire \outp_reg[1]_i_2__5_n_1 ;
  wire \outp_reg[1]_i_2__5_n_2 ;
  wire \outp_reg[1]_i_2__5_n_3 ;
  wire \outp_reg[1]_i_3__5_n_0 ;
  wire \outp_reg[1]_i_3__5_n_1 ;
  wire \outp_reg[1]_i_3__5_n_2 ;
  wire \outp_reg[1]_i_3__5_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__5_n_0 ;
  wire \outp_reg[5]_i_2__5_n_1 ;
  wire \outp_reg[5]_i_2__5_n_2 ;
  wire \outp_reg[5]_i_2__5_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__5_n_0 ;
  wire \outp_reg[9]_i_2__5_n_1 ;
  wire \outp_reg[9]_i_2__5_n_2 ;
  wire \outp_reg[9]_i_2__5_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__4_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__5_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__6 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__4 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__5 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__5 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__5 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__5 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__5 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__9 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__9 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__5 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__5 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__5 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__5 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__9 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__9 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__9 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__5 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__10 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__10 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__10 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__9 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__9_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp7[0]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp7[10]),
        .R(\outp[10]_i_1__6_n_0 ));
  CARRY4 \outp_reg[10]_i_4__4 
       (.CI(\outp_reg[9]_i_2__5_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__4_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__4_n_2 ,\outp_reg[10]_i_4__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__4_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__4_n_0 ,\outp[10]_i_7__5_n_0 ,\outp[10]_i_8__5_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp7[1]),
        .R(\outp[10]_i_1__6_n_0 ));
  CARRY4 \outp_reg[1]_i_2__5 
       (.CI(\outp_reg[1]_i_3__5_n_0 ),
        .CO({\outp_reg[1]_i_2__5_n_0 ,\outp_reg[1]_i_2__5_n_1 ,\outp_reg[1]_i_2__5_n_2 ,\outp_reg[1]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__5_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__9_n_0 ,\outp[1]_i_5__9_n_0 ,\outp[1]_i_6__5_n_0 ,\outp[1]_i_7__5_n_0 }));
  CARRY4 \outp_reg[1]_i_3__5 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__5_n_0 ,\outp_reg[1]_i_3__5_n_1 ,\outp_reg[1]_i_3__5_n_2 ,\outp_reg[1]_i_3__5_n_3 }),
        .CYINIT(\outp[1]_i_8__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__5_n_0 ,\outp[1]_i_10__5_n_0 ,\outp[1]_i_11__5_n_0 ,\outp[1]_i_12__5_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp7[2]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp7[3]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp7[4]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp7[5]),
        .R(\outp[10]_i_1__6_n_0 ));
  CARRY4 \outp_reg[5]_i_2__5 
       (.CI(\outp_reg[1]_i_2__5_n_0 ),
        .CO({\outp_reg[5]_i_2__5_n_0 ,\outp_reg[5]_i_2__5_n_1 ,\outp_reg[5]_i_2__5_n_2 ,\outp_reg[5]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__9_n_0 ,\outp[5]_i_4__9_n_0 ,\outp[5]_i_5__9_n_0 ,\outp[5]_i_6__5_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp7[6]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp7[7]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp7[8]),
        .R(\outp[10]_i_1__6_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp7[9]),
        .R(\outp[10]_i_1__6_n_0 ));
  CARRY4 \outp_reg[9]_i_2__5 
       (.CI(\outp_reg[5]_i_2__5_n_0 ),
        .CO({\outp_reg[9]_i_2__5_n_0 ,\outp_reg[9]_i_2__5_n_1 ,\outp_reg[9]_i_2__5_n_2 ,\outp_reg[9]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__10_n_0 ,\outp[9]_i_4__10_n_0 ,\outp[9]_i_5__10_n_0 ,\outp[9]_i_6__9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_14
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp8,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp8;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp8;
  wire \outp[10]_i_1__7_n_0 ;
  wire \outp[10]_i_6__5_n_0 ;
  wire \outp[10]_i_7__6_n_0 ;
  wire \outp[10]_i_8__6_n_0 ;
  wire \outp[1]_i_10__6_n_0 ;
  wire \outp[1]_i_11__6_n_0 ;
  wire \outp[1]_i_12__6_n_0 ;
  wire \outp[1]_i_4__10_n_0 ;
  wire \outp[1]_i_5__10_n_0 ;
  wire \outp[1]_i_6__6_n_0 ;
  wire \outp[1]_i_7__6_n_0 ;
  wire \outp[1]_i_8__6_n_0 ;
  wire \outp[1]_i_9__6_n_0 ;
  wire \outp[5]_i_3__10_n_0 ;
  wire \outp[5]_i_4__10_n_0 ;
  wire \outp[5]_i_5__10_n_0 ;
  wire \outp[5]_i_6__6_n_0 ;
  wire \outp[9]_i_3__11_n_0 ;
  wire \outp[9]_i_4__11_n_0 ;
  wire \outp[9]_i_5__11_n_0 ;
  wire \outp[9]_i_6__10_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__5_n_2 ;
  wire \outp_reg[10]_i_4__5_n_3 ;
  wire \outp_reg[1]_i_2__6_n_0 ;
  wire \outp_reg[1]_i_2__6_n_1 ;
  wire \outp_reg[1]_i_2__6_n_2 ;
  wire \outp_reg[1]_i_2__6_n_3 ;
  wire \outp_reg[1]_i_3__6_n_0 ;
  wire \outp_reg[1]_i_3__6_n_1 ;
  wire \outp_reg[1]_i_3__6_n_2 ;
  wire \outp_reg[1]_i_3__6_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__6_n_0 ;
  wire \outp_reg[5]_i_2__6_n_1 ;
  wire \outp_reg[5]_i_2__6_n_2 ;
  wire \outp_reg[5]_i_2__6_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__6_n_0 ;
  wire \outp_reg[9]_i_2__6_n_1 ;
  wire \outp_reg[9]_i_2__6_n_2 ;
  wire \outp_reg[9]_i_2__6_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__5_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__6_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__7 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__5 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__6 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__6 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__6 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__6 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__6 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__10 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__10 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__6 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__6 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__6 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__6 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__10 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__10 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__10 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__6 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__11 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__11 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__11 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__10 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__10_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp8[0]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp8[10]),
        .R(\outp[10]_i_1__7_n_0 ));
  CARRY4 \outp_reg[10]_i_4__5 
       (.CI(\outp_reg[9]_i_2__6_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__5_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__5_n_2 ,\outp_reg[10]_i_4__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__5_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__5_n_0 ,\outp[10]_i_7__6_n_0 ,\outp[10]_i_8__6_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp8[1]),
        .R(\outp[10]_i_1__7_n_0 ));
  CARRY4 \outp_reg[1]_i_2__6 
       (.CI(\outp_reg[1]_i_3__6_n_0 ),
        .CO({\outp_reg[1]_i_2__6_n_0 ,\outp_reg[1]_i_2__6_n_1 ,\outp_reg[1]_i_2__6_n_2 ,\outp_reg[1]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__6_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__10_n_0 ,\outp[1]_i_5__10_n_0 ,\outp[1]_i_6__6_n_0 ,\outp[1]_i_7__6_n_0 }));
  CARRY4 \outp_reg[1]_i_3__6 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__6_n_0 ,\outp_reg[1]_i_3__6_n_1 ,\outp_reg[1]_i_3__6_n_2 ,\outp_reg[1]_i_3__6_n_3 }),
        .CYINIT(\outp[1]_i_8__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__6_n_0 ,\outp[1]_i_10__6_n_0 ,\outp[1]_i_11__6_n_0 ,\outp[1]_i_12__6_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp8[2]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp8[3]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp8[4]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp8[5]),
        .R(\outp[10]_i_1__7_n_0 ));
  CARRY4 \outp_reg[5]_i_2__6 
       (.CI(\outp_reg[1]_i_2__6_n_0 ),
        .CO({\outp_reg[5]_i_2__6_n_0 ,\outp_reg[5]_i_2__6_n_1 ,\outp_reg[5]_i_2__6_n_2 ,\outp_reg[5]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__10_n_0 ,\outp[5]_i_4__10_n_0 ,\outp[5]_i_5__10_n_0 ,\outp[5]_i_6__6_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp8[6]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp8[7]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp8[8]),
        .R(\outp[10]_i_1__7_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp8[9]),
        .R(\outp[10]_i_1__7_n_0 ));
  CARRY4 \outp_reg[9]_i_2__6 
       (.CI(\outp_reg[5]_i_2__6_n_0 ),
        .CO({\outp_reg[9]_i_2__6_n_0 ,\outp_reg[9]_i_2__6_n_1 ,\outp_reg[9]_i_2__6_n_2 ,\outp_reg[9]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__11_n_0 ,\outp[9]_i_4__11_n_0 ,\outp[9]_i_5__11_n_0 ,\outp[9]_i_6__10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_15
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp9,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp9;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp9;
  wire \outp[10]_i_1__8_n_0 ;
  wire \outp[10]_i_6__6_n_0 ;
  wire \outp[10]_i_7__7_n_0 ;
  wire \outp[10]_i_8__7_n_0 ;
  wire \outp[1]_i_10__7_n_0 ;
  wire \outp[1]_i_11__7_n_0 ;
  wire \outp[1]_i_12__7_n_0 ;
  wire \outp[1]_i_4__11_n_0 ;
  wire \outp[1]_i_5__11_n_0 ;
  wire \outp[1]_i_6__7_n_0 ;
  wire \outp[1]_i_7__7_n_0 ;
  wire \outp[1]_i_8__7_n_0 ;
  wire \outp[1]_i_9__7_n_0 ;
  wire \outp[5]_i_3__11_n_0 ;
  wire \outp[5]_i_4__11_n_0 ;
  wire \outp[5]_i_5__11_n_0 ;
  wire \outp[5]_i_6__7_n_0 ;
  wire \outp[9]_i_3__12_n_0 ;
  wire \outp[9]_i_4__12_n_0 ;
  wire \outp[9]_i_5__12_n_0 ;
  wire \outp[9]_i_6__11_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__6_n_2 ;
  wire \outp_reg[10]_i_4__6_n_3 ;
  wire \outp_reg[1]_i_2__7_n_0 ;
  wire \outp_reg[1]_i_2__7_n_1 ;
  wire \outp_reg[1]_i_2__7_n_2 ;
  wire \outp_reg[1]_i_2__7_n_3 ;
  wire \outp_reg[1]_i_3__7_n_0 ;
  wire \outp_reg[1]_i_3__7_n_1 ;
  wire \outp_reg[1]_i_3__7_n_2 ;
  wire \outp_reg[1]_i_3__7_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__7_n_0 ;
  wire \outp_reg[5]_i_2__7_n_1 ;
  wire \outp_reg[5]_i_2__7_n_2 ;
  wire \outp_reg[5]_i_2__7_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__7_n_0 ;
  wire \outp_reg[9]_i_2__7_n_1 ;
  wire \outp_reg[9]_i_2__7_n_2 ;
  wire \outp_reg[9]_i_2__7_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__6_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__7_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__8 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__6 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__7 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__7 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__7 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__7 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__7 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__11 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__11 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__7 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__7 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__7 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__7 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__11 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__11 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__11 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__7 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__12 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__12 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__12 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__11 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__11_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp9[0]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp9[10]),
        .R(\outp[10]_i_1__8_n_0 ));
  CARRY4 \outp_reg[10]_i_4__6 
       (.CI(\outp_reg[9]_i_2__7_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__6_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__6_n_2 ,\outp_reg[10]_i_4__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__6_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__6_n_0 ,\outp[10]_i_7__7_n_0 ,\outp[10]_i_8__7_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp9[1]),
        .R(\outp[10]_i_1__8_n_0 ));
  CARRY4 \outp_reg[1]_i_2__7 
       (.CI(\outp_reg[1]_i_3__7_n_0 ),
        .CO({\outp_reg[1]_i_2__7_n_0 ,\outp_reg[1]_i_2__7_n_1 ,\outp_reg[1]_i_2__7_n_2 ,\outp_reg[1]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__7_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__11_n_0 ,\outp[1]_i_5__11_n_0 ,\outp[1]_i_6__7_n_0 ,\outp[1]_i_7__7_n_0 }));
  CARRY4 \outp_reg[1]_i_3__7 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__7_n_0 ,\outp_reg[1]_i_3__7_n_1 ,\outp_reg[1]_i_3__7_n_2 ,\outp_reg[1]_i_3__7_n_3 }),
        .CYINIT(\outp[1]_i_8__7_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__7_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__7_n_0 ,\outp[1]_i_10__7_n_0 ,\outp[1]_i_11__7_n_0 ,\outp[1]_i_12__7_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp9[2]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp9[3]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp9[4]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp9[5]),
        .R(\outp[10]_i_1__8_n_0 ));
  CARRY4 \outp_reg[5]_i_2__7 
       (.CI(\outp_reg[1]_i_2__7_n_0 ),
        .CO({\outp_reg[5]_i_2__7_n_0 ,\outp_reg[5]_i_2__7_n_1 ,\outp_reg[5]_i_2__7_n_2 ,\outp_reg[5]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__11_n_0 ,\outp[5]_i_4__11_n_0 ,\outp[5]_i_5__11_n_0 ,\outp[5]_i_6__7_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp9[6]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp9[7]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp9[8]),
        .R(\outp[10]_i_1__8_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp9[9]),
        .R(\outp[10]_i_1__8_n_0 ));
  CARRY4 \outp_reg[9]_i_2__7 
       (.CI(\outp_reg[5]_i_2__7_n_0 ),
        .CO({\outp_reg[9]_i_2__7_n_0 ,\outp_reg[9]_i_2__7_n_1 ,\outp_reg[9]_i_2__7_n_2 ,\outp_reg[9]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__12_n_0 ,\outp[9]_i_4__12_n_0 ,\outp[9]_i_5__12_n_0 ,\outp[9]_i_6__11_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_7
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp10,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp10;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp10;
  wire \outp[10]_i_1__9_n_0 ;
  wire \outp[10]_i_6__7_n_0 ;
  wire \outp[10]_i_7__8_n_0 ;
  wire \outp[10]_i_8__8_n_0 ;
  wire \outp[1]_i_10__8_n_0 ;
  wire \outp[1]_i_11__8_n_0 ;
  wire \outp[1]_i_12__8_n_0 ;
  wire \outp[1]_i_4__12_n_0 ;
  wire \outp[1]_i_5__12_n_0 ;
  wire \outp[1]_i_6__8_n_0 ;
  wire \outp[1]_i_7__8_n_0 ;
  wire \outp[1]_i_8__8_n_0 ;
  wire \outp[1]_i_9__8_n_0 ;
  wire \outp[5]_i_3__12_n_0 ;
  wire \outp[5]_i_4__12_n_0 ;
  wire \outp[5]_i_5__12_n_0 ;
  wire \outp[5]_i_6__8_n_0 ;
  wire \outp[9]_i_3__13_n_0 ;
  wire \outp[9]_i_4__13_n_0 ;
  wire \outp[9]_i_5__13_n_0 ;
  wire \outp[9]_i_6__12_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__7_n_2 ;
  wire \outp_reg[10]_i_4__7_n_3 ;
  wire \outp_reg[1]_i_2__8_n_0 ;
  wire \outp_reg[1]_i_2__8_n_1 ;
  wire \outp_reg[1]_i_2__8_n_2 ;
  wire \outp_reg[1]_i_2__8_n_3 ;
  wire \outp_reg[1]_i_3__8_n_0 ;
  wire \outp_reg[1]_i_3__8_n_1 ;
  wire \outp_reg[1]_i_3__8_n_2 ;
  wire \outp_reg[1]_i_3__8_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__8_n_0 ;
  wire \outp_reg[5]_i_2__8_n_1 ;
  wire \outp_reg[5]_i_2__8_n_2 ;
  wire \outp_reg[5]_i_2__8_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__8_n_0 ;
  wire \outp_reg[9]_i_2__8_n_1 ;
  wire \outp_reg[9]_i_2__8_n_2 ;
  wire \outp_reg[9]_i_2__8_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__7_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__8_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__9 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__7 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__8 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__8 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__8 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__8 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__8 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__12 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__12 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__8 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__8 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__8 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__8 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__12 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__12 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__12 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__8 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__13 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__13 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__13 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__12 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__12_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp10[0]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp10[10]),
        .R(\outp[10]_i_1__9_n_0 ));
  CARRY4 \outp_reg[10]_i_4__7 
       (.CI(\outp_reg[9]_i_2__8_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__7_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__7_n_2 ,\outp_reg[10]_i_4__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__7_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__7_n_0 ,\outp[10]_i_7__8_n_0 ,\outp[10]_i_8__8_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp10[1]),
        .R(\outp[10]_i_1__9_n_0 ));
  CARRY4 \outp_reg[1]_i_2__8 
       (.CI(\outp_reg[1]_i_3__8_n_0 ),
        .CO({\outp_reg[1]_i_2__8_n_0 ,\outp_reg[1]_i_2__8_n_1 ,\outp_reg[1]_i_2__8_n_2 ,\outp_reg[1]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__8_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__12_n_0 ,\outp[1]_i_5__12_n_0 ,\outp[1]_i_6__8_n_0 ,\outp[1]_i_7__8_n_0 }));
  CARRY4 \outp_reg[1]_i_3__8 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__8_n_0 ,\outp_reg[1]_i_3__8_n_1 ,\outp_reg[1]_i_3__8_n_2 ,\outp_reg[1]_i_3__8_n_3 }),
        .CYINIT(\outp[1]_i_8__8_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__8_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__8_n_0 ,\outp[1]_i_10__8_n_0 ,\outp[1]_i_11__8_n_0 ,\outp[1]_i_12__8_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp10[2]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp10[3]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp10[4]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp10[5]),
        .R(\outp[10]_i_1__9_n_0 ));
  CARRY4 \outp_reg[5]_i_2__8 
       (.CI(\outp_reg[1]_i_2__8_n_0 ),
        .CO({\outp_reg[5]_i_2__8_n_0 ,\outp_reg[5]_i_2__8_n_1 ,\outp_reg[5]_i_2__8_n_2 ,\outp_reg[5]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__12_n_0 ,\outp[5]_i_4__12_n_0 ,\outp[5]_i_5__12_n_0 ,\outp[5]_i_6__8_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp10[6]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp10[7]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp10[8]),
        .R(\outp[10]_i_1__9_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp10[9]),
        .R(\outp[10]_i_1__9_n_0 ));
  CARRY4 \outp_reg[9]_i_2__8 
       (.CI(\outp_reg[5]_i_2__8_n_0 ),
        .CO({\outp_reg[9]_i_2__8_n_0 ,\outp_reg[9]_i_2__8_n_1 ,\outp_reg[9]_i_2__8_n_2 ,\outp_reg[9]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__13_n_0 ,\outp[9]_i_4__13_n_0 ,\outp[9]_i_5__13_n_0 ,\outp[9]_i_6__12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_8
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp2,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp2;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp2;
  wire \outp[10]_i_1__1_n_0 ;
  wire \outp[10]_i_6_n_0 ;
  wire \outp[10]_i_7__0_n_0 ;
  wire \outp[10]_i_8__0_n_0 ;
  wire \outp[1]_i_10__0_n_0 ;
  wire \outp[1]_i_11__0_n_0 ;
  wire \outp[1]_i_12__0_n_0 ;
  wire \outp[1]_i_4__4_n_0 ;
  wire \outp[1]_i_5__4_n_0 ;
  wire \outp[1]_i_6__0_n_0 ;
  wire \outp[1]_i_7__0_n_0 ;
  wire \outp[1]_i_8__0_n_0 ;
  wire \outp[1]_i_9__0_n_0 ;
  wire \outp[5]_i_3__4_n_0 ;
  wire \outp[5]_i_4__4_n_0 ;
  wire \outp[5]_i_5__4_n_0 ;
  wire \outp[5]_i_6__0_n_0 ;
  wire \outp[9]_i_3__5_n_0 ;
  wire \outp[9]_i_4__5_n_0 ;
  wire \outp[9]_i_5__5_n_0 ;
  wire \outp[9]_i_6__4_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4_n_2 ;
  wire \outp_reg[10]_i_4_n_3 ;
  wire \outp_reg[1]_i_2__0_n_0 ;
  wire \outp_reg[1]_i_2__0_n_1 ;
  wire \outp_reg[1]_i_2__0_n_2 ;
  wire \outp_reg[1]_i_2__0_n_3 ;
  wire \outp_reg[1]_i_3__0_n_0 ;
  wire \outp_reg[1]_i_3__0_n_1 ;
  wire \outp_reg[1]_i_3__0_n_2 ;
  wire \outp_reg[1]_i_3__0_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__0_n_0 ;
  wire \outp_reg[5]_i_2__0_n_1 ;
  wire \outp_reg[5]_i_2__0_n_2 ;
  wire \outp_reg[5]_i_2__0_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__0_n_0 ;
  wire \outp_reg[9]_i_2__0_n_1 ;
  wire \outp_reg[9]_i_2__0_n_2 ;
  wire \outp_reg[9]_i_2__0_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__0_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__1 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__0 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__0 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__0 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__0 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__0 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__4 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__4 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__0 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__0 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__0 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__0 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__4 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__4 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__4 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__0 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__5 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__5 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__5 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__4 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__4_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp2[0]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp2[10]),
        .R(\outp[10]_i_1__1_n_0 ));
  CARRY4 \outp_reg[10]_i_4 
       (.CI(\outp_reg[9]_i_2__0_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4_n_2 ,\outp_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6_n_0 ,\outp[10]_i_7__0_n_0 ,\outp[10]_i_8__0_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp2[1]),
        .R(\outp[10]_i_1__1_n_0 ));
  CARRY4 \outp_reg[1]_i_2__0 
       (.CI(\outp_reg[1]_i_3__0_n_0 ),
        .CO({\outp_reg[1]_i_2__0_n_0 ,\outp_reg[1]_i_2__0_n_1 ,\outp_reg[1]_i_2__0_n_2 ,\outp_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__0_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__4_n_0 ,\outp[1]_i_5__4_n_0 ,\outp[1]_i_6__0_n_0 ,\outp[1]_i_7__0_n_0 }));
  CARRY4 \outp_reg[1]_i_3__0 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__0_n_0 ,\outp_reg[1]_i_3__0_n_1 ,\outp_reg[1]_i_3__0_n_2 ,\outp_reg[1]_i_3__0_n_3 }),
        .CYINIT(\outp[1]_i_8__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__0_n_0 ,\outp[1]_i_10__0_n_0 ,\outp[1]_i_11__0_n_0 ,\outp[1]_i_12__0_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp2[2]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp2[3]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp2[4]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp2[5]),
        .R(\outp[10]_i_1__1_n_0 ));
  CARRY4 \outp_reg[5]_i_2__0 
       (.CI(\outp_reg[1]_i_2__0_n_0 ),
        .CO({\outp_reg[5]_i_2__0_n_0 ,\outp_reg[5]_i_2__0_n_1 ,\outp_reg[5]_i_2__0_n_2 ,\outp_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__4_n_0 ,\outp[5]_i_4__4_n_0 ,\outp[5]_i_5__4_n_0 ,\outp[5]_i_6__0_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp2[6]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp2[7]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp2[8]),
        .R(\outp[10]_i_1__1_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp2[9]),
        .R(\outp[10]_i_1__1_n_0 ));
  CARRY4 \outp_reg[9]_i_2__0 
       (.CI(\outp_reg[5]_i_2__0_n_0 ),
        .CO({\outp_reg[9]_i_2__0_n_0 ,\outp_reg[9]_i_2__0_n_1 ,\outp_reg[9]_i_2__0_n_2 ,\outp_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__5_n_0 ,\outp[9]_i_4__5_n_0 ,\outp[9]_i_5__5_n_0 ,\outp[9]_i_6__4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_9
   (\outp_reg[9]_0 ,
    pout0,
    \outp_reg[10]_0 ,
    outp3,
    en,
    sys_clk,
    Q,
    A,
    \outp_reg[2]_0 ,
    \outp_reg[10]_1 ,
    pout);
  output [9:0]\outp_reg[9]_0 ;
  output [9:0]pout0;
  output [0:0]\outp_reg[10]_0 ;
  output [10:0]outp3;
  input en;
  input sys_clk;
  input [9:0]Q;
  input [7:0]A;
  input \outp_reg[2]_0 ;
  input \outp_reg[10]_1 ;
  input [10:0]pout;

  wire [7:0]A;
  wire [9:0]Q;
  wire data0;
  wire en;
  wire [10:0]outp3;
  wire \outp[10]_i_1__2_n_0 ;
  wire \outp[10]_i_6__0_n_0 ;
  wire \outp[10]_i_7__1_n_0 ;
  wire \outp[10]_i_8__1_n_0 ;
  wire \outp[1]_i_10__1_n_0 ;
  wire \outp[1]_i_11__1_n_0 ;
  wire \outp[1]_i_12__1_n_0 ;
  wire \outp[1]_i_4__5_n_0 ;
  wire \outp[1]_i_5__5_n_0 ;
  wire \outp[1]_i_6__1_n_0 ;
  wire \outp[1]_i_7__1_n_0 ;
  wire \outp[1]_i_8__1_n_0 ;
  wire \outp[1]_i_9__1_n_0 ;
  wire \outp[5]_i_3__5_n_0 ;
  wire \outp[5]_i_4__5_n_0 ;
  wire \outp[5]_i_5__5_n_0 ;
  wire \outp[5]_i_6__1_n_0 ;
  wire \outp[9]_i_3__6_n_0 ;
  wire \outp[9]_i_4__6_n_0 ;
  wire \outp[9]_i_5__6_n_0 ;
  wire \outp[9]_i_6__5_n_0 ;
  wire [0:0]\outp_reg[10]_0 ;
  wire \outp_reg[10]_1 ;
  wire \outp_reg[10]_i_4__0_n_2 ;
  wire \outp_reg[10]_i_4__0_n_3 ;
  wire \outp_reg[1]_i_2__1_n_0 ;
  wire \outp_reg[1]_i_2__1_n_1 ;
  wire \outp_reg[1]_i_2__1_n_2 ;
  wire \outp_reg[1]_i_2__1_n_3 ;
  wire \outp_reg[1]_i_3__1_n_0 ;
  wire \outp_reg[1]_i_3__1_n_1 ;
  wire \outp_reg[1]_i_3__1_n_2 ;
  wire \outp_reg[1]_i_3__1_n_3 ;
  wire \outp_reg[2]_0 ;
  wire \outp_reg[5]_i_2__1_n_0 ;
  wire \outp_reg[5]_i_2__1_n_1 ;
  wire \outp_reg[5]_i_2__1_n_2 ;
  wire \outp_reg[5]_i_2__1_n_3 ;
  wire [9:0]\outp_reg[9]_0 ;
  wire \outp_reg[9]_i_2__1_n_0 ;
  wire \outp_reg[9]_i_2__1_n_1 ;
  wire \outp_reg[9]_i_2__1_n_2 ;
  wire \outp_reg[9]_i_2__1_n_3 ;
  wire [10:0]pout;
  wire [9:0]pout0;
  wire pout2_n_100;
  wire pout2_n_101;
  wire pout2_n_102;
  wire pout2_n_103;
  wire pout2_n_104;
  wire pout2_n_105;
  wire pout2_n_86;
  wire pout2_n_87;
  wire pout2_n_88;
  wire pout2_n_99;
  wire sys_clk;
  wire [3:3]\NLW_outp_reg[10]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[10]_i_4__0_O_UNCONNECTED ;
  wire [1:0]\NLW_outp_reg[1]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_outp_reg[1]_i_3__1_O_UNCONNECTED ;
  wire NLW_pout2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_pout2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_pout2_OVERFLOW_UNCONNECTED;
  wire NLW_pout2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_pout2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_pout2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_pout2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_pout2_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_pout2_P_UNCONNECTED;
  wire [47:0]NLW_pout2_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hFE)) 
    \outp[10]_i_1__2 
       (.I0(data0),
        .I1(\outp_reg[2]_0 ),
        .I2(\outp_reg[10]_1 ),
        .O(\outp[10]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_6__0 
       (.I0(pout2_n_86),
        .O(\outp[10]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_7__1 
       (.I0(pout2_n_87),
        .O(\outp[10]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[10]_i_8__1 
       (.I0(pout2_n_88),
        .O(\outp[10]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_10__1 
       (.I0(pout2_n_102),
        .O(\outp[1]_i_10__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_11__1 
       (.I0(pout2_n_103),
        .O(\outp[1]_i_11__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_12__1 
       (.I0(pout2_n_104),
        .O(\outp[1]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_4__5 
       (.I0(\outp_reg[9]_0 [1]),
        .O(\outp[1]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_5__5 
       (.I0(\outp_reg[9]_0 [0]),
        .O(\outp[1]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_6__1 
       (.I0(pout2_n_99),
        .O(\outp[1]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_7__1 
       (.I0(pout2_n_100),
        .O(\outp[1]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_8__1 
       (.I0(pout2_n_105),
        .O(\outp[1]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[1]_i_9__1 
       (.I0(pout2_n_101),
        .O(\outp[1]_i_9__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_3__5 
       (.I0(\outp_reg[9]_0 [5]),
        .O(\outp[5]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_4__5 
       (.I0(\outp_reg[9]_0 [4]),
        .O(\outp[5]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_5__5 
       (.I0(\outp_reg[9]_0 [3]),
        .O(\outp[5]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[5]_i_6__1 
       (.I0(\outp_reg[9]_0 [2]),
        .O(\outp[5]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_3__6 
       (.I0(\outp_reg[9]_0 [9]),
        .O(\outp[9]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_4__6 
       (.I0(\outp_reg[9]_0 [8]),
        .O(\outp[9]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_5__6 
       (.I0(\outp_reg[9]_0 [7]),
        .O(\outp[9]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outp[9]_i_6__5 
       (.I0(\outp_reg[9]_0 [6]),
        .O(\outp[9]_i_6__5_n_0 ));
  FDRE \outp_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[0]),
        .Q(outp3[0]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[10]),
        .Q(outp3[10]),
        .R(\outp[10]_i_1__2_n_0 ));
  CARRY4 \outp_reg[10]_i_4__0 
       (.CI(\outp_reg[9]_i_2__1_n_0 ),
        .CO({\NLW_outp_reg[10]_i_4__0_CO_UNCONNECTED [3],\outp_reg[10]_0 ,\outp_reg[10]_i_4__0_n_2 ,\outp_reg[10]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[10]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\outp[10]_i_6__0_n_0 ,\outp[10]_i_7__1_n_0 ,\outp[10]_i_8__1_n_0 }));
  FDRE \outp_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[1]),
        .Q(outp3[1]),
        .R(\outp[10]_i_1__2_n_0 ));
  CARRY4 \outp_reg[1]_i_2__1 
       (.CI(\outp_reg[1]_i_3__1_n_0 ),
        .CO({\outp_reg[1]_i_2__1_n_0 ,\outp_reg[1]_i_2__1_n_1 ,\outp_reg[1]_i_2__1_n_2 ,\outp_reg[1]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pout0[1:0],\NLW_outp_reg[1]_i_2__1_O_UNCONNECTED [1:0]}),
        .S({\outp[1]_i_4__5_n_0 ,\outp[1]_i_5__5_n_0 ,\outp[1]_i_6__1_n_0 ,\outp[1]_i_7__1_n_0 }));
  CARRY4 \outp_reg[1]_i_3__1 
       (.CI(1'b0),
        .CO({\outp_reg[1]_i_3__1_n_0 ,\outp_reg[1]_i_3__1_n_1 ,\outp_reg[1]_i_3__1_n_2 ,\outp_reg[1]_i_3__1_n_3 }),
        .CYINIT(\outp[1]_i_8__1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outp_reg[1]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\outp[1]_i_9__1_n_0 ,\outp[1]_i_10__1_n_0 ,\outp[1]_i_11__1_n_0 ,\outp[1]_i_12__1_n_0 }));
  FDRE \outp_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[2]),
        .Q(outp3[2]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[3]),
        .Q(outp3[3]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[4]),
        .Q(outp3[4]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[5]),
        .Q(outp3[5]),
        .R(\outp[10]_i_1__2_n_0 ));
  CARRY4 \outp_reg[5]_i_2__1 
       (.CI(\outp_reg[1]_i_2__1_n_0 ),
        .CO({\outp_reg[5]_i_2__1_n_0 ,\outp_reg[5]_i_2__1_n_1 ,\outp_reg[5]_i_2__1_n_2 ,\outp_reg[5]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[5:2]),
        .S({\outp[5]_i_3__5_n_0 ,\outp[5]_i_4__5_n_0 ,\outp[5]_i_5__5_n_0 ,\outp[5]_i_6__1_n_0 }));
  FDRE \outp_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[6]),
        .Q(outp3[6]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[7]),
        .Q(outp3[7]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[8]),
        .Q(outp3[8]),
        .R(\outp[10]_i_1__2_n_0 ));
  FDRE \outp_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(pout[9]),
        .Q(outp3[9]),
        .R(\outp[10]_i_1__2_n_0 ));
  CARRY4 \outp_reg[9]_i_2__1 
       (.CI(\outp_reg[5]_i_2__1_n_0 ),
        .CO({\outp_reg[9]_i_2__1_n_0 ,\outp_reg[9]_i_2__1_n_1 ,\outp_reg[9]_i_2__1_n_2 ,\outp_reg[9]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pout0[9:6]),
        .S({\outp[9]_i_3__6_n_0 ,\outp[9]_i_4__6_n_0 ,\outp[9]_i_5__6_n_0 ,\outp[9]_i_6__5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFFFFFFE007F),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFFFFFFE007F),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    pout2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_pout2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_pout2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_pout2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_pout2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(en),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(en),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(sys_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_pout2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_pout2_OVERFLOW_UNCONNECTED),
        .P({NLW_pout2_P_UNCONNECTED[47:20],pout2_n_86,pout2_n_87,pout2_n_88,\outp_reg[9]_0 ,pout2_n_99,pout2_n_100,pout2_n_101,pout2_n_102,pout2_n_103,pout2_n_104,pout2_n_105}),
        .PATTERNBDETECT(NLW_pout2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(data0),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_pout2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_pout2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fc_acc" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_acc
   (res1,
    res2,
    res3,
    res4,
    res5,
    res6,
    res7,
    res8,
    res9,
    res10,
    SR,
    \outp_reg[10] ,
    \outp_reg[10]_0 ,
    \outp_reg[10]_1 ,
    \outp_reg[10]_2 ,
    \outp_reg[10]_3 ,
    \outp_reg[10]_4 ,
    \outp_reg[10]_5 ,
    \outp_reg[10]_6 ,
    \outp_reg[10]_7 ,
    en,
    sys_clk,
    outp1,
    outp2,
    outp3,
    outp4,
    outp5,
    outp6,
    outp7,
    outp8,
    outp9,
    outp10);
  output [10:0]res1;
  output [10:0]res2;
  output [10:0]res3;
  output [10:0]res4;
  output [10:0]res5;
  output [10:0]res6;
  output [10:0]res7;
  output [10:0]res8;
  output [10:0]res9;
  output [10:0]res10;
  output [0:0]SR;
  output [0:0]\outp_reg[10] ;
  output [0:0]\outp_reg[10]_0 ;
  output [0:0]\outp_reg[10]_1 ;
  output [0:0]\outp_reg[10]_2 ;
  output [0:0]\outp_reg[10]_3 ;
  output [0:0]\outp_reg[10]_4 ;
  output [0:0]\outp_reg[10]_5 ;
  output [0:0]\outp_reg[10]_6 ;
  output [0:0]\outp_reg[10]_7 ;
  input en;
  input sys_clk;
  input [10:0]outp1;
  input [10:0]outp2;
  input [10:0]outp3;
  input [10:0]outp4;
  input [10:0]outp5;
  input [10:0]outp6;
  input [10:0]outp7;
  input [10:0]outp8;
  input [10:0]outp9;
  input [10:0]outp10;

  wire [0:0]SR;
  wire en;
  wire [8:0]inter100;
  wire [10:9]inter100__0;
  wire inter1013_out;
  wire \inter10[0]_i_1_n_0 ;
  wire \inter10[0]_i_3_n_0 ;
  wire \inter10[0]_i_4_n_0 ;
  wire \inter10[0]_i_5_n_0 ;
  wire \inter10[0]_i_6_n_0 ;
  wire \inter10[10]_i_2_n_0 ;
  wire \inter10[10]_i_4_n_0 ;
  wire \inter10[10]_i_5_n_0 ;
  wire \inter10[10]_i_6_n_0 ;
  wire \inter10[1]_i_1_n_0 ;
  wire \inter10[2]_i_1_n_0 ;
  wire \inter10[3]_i_1_n_0 ;
  wire \inter10[4]_i_1_n_0 ;
  wire \inter10[5]_i_1_n_0 ;
  wire \inter10[6]_i_1_n_0 ;
  wire \inter10[7]_i_1_n_0 ;
  wire \inter10[7]_i_3_n_0 ;
  wire \inter10[7]_i_4_n_0 ;
  wire \inter10[7]_i_5_n_0 ;
  wire \inter10[7]_i_6_n_0 ;
  wire \inter10[8]_i_1_n_0 ;
  wire \inter10[9]_i_1_n_0 ;
  wire \inter10_reg[0]_i_2_n_0 ;
  wire \inter10_reg[0]_i_2_n_1 ;
  wire \inter10_reg[0]_i_2_n_2 ;
  wire \inter10_reg[0]_i_2_n_3 ;
  wire \inter10_reg[10]_i_3_n_2 ;
  wire \inter10_reg[10]_i_3_n_3 ;
  wire \inter10_reg[7]_i_2_n_0 ;
  wire \inter10_reg[7]_i_2_n_1 ;
  wire \inter10_reg[7]_i_2_n_2 ;
  wire \inter10_reg[7]_i_2_n_3 ;
  wire inter1139_out;
  wire \inter1[0]_i_1_n_0 ;
  wire \inter1[0]_i_3_n_0 ;
  wire \inter1[0]_i_4_n_0 ;
  wire \inter1[0]_i_5_n_0 ;
  wire \inter1[0]_i_6_n_0 ;
  wire \inter1[10]_i_2_n_0 ;
  wire \inter1[10]_i_4_n_0 ;
  wire \inter1[10]_i_5_n_0 ;
  wire \inter1[10]_i_6_n_0 ;
  wire \inter1[1]_i_1_n_0 ;
  wire \inter1[2]_i_1_n_0 ;
  wire \inter1[3]_i_1_n_0 ;
  wire \inter1[4]_i_1_n_0 ;
  wire \inter1[5]_i_1_n_0 ;
  wire \inter1[6]_i_1_n_0 ;
  wire \inter1[7]_i_1_n_0 ;
  wire \inter1[7]_i_3_n_0 ;
  wire \inter1[7]_i_4_n_0 ;
  wire \inter1[7]_i_5_n_0 ;
  wire \inter1[7]_i_6_n_0 ;
  wire \inter1[8]_i_1_n_0 ;
  wire \inter1[9]_i_1_n_0 ;
  wire \inter1_reg[0]_i_2_n_0 ;
  wire \inter1_reg[0]_i_2_n_1 ;
  wire \inter1_reg[0]_i_2_n_2 ;
  wire \inter1_reg[0]_i_2_n_3 ;
  wire \inter1_reg[0]_i_2_n_4 ;
  wire \inter1_reg[0]_i_2_n_5 ;
  wire \inter1_reg[0]_i_2_n_6 ;
  wire \inter1_reg[0]_i_2_n_7 ;
  wire \inter1_reg[10]_i_3_n_2 ;
  wire \inter1_reg[10]_i_3_n_3 ;
  wire \inter1_reg[10]_i_3_n_7 ;
  wire \inter1_reg[7]_i_2_n_0 ;
  wire \inter1_reg[7]_i_2_n_1 ;
  wire \inter1_reg[7]_i_2_n_2 ;
  wire \inter1_reg[7]_i_2_n_3 ;
  wire \inter1_reg[7]_i_2_n_4 ;
  wire \inter1_reg[7]_i_2_n_5 ;
  wire \inter1_reg[7]_i_2_n_6 ;
  wire \inter1_reg[7]_i_2_n_7 ;
  wire [8:0]inter20;
  wire [10:9]inter20__0;
  wire inter2135_out;
  wire \inter2[0]_i_1_n_0 ;
  wire \inter2[0]_i_3_n_0 ;
  wire \inter2[0]_i_4_n_0 ;
  wire \inter2[0]_i_5_n_0 ;
  wire \inter2[0]_i_6_n_0 ;
  wire \inter2[10]_i_2_n_0 ;
  wire \inter2[10]_i_4_n_0 ;
  wire \inter2[10]_i_5_n_0 ;
  wire \inter2[10]_i_6_n_0 ;
  wire \inter2[1]_i_1_n_0 ;
  wire \inter2[2]_i_1_n_0 ;
  wire \inter2[3]_i_1_n_0 ;
  wire \inter2[4]_i_1_n_0 ;
  wire \inter2[5]_i_1_n_0 ;
  wire \inter2[6]_i_1_n_0 ;
  wire \inter2[7]_i_1_n_0 ;
  wire \inter2[7]_i_3_n_0 ;
  wire \inter2[7]_i_4_n_0 ;
  wire \inter2[7]_i_5_n_0 ;
  wire \inter2[7]_i_6_n_0 ;
  wire \inter2[8]_i_1_n_0 ;
  wire \inter2[9]_i_1_n_0 ;
  wire \inter2_reg[0]_i_2_n_0 ;
  wire \inter2_reg[0]_i_2_n_1 ;
  wire \inter2_reg[0]_i_2_n_2 ;
  wire \inter2_reg[0]_i_2_n_3 ;
  wire \inter2_reg[10]_i_3_n_2 ;
  wire \inter2_reg[10]_i_3_n_3 ;
  wire \inter2_reg[7]_i_2_n_0 ;
  wire \inter2_reg[7]_i_2_n_1 ;
  wire \inter2_reg[7]_i_2_n_2 ;
  wire \inter2_reg[7]_i_2_n_3 ;
  wire [8:0]inter30;
  wire [10:9]inter30__0;
  wire inter3131_out;
  wire \inter3[0]_i_1_n_0 ;
  wire \inter3[0]_i_3_n_0 ;
  wire \inter3[0]_i_4_n_0 ;
  wire \inter3[0]_i_5_n_0 ;
  wire \inter3[0]_i_6_n_0 ;
  wire \inter3[10]_i_2_n_0 ;
  wire \inter3[10]_i_4_n_0 ;
  wire \inter3[10]_i_5_n_0 ;
  wire \inter3[10]_i_6_n_0 ;
  wire \inter3[1]_i_1_n_0 ;
  wire \inter3[2]_i_1_n_0 ;
  wire \inter3[3]_i_1_n_0 ;
  wire \inter3[4]_i_1_n_0 ;
  wire \inter3[5]_i_1_n_0 ;
  wire \inter3[6]_i_1_n_0 ;
  wire \inter3[7]_i_1_n_0 ;
  wire \inter3[7]_i_3_n_0 ;
  wire \inter3[7]_i_4_n_0 ;
  wire \inter3[7]_i_5_n_0 ;
  wire \inter3[7]_i_6_n_0 ;
  wire \inter3[8]_i_1_n_0 ;
  wire \inter3[9]_i_1_n_0 ;
  wire \inter3_reg[0]_i_2_n_0 ;
  wire \inter3_reg[0]_i_2_n_1 ;
  wire \inter3_reg[0]_i_2_n_2 ;
  wire \inter3_reg[0]_i_2_n_3 ;
  wire \inter3_reg[10]_i_3_n_2 ;
  wire \inter3_reg[10]_i_3_n_3 ;
  wire \inter3_reg[7]_i_2_n_0 ;
  wire \inter3_reg[7]_i_2_n_1 ;
  wire \inter3_reg[7]_i_2_n_2 ;
  wire \inter3_reg[7]_i_2_n_3 ;
  wire [8:0]inter40;
  wire [10:9]inter40__0;
  wire inter4127_out;
  wire \inter4[0]_i_1_n_0 ;
  wire \inter4[0]_i_3_n_0 ;
  wire \inter4[0]_i_4_n_0 ;
  wire \inter4[0]_i_5_n_0 ;
  wire \inter4[0]_i_6_n_0 ;
  wire \inter4[10]_i_2_n_0 ;
  wire \inter4[10]_i_4_n_0 ;
  wire \inter4[10]_i_5_n_0 ;
  wire \inter4[10]_i_6_n_0 ;
  wire \inter4[1]_i_1_n_0 ;
  wire \inter4[2]_i_1_n_0 ;
  wire \inter4[3]_i_1_n_0 ;
  wire \inter4[4]_i_1_n_0 ;
  wire \inter4[5]_i_1_n_0 ;
  wire \inter4[6]_i_1_n_0 ;
  wire \inter4[7]_i_1_n_0 ;
  wire \inter4[7]_i_3_n_0 ;
  wire \inter4[7]_i_4_n_0 ;
  wire \inter4[7]_i_5_n_0 ;
  wire \inter4[7]_i_6_n_0 ;
  wire \inter4[8]_i_1_n_0 ;
  wire \inter4[9]_i_1_n_0 ;
  wire \inter4_reg[0]_i_2_n_0 ;
  wire \inter4_reg[0]_i_2_n_1 ;
  wire \inter4_reg[0]_i_2_n_2 ;
  wire \inter4_reg[0]_i_2_n_3 ;
  wire \inter4_reg[10]_i_3_n_2 ;
  wire \inter4_reg[10]_i_3_n_3 ;
  wire \inter4_reg[7]_i_2_n_0 ;
  wire \inter4_reg[7]_i_2_n_1 ;
  wire \inter4_reg[7]_i_2_n_2 ;
  wire \inter4_reg[7]_i_2_n_3 ;
  wire [8:0]inter50;
  wire [10:9]inter50__0;
  wire inter5123_out;
  wire \inter5[0]_i_1_n_0 ;
  wire \inter5[0]_i_3_n_0 ;
  wire \inter5[0]_i_4_n_0 ;
  wire \inter5[0]_i_5_n_0 ;
  wire \inter5[0]_i_6_n_0 ;
  wire \inter5[10]_i_2_n_0 ;
  wire \inter5[10]_i_4_n_0 ;
  wire \inter5[10]_i_5_n_0 ;
  wire \inter5[10]_i_6_n_0 ;
  wire \inter5[1]_i_1_n_0 ;
  wire \inter5[2]_i_1_n_0 ;
  wire \inter5[3]_i_1_n_0 ;
  wire \inter5[4]_i_1_n_0 ;
  wire \inter5[5]_i_1_n_0 ;
  wire \inter5[6]_i_1_n_0 ;
  wire \inter5[7]_i_1_n_0 ;
  wire \inter5[7]_i_3_n_0 ;
  wire \inter5[7]_i_4_n_0 ;
  wire \inter5[7]_i_5_n_0 ;
  wire \inter5[7]_i_6_n_0 ;
  wire \inter5[8]_i_1_n_0 ;
  wire \inter5[9]_i_1_n_0 ;
  wire \inter5_reg[0]_i_2_n_0 ;
  wire \inter5_reg[0]_i_2_n_1 ;
  wire \inter5_reg[0]_i_2_n_2 ;
  wire \inter5_reg[0]_i_2_n_3 ;
  wire \inter5_reg[10]_i_3_n_2 ;
  wire \inter5_reg[10]_i_3_n_3 ;
  wire \inter5_reg[7]_i_2_n_0 ;
  wire \inter5_reg[7]_i_2_n_1 ;
  wire \inter5_reg[7]_i_2_n_2 ;
  wire \inter5_reg[7]_i_2_n_3 ;
  wire [8:0]inter60;
  wire [10:9]inter60__0;
  wire inter6119_out;
  wire \inter6[0]_i_1_n_0 ;
  wire \inter6[0]_i_3_n_0 ;
  wire \inter6[0]_i_4_n_0 ;
  wire \inter6[0]_i_5_n_0 ;
  wire \inter6[0]_i_6_n_0 ;
  wire \inter6[10]_i_2_n_0 ;
  wire \inter6[10]_i_4_n_0 ;
  wire \inter6[10]_i_5_n_0 ;
  wire \inter6[10]_i_6_n_0 ;
  wire \inter6[1]_i_1_n_0 ;
  wire \inter6[2]_i_1_n_0 ;
  wire \inter6[3]_i_1_n_0 ;
  wire \inter6[4]_i_1_n_0 ;
  wire \inter6[5]_i_1_n_0 ;
  wire \inter6[6]_i_1_n_0 ;
  wire \inter6[7]_i_1_n_0 ;
  wire \inter6[7]_i_3_n_0 ;
  wire \inter6[7]_i_4_n_0 ;
  wire \inter6[7]_i_5_n_0 ;
  wire \inter6[7]_i_6_n_0 ;
  wire \inter6[8]_i_1_n_0 ;
  wire \inter6[9]_i_1_n_0 ;
  wire \inter6_reg[0]_i_2_n_0 ;
  wire \inter6_reg[0]_i_2_n_1 ;
  wire \inter6_reg[0]_i_2_n_2 ;
  wire \inter6_reg[0]_i_2_n_3 ;
  wire \inter6_reg[10]_i_3_n_2 ;
  wire \inter6_reg[10]_i_3_n_3 ;
  wire \inter6_reg[7]_i_2_n_0 ;
  wire \inter6_reg[7]_i_2_n_1 ;
  wire \inter6_reg[7]_i_2_n_2 ;
  wire \inter6_reg[7]_i_2_n_3 ;
  wire [8:0]inter70;
  wire [10:9]inter70__0;
  wire inter7115_out;
  wire \inter7[0]_i_1_n_0 ;
  wire \inter7[0]_i_3_n_0 ;
  wire \inter7[0]_i_4_n_0 ;
  wire \inter7[0]_i_5_n_0 ;
  wire \inter7[0]_i_6_n_0 ;
  wire \inter7[10]_i_2_n_0 ;
  wire \inter7[10]_i_4_n_0 ;
  wire \inter7[10]_i_5_n_0 ;
  wire \inter7[10]_i_6_n_0 ;
  wire \inter7[1]_i_1_n_0 ;
  wire \inter7[2]_i_1_n_0 ;
  wire \inter7[3]_i_1_n_0 ;
  wire \inter7[4]_i_1_n_0 ;
  wire \inter7[5]_i_1_n_0 ;
  wire \inter7[6]_i_1_n_0 ;
  wire \inter7[7]_i_1_n_0 ;
  wire \inter7[7]_i_3_n_0 ;
  wire \inter7[7]_i_4_n_0 ;
  wire \inter7[7]_i_5_n_0 ;
  wire \inter7[7]_i_6_n_0 ;
  wire \inter7[8]_i_1_n_0 ;
  wire \inter7[9]_i_1_n_0 ;
  wire \inter7_reg[0]_i_2_n_0 ;
  wire \inter7_reg[0]_i_2_n_1 ;
  wire \inter7_reg[0]_i_2_n_2 ;
  wire \inter7_reg[0]_i_2_n_3 ;
  wire \inter7_reg[10]_i_3_n_2 ;
  wire \inter7_reg[10]_i_3_n_3 ;
  wire \inter7_reg[7]_i_2_n_0 ;
  wire \inter7_reg[7]_i_2_n_1 ;
  wire \inter7_reg[7]_i_2_n_2 ;
  wire \inter7_reg[7]_i_2_n_3 ;
  wire [8:0]inter80;
  wire [10:9]inter80__0;
  wire inter8111_out;
  wire \inter8[0]_i_1_n_0 ;
  wire \inter8[0]_i_3_n_0 ;
  wire \inter8[0]_i_4_n_0 ;
  wire \inter8[0]_i_5_n_0 ;
  wire \inter8[0]_i_6_n_0 ;
  wire \inter8[10]_i_2_n_0 ;
  wire \inter8[10]_i_4_n_0 ;
  wire \inter8[10]_i_5_n_0 ;
  wire \inter8[10]_i_6_n_0 ;
  wire \inter8[1]_i_1_n_0 ;
  wire \inter8[2]_i_1_n_0 ;
  wire \inter8[3]_i_1_n_0 ;
  wire \inter8[4]_i_1_n_0 ;
  wire \inter8[5]_i_1_n_0 ;
  wire \inter8[6]_i_1_n_0 ;
  wire \inter8[7]_i_1_n_0 ;
  wire \inter8[7]_i_3_n_0 ;
  wire \inter8[7]_i_4_n_0 ;
  wire \inter8[7]_i_5_n_0 ;
  wire \inter8[7]_i_6_n_0 ;
  wire \inter8[8]_i_1_n_0 ;
  wire \inter8[9]_i_1_n_0 ;
  wire \inter8_reg[0]_i_2_n_0 ;
  wire \inter8_reg[0]_i_2_n_1 ;
  wire \inter8_reg[0]_i_2_n_2 ;
  wire \inter8_reg[0]_i_2_n_3 ;
  wire \inter8_reg[10]_i_3_n_2 ;
  wire \inter8_reg[10]_i_3_n_3 ;
  wire \inter8_reg[7]_i_2_n_0 ;
  wire \inter8_reg[7]_i_2_n_1 ;
  wire \inter8_reg[7]_i_2_n_2 ;
  wire \inter8_reg[7]_i_2_n_3 ;
  wire [8:0]inter90;
  wire [10:9]inter90__0;
  wire inter917_out;
  wire \inter9[0]_i_1_n_0 ;
  wire \inter9[0]_i_3_n_0 ;
  wire \inter9[0]_i_4_n_0 ;
  wire \inter9[0]_i_5_n_0 ;
  wire \inter9[0]_i_6_n_0 ;
  wire \inter9[10]_i_2_n_0 ;
  wire \inter9[10]_i_4_n_0 ;
  wire \inter9[10]_i_5_n_0 ;
  wire \inter9[10]_i_6_n_0 ;
  wire \inter9[1]_i_1_n_0 ;
  wire \inter9[2]_i_1_n_0 ;
  wire \inter9[3]_i_1_n_0 ;
  wire \inter9[4]_i_1_n_0 ;
  wire \inter9[5]_i_1_n_0 ;
  wire \inter9[6]_i_1_n_0 ;
  wire \inter9[7]_i_1_n_0 ;
  wire \inter9[7]_i_3_n_0 ;
  wire \inter9[7]_i_4_n_0 ;
  wire \inter9[7]_i_5_n_0 ;
  wire \inter9[7]_i_6_n_0 ;
  wire \inter9[8]_i_1_n_0 ;
  wire \inter9[9]_i_1_n_0 ;
  wire \inter9_reg[0]_i_2_n_0 ;
  wire \inter9_reg[0]_i_2_n_1 ;
  wire \inter9_reg[0]_i_2_n_2 ;
  wire \inter9_reg[0]_i_2_n_3 ;
  wire \inter9_reg[10]_i_3_n_2 ;
  wire \inter9_reg[10]_i_3_n_3 ;
  wire \inter9_reg[7]_i_2_n_0 ;
  wire \inter9_reg[7]_i_2_n_1 ;
  wire \inter9_reg[7]_i_2_n_2 ;
  wire \inter9_reg[7]_i_2_n_3 ;
  wire [10:0]outp1;
  wire [10:0]outp10;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire [10:0]outp6;
  wire [10:0]outp7;
  wire [10:0]outp8;
  wire [10:0]outp9;
  wire [0:0]\outp_reg[10] ;
  wire [0:0]\outp_reg[10]_0 ;
  wire [0:0]\outp_reg[10]_1 ;
  wire [0:0]\outp_reg[10]_2 ;
  wire [0:0]\outp_reg[10]_3 ;
  wire [0:0]\outp_reg[10]_4 ;
  wire [0:0]\outp_reg[10]_5 ;
  wire [0:0]\outp_reg[10]_6 ;
  wire [0:0]\outp_reg[10]_7 ;
  wire [1:0]p_0_in;
  wire [10:0]res1;
  wire [10:0]res10;
  wire [10:0]res2;
  wire [10:0]res3;
  wire [10:0]res4;
  wire [10:0]res5;
  wire [10:0]res6;
  wire [10:0]res7;
  wire [10:0]res8;
  wire [10:0]res9;
  wire sys_clk;
  wire [3:2]\NLW_inter10_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter10_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter1_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter1_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter2_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter2_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter3_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter3_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter4_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter4_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter5_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter5_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter6_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter6_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter7_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter7_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter8_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter8_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_inter9_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_inter9_reg[10]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0420)) 
    \inter10[0]_i_1 
       (.I0(inter100__0[9]),
        .I1(inter100__0[10]),
        .I2(res10[10]),
        .I3(res10[9]),
        .O(\inter10[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[0]_i_3 
       (.I0(res10[3]),
        .I1(outp10[3]),
        .O(\inter10[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[0]_i_4 
       (.I0(res10[2]),
        .I1(outp10[2]),
        .O(\inter10[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[0]_i_5 
       (.I0(res10[1]),
        .I1(outp10[1]),
        .O(\inter10[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[0]_i_6 
       (.I0(res10[0]),
        .I1(outp10[0]),
        .O(\inter10[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter10[10]_i_1 
       (.I0(res10[10]),
        .I1(res10[9]),
        .I2(inter100__0[9]),
        .I3(inter100__0[10]),
        .O(inter1013_out));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter10[10]_i_2 
       (.I0(inter100__0[9]),
        .I1(inter100__0[10]),
        .I2(res10[10]),
        .I3(res10[9]),
        .O(\inter10[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[10]_i_4 
       (.I0(res10[10]),
        .I1(outp10[10]),
        .O(\inter10[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[10]_i_5 
       (.I0(res10[9]),
        .I1(outp10[9]),
        .O(\inter10[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[10]_i_6 
       (.I0(res10[8]),
        .I1(outp10[8]),
        .O(\inter10[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[1]_i_1 
       (.I0(inter100[1]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[2]_i_1 
       (.I0(inter100[2]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[3]_i_1 
       (.I0(inter100[3]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[4]_i_1 
       (.I0(inter100[4]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[5]_i_1 
       (.I0(inter100[5]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[6]_i_1 
       (.I0(inter100[6]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[7]_i_1 
       (.I0(inter100[7]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[7]_i_3 
       (.I0(res10[7]),
        .I1(outp10[7]),
        .O(\inter10[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[7]_i_4 
       (.I0(res10[6]),
        .I1(outp10[6]),
        .O(\inter10[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[7]_i_5 
       (.I0(res10[5]),
        .I1(outp10[5]),
        .O(\inter10[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter10[7]_i_6 
       (.I0(res10[4]),
        .I1(outp10[4]),
        .O(\inter10[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter10[8]_i_1 
       (.I0(inter100[8]),
        .I1(inter100__0[9]),
        .I2(inter100__0[10]),
        .I3(res10[10]),
        .I4(res10[9]),
        .O(\inter10[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter10[9]_i_1 
       (.I0(inter100__0[9]),
        .I1(inter100__0[10]),
        .I2(res10[10]),
        .I3(res10[9]),
        .O(\inter10[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter100[0]),
        .Q(res10[0]),
        .S(\inter10[0]_i_1_n_0 ));
  CARRY4 \inter10_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter10_reg[0]_i_2_n_0 ,\inter10_reg[0]_i_2_n_1 ,\inter10_reg[0]_i_2_n_2 ,\inter10_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res10[3:0]),
        .O(inter100[3:0]),
        .S({\inter10[0]_i_3_n_0 ,\inter10[0]_i_4_n_0 ,\inter10[0]_i_5_n_0 ,\inter10[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \inter10_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[10]_i_2_n_0 ),
        .Q(res10[10]),
        .R(inter1013_out));
  CARRY4 \inter10_reg[10]_i_3 
       (.CI(\inter10_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter10_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter10_reg[10]_i_3_n_2 ,\inter10_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res10[9:8]}),
        .O({\NLW_inter10_reg[10]_i_3_O_UNCONNECTED [3],inter100__0,inter100[8]}),
        .S({1'b0,\inter10[10]_i_4_n_0 ,\inter10[10]_i_5_n_0 ,\inter10[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[1]_i_1_n_0 ),
        .Q(res10[1]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[2]_i_1_n_0 ),
        .Q(res10[2]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter10_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[3]_i_1_n_0 ),
        .Q(res10[3]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[4]_i_1_n_0 ),
        .Q(res10[4]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[5]_i_1_n_0 ),
        .Q(res10[5]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[6]_i_1_n_0 ),
        .Q(res10[6]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[7]_i_1_n_0 ),
        .Q(res10[7]),
        .S(inter1013_out));
  CARRY4 \inter10_reg[7]_i_2 
       (.CI(\inter10_reg[0]_i_2_n_0 ),
        .CO({\inter10_reg[7]_i_2_n_0 ,\inter10_reg[7]_i_2_n_1 ,\inter10_reg[7]_i_2_n_2 ,\inter10_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res10[7:4]),
        .O(inter100[7:4]),
        .S({\inter10[7]_i_3_n_0 ,\inter10[7]_i_4_n_0 ,\inter10[7]_i_5_n_0 ,\inter10[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[8]_i_1_n_0 ),
        .Q(res10[8]),
        .S(inter1013_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter10_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter10[9]_i_1_n_0 ),
        .Q(res10[9]),
        .S(inter1013_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter1[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(res1[10]),
        .I3(res1[9]),
        .O(\inter1[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[0]_i_3 
       (.I0(res1[3]),
        .I1(outp1[3]),
        .O(\inter1[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[0]_i_4 
       (.I0(res1[2]),
        .I1(outp1[2]),
        .O(\inter1[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[0]_i_5 
       (.I0(res1[1]),
        .I1(outp1[1]),
        .O(\inter1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[0]_i_6 
       (.I0(res1[0]),
        .I1(outp1[0]),
        .O(\inter1[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter1[10]_i_1 
       (.I0(res1[10]),
        .I1(res1[9]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(inter1139_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter1[10]_i_2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(res1[10]),
        .I3(res1[9]),
        .O(\inter1[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[10]_i_4 
       (.I0(res1[10]),
        .I1(outp1[10]),
        .O(\inter1[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[10]_i_5 
       (.I0(res1[9]),
        .I1(outp1[9]),
        .O(\inter1[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[10]_i_6 
       (.I0(res1[8]),
        .I1(outp1[8]),
        .O(\inter1[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[1]_i_1 
       (.I0(\inter1_reg[0]_i_2_n_6 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[2]_i_1 
       (.I0(\inter1_reg[0]_i_2_n_5 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[3]_i_1 
       (.I0(\inter1_reg[0]_i_2_n_4 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[4]_i_1 
       (.I0(\inter1_reg[7]_i_2_n_7 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[5]_i_1 
       (.I0(\inter1_reg[7]_i_2_n_6 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[6]_i_1 
       (.I0(\inter1_reg[7]_i_2_n_5 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[7]_i_1 
       (.I0(\inter1_reg[7]_i_2_n_4 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[7]_i_3 
       (.I0(res1[7]),
        .I1(outp1[7]),
        .O(\inter1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[7]_i_4 
       (.I0(res1[6]),
        .I1(outp1[6]),
        .O(\inter1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[7]_i_5 
       (.I0(res1[5]),
        .I1(outp1[5]),
        .O(\inter1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter1[7]_i_6 
       (.I0(res1[4]),
        .I1(outp1[4]),
        .O(\inter1[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter1[8]_i_1 
       (.I0(\inter1_reg[10]_i_3_n_7 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(res1[10]),
        .I4(res1[9]),
        .O(\inter1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter1[9]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(res1[10]),
        .I3(res1[9]),
        .O(\inter1[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \inter1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1_reg[0]_i_2_n_7 ),
        .Q(res1[0]),
        .S(\inter1[0]_i_1_n_0 ));
  CARRY4 \inter1_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter1_reg[0]_i_2_n_0 ,\inter1_reg[0]_i_2_n_1 ,\inter1_reg[0]_i_2_n_2 ,\inter1_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res1[3:0]),
        .O({\inter1_reg[0]_i_2_n_4 ,\inter1_reg[0]_i_2_n_5 ,\inter1_reg[0]_i_2_n_6 ,\inter1_reg[0]_i_2_n_7 }),
        .S({\inter1[0]_i_3_n_0 ,\inter1[0]_i_4_n_0 ,\inter1[0]_i_5_n_0 ,\inter1[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \inter1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[10]_i_2_n_0 ),
        .Q(res1[10]),
        .R(inter1139_out));
  CARRY4 \inter1_reg[10]_i_3 
       (.CI(\inter1_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter1_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter1_reg[10]_i_3_n_2 ,\inter1_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res1[9:8]}),
        .O({\NLW_inter1_reg[10]_i_3_O_UNCONNECTED [3],p_0_in,\inter1_reg[10]_i_3_n_7 }),
        .S({1'b0,\inter1[10]_i_4_n_0 ,\inter1[10]_i_5_n_0 ,\inter1[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[1]_i_1_n_0 ),
        .Q(res1[1]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[2]_i_1_n_0 ),
        .Q(res1[2]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[3]_i_1_n_0 ),
        .Q(res1[3]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[4]_i_1_n_0 ),
        .Q(res1[4]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[5]_i_1_n_0 ),
        .Q(res1[5]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[6]_i_1_n_0 ),
        .Q(res1[6]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[7]_i_1_n_0 ),
        .Q(res1[7]),
        .S(inter1139_out));
  CARRY4 \inter1_reg[7]_i_2 
       (.CI(\inter1_reg[0]_i_2_n_0 ),
        .CO({\inter1_reg[7]_i_2_n_0 ,\inter1_reg[7]_i_2_n_1 ,\inter1_reg[7]_i_2_n_2 ,\inter1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res1[7:4]),
        .O({\inter1_reg[7]_i_2_n_4 ,\inter1_reg[7]_i_2_n_5 ,\inter1_reg[7]_i_2_n_6 ,\inter1_reg[7]_i_2_n_7 }),
        .S({\inter1[7]_i_3_n_0 ,\inter1[7]_i_4_n_0 ,\inter1[7]_i_5_n_0 ,\inter1[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[8]_i_1_n_0 ),
        .Q(res1[8]),
        .S(inter1139_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter1_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter1[9]_i_1_n_0 ),
        .Q(res1[9]),
        .S(inter1139_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter2[0]_i_1 
       (.I0(inter20__0[9]),
        .I1(inter20__0[10]),
        .I2(res2[10]),
        .I3(res2[9]),
        .O(\inter2[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[0]_i_3 
       (.I0(res2[3]),
        .I1(outp2[3]),
        .O(\inter2[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[0]_i_4 
       (.I0(res2[2]),
        .I1(outp2[2]),
        .O(\inter2[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[0]_i_5 
       (.I0(res2[1]),
        .I1(outp2[1]),
        .O(\inter2[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[0]_i_6 
       (.I0(res2[0]),
        .I1(outp2[0]),
        .O(\inter2[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter2[10]_i_1 
       (.I0(res2[10]),
        .I1(res2[9]),
        .I2(inter20__0[9]),
        .I3(inter20__0[10]),
        .O(inter2135_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter2[10]_i_2 
       (.I0(inter20__0[9]),
        .I1(inter20__0[10]),
        .I2(res2[10]),
        .I3(res2[9]),
        .O(\inter2[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[10]_i_4 
       (.I0(res2[10]),
        .I1(outp2[10]),
        .O(\inter2[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[10]_i_5 
       (.I0(res2[9]),
        .I1(outp2[9]),
        .O(\inter2[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[10]_i_6 
       (.I0(res2[8]),
        .I1(outp2[8]),
        .O(\inter2[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[1]_i_1 
       (.I0(inter20[1]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[2]_i_1 
       (.I0(inter20[2]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[3]_i_1 
       (.I0(inter20[3]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[4]_i_1 
       (.I0(inter20[4]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[5]_i_1 
       (.I0(inter20[5]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[6]_i_1 
       (.I0(inter20[6]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[7]_i_1 
       (.I0(inter20[7]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[7]_i_3 
       (.I0(res2[7]),
        .I1(outp2[7]),
        .O(\inter2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[7]_i_4 
       (.I0(res2[6]),
        .I1(outp2[6]),
        .O(\inter2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[7]_i_5 
       (.I0(res2[5]),
        .I1(outp2[5]),
        .O(\inter2[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter2[7]_i_6 
       (.I0(res2[4]),
        .I1(outp2[4]),
        .O(\inter2[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter2[8]_i_1 
       (.I0(inter20[8]),
        .I1(inter20__0[9]),
        .I2(inter20__0[10]),
        .I3(res2[10]),
        .I4(res2[9]),
        .O(\inter2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter2[9]_i_1 
       (.I0(inter20__0[9]),
        .I1(inter20__0[10]),
        .I2(res2[10]),
        .I3(res2[9]),
        .O(\inter2[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter20[0]),
        .Q(res2[0]),
        .S(\inter2[0]_i_1_n_0 ));
  CARRY4 \inter2_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter2_reg[0]_i_2_n_0 ,\inter2_reg[0]_i_2_n_1 ,\inter2_reg[0]_i_2_n_2 ,\inter2_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res2[3:0]),
        .O(inter20[3:0]),
        .S({\inter2[0]_i_3_n_0 ,\inter2[0]_i_4_n_0 ,\inter2[0]_i_5_n_0 ,\inter2[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \inter2_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[10]_i_2_n_0 ),
        .Q(res2[10]),
        .R(inter2135_out));
  CARRY4 \inter2_reg[10]_i_3 
       (.CI(\inter2_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter2_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter2_reg[10]_i_3_n_2 ,\inter2_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res2[9:8]}),
        .O({\NLW_inter2_reg[10]_i_3_O_UNCONNECTED [3],inter20__0,inter20[8]}),
        .S({1'b0,\inter2[10]_i_4_n_0 ,\inter2[10]_i_5_n_0 ,\inter2[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[1]_i_1_n_0 ),
        .Q(res2[1]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter2_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[2]_i_1_n_0 ),
        .Q(res2[2]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter2_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[3]_i_1_n_0 ),
        .Q(res2[3]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[4]_i_1_n_0 ),
        .Q(res2[4]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter2_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[5]_i_1_n_0 ),
        .Q(res2[5]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[6]_i_1_n_0 ),
        .Q(res2[6]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[7]_i_1_n_0 ),
        .Q(res2[7]),
        .S(inter2135_out));
  CARRY4 \inter2_reg[7]_i_2 
       (.CI(\inter2_reg[0]_i_2_n_0 ),
        .CO({\inter2_reg[7]_i_2_n_0 ,\inter2_reg[7]_i_2_n_1 ,\inter2_reg[7]_i_2_n_2 ,\inter2_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res2[7:4]),
        .O(inter20[7:4]),
        .S({\inter2[7]_i_3_n_0 ,\inter2[7]_i_4_n_0 ,\inter2[7]_i_5_n_0 ,\inter2[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[8]_i_1_n_0 ),
        .Q(res2[8]),
        .S(inter2135_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter2_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter2[9]_i_1_n_0 ),
        .Q(res2[9]),
        .S(inter2135_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter3[0]_i_1 
       (.I0(inter30__0[9]),
        .I1(inter30__0[10]),
        .I2(res3[10]),
        .I3(res3[9]),
        .O(\inter3[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[0]_i_3 
       (.I0(res3[3]),
        .I1(outp3[3]),
        .O(\inter3[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[0]_i_4 
       (.I0(res3[2]),
        .I1(outp3[2]),
        .O(\inter3[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[0]_i_5 
       (.I0(res3[1]),
        .I1(outp3[1]),
        .O(\inter3[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[0]_i_6 
       (.I0(res3[0]),
        .I1(outp3[0]),
        .O(\inter3[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter3[10]_i_1 
       (.I0(res3[10]),
        .I1(res3[9]),
        .I2(inter30__0[9]),
        .I3(inter30__0[10]),
        .O(inter3131_out));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter3[10]_i_2 
       (.I0(inter30__0[9]),
        .I1(inter30__0[10]),
        .I2(res3[10]),
        .I3(res3[9]),
        .O(\inter3[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[10]_i_4 
       (.I0(res3[10]),
        .I1(outp3[10]),
        .O(\inter3[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[10]_i_5 
       (.I0(res3[9]),
        .I1(outp3[9]),
        .O(\inter3[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[10]_i_6 
       (.I0(res3[8]),
        .I1(outp3[8]),
        .O(\inter3[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[1]_i_1 
       (.I0(inter30[1]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[2]_i_1 
       (.I0(inter30[2]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[3]_i_1 
       (.I0(inter30[3]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[4]_i_1 
       (.I0(inter30[4]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[5]_i_1 
       (.I0(inter30[5]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[6]_i_1 
       (.I0(inter30[6]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[7]_i_1 
       (.I0(inter30[7]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[7]_i_3 
       (.I0(res3[7]),
        .I1(outp3[7]),
        .O(\inter3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[7]_i_4 
       (.I0(res3[6]),
        .I1(outp3[6]),
        .O(\inter3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[7]_i_5 
       (.I0(res3[5]),
        .I1(outp3[5]),
        .O(\inter3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter3[7]_i_6 
       (.I0(res3[4]),
        .I1(outp3[4]),
        .O(\inter3[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter3[8]_i_1 
       (.I0(inter30[8]),
        .I1(inter30__0[9]),
        .I2(inter30__0[10]),
        .I3(res3[10]),
        .I4(res3[9]),
        .O(\inter3[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter3[9]_i_1 
       (.I0(inter30__0[9]),
        .I1(inter30__0[10]),
        .I2(res3[10]),
        .I3(res3[9]),
        .O(\inter3[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \inter3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter30[0]),
        .Q(res3[0]),
        .S(\inter3[0]_i_1_n_0 ));
  CARRY4 \inter3_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter3_reg[0]_i_2_n_0 ,\inter3_reg[0]_i_2_n_1 ,\inter3_reg[0]_i_2_n_2 ,\inter3_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res3[3:0]),
        .O(inter30[3:0]),
        .S({\inter3[0]_i_3_n_0 ,\inter3[0]_i_4_n_0 ,\inter3[0]_i_5_n_0 ,\inter3[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \inter3_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[10]_i_2_n_0 ),
        .Q(res3[10]),
        .R(inter3131_out));
  CARRY4 \inter3_reg[10]_i_3 
       (.CI(\inter3_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter3_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter3_reg[10]_i_3_n_2 ,\inter3_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res3[9:8]}),
        .O({\NLW_inter3_reg[10]_i_3_O_UNCONNECTED [3],inter30__0,inter30[8]}),
        .S({1'b0,\inter3[10]_i_4_n_0 ,\inter3[10]_i_5_n_0 ,\inter3[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[1]_i_1_n_0 ),
        .Q(res3[1]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[2]_i_1_n_0 ),
        .Q(res3[2]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[3]_i_1_n_0 ),
        .Q(res3[3]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[4]_i_1_n_0 ),
        .Q(res3[4]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[5]_i_1_n_0 ),
        .Q(res3[5]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[6]_i_1_n_0 ),
        .Q(res3[6]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[7]_i_1_n_0 ),
        .Q(res3[7]),
        .S(inter3131_out));
  CARRY4 \inter3_reg[7]_i_2 
       (.CI(\inter3_reg[0]_i_2_n_0 ),
        .CO({\inter3_reg[7]_i_2_n_0 ,\inter3_reg[7]_i_2_n_1 ,\inter3_reg[7]_i_2_n_2 ,\inter3_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res3[7:4]),
        .O(inter30[7:4]),
        .S({\inter3[7]_i_3_n_0 ,\inter3[7]_i_4_n_0 ,\inter3[7]_i_5_n_0 ,\inter3[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[8]_i_1_n_0 ),
        .Q(res3[8]),
        .S(inter3131_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter3_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter3[9]_i_1_n_0 ),
        .Q(res3[9]),
        .S(inter3131_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter4[0]_i_1 
       (.I0(inter40__0[9]),
        .I1(inter40__0[10]),
        .I2(res4[10]),
        .I3(res4[9]),
        .O(\inter4[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[0]_i_3 
       (.I0(res4[3]),
        .I1(outp4[3]),
        .O(\inter4[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[0]_i_4 
       (.I0(res4[2]),
        .I1(outp4[2]),
        .O(\inter4[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[0]_i_5 
       (.I0(res4[1]),
        .I1(outp4[1]),
        .O(\inter4[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[0]_i_6 
       (.I0(res4[0]),
        .I1(outp4[0]),
        .O(\inter4[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter4[10]_i_1 
       (.I0(res4[10]),
        .I1(res4[9]),
        .I2(inter40__0[9]),
        .I3(inter40__0[10]),
        .O(inter4127_out));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter4[10]_i_2 
       (.I0(inter40__0[9]),
        .I1(inter40__0[10]),
        .I2(res4[10]),
        .I3(res4[9]),
        .O(\inter4[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[10]_i_4 
       (.I0(res4[10]),
        .I1(outp4[10]),
        .O(\inter4[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[10]_i_5 
       (.I0(res4[9]),
        .I1(outp4[9]),
        .O(\inter4[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[10]_i_6 
       (.I0(res4[8]),
        .I1(outp4[8]),
        .O(\inter4[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[1]_i_1 
       (.I0(inter40[1]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[2]_i_1 
       (.I0(inter40[2]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[3]_i_1 
       (.I0(inter40[3]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[4]_i_1 
       (.I0(inter40[4]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[5]_i_1 
       (.I0(inter40[5]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[6]_i_1 
       (.I0(inter40[6]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[7]_i_1 
       (.I0(inter40[7]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[7]_i_3 
       (.I0(res4[7]),
        .I1(outp4[7]),
        .O(\inter4[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[7]_i_4 
       (.I0(res4[6]),
        .I1(outp4[6]),
        .O(\inter4[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[7]_i_5 
       (.I0(res4[5]),
        .I1(outp4[5]),
        .O(\inter4[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter4[7]_i_6 
       (.I0(res4[4]),
        .I1(outp4[4]),
        .O(\inter4[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter4[8]_i_1 
       (.I0(inter40[8]),
        .I1(inter40__0[9]),
        .I2(inter40__0[10]),
        .I3(res4[10]),
        .I4(res4[9]),
        .O(\inter4[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter4[9]_i_1 
       (.I0(inter40__0[9]),
        .I1(inter40__0[10]),
        .I2(res4[10]),
        .I3(res4[9]),
        .O(\inter4[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \inter4_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter40[0]),
        .Q(res4[0]),
        .S(\inter4[0]_i_1_n_0 ));
  CARRY4 \inter4_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter4_reg[0]_i_2_n_0 ,\inter4_reg[0]_i_2_n_1 ,\inter4_reg[0]_i_2_n_2 ,\inter4_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res4[3:0]),
        .O(inter40[3:0]),
        .S({\inter4[0]_i_3_n_0 ,\inter4[0]_i_4_n_0 ,\inter4[0]_i_5_n_0 ,\inter4[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \inter4_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[10]_i_2_n_0 ),
        .Q(res4[10]),
        .R(inter4127_out));
  CARRY4 \inter4_reg[10]_i_3 
       (.CI(\inter4_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter4_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter4_reg[10]_i_3_n_2 ,\inter4_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res4[9:8]}),
        .O({\NLW_inter4_reg[10]_i_3_O_UNCONNECTED [3],inter40__0,inter40[8]}),
        .S({1'b0,\inter4[10]_i_4_n_0 ,\inter4[10]_i_5_n_0 ,\inter4[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[1]_i_1_n_0 ),
        .Q(res4[1]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[2]_i_1_n_0 ),
        .Q(res4[2]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter4_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[3]_i_1_n_0 ),
        .Q(res4[3]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter4_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[4]_i_1_n_0 ),
        .Q(res4[4]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[5]_i_1_n_0 ),
        .Q(res4[5]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[6]_i_1_n_0 ),
        .Q(res4[6]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[7]_i_1_n_0 ),
        .Q(res4[7]),
        .S(inter4127_out));
  CARRY4 \inter4_reg[7]_i_2 
       (.CI(\inter4_reg[0]_i_2_n_0 ),
        .CO({\inter4_reg[7]_i_2_n_0 ,\inter4_reg[7]_i_2_n_1 ,\inter4_reg[7]_i_2_n_2 ,\inter4_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res4[7:4]),
        .O(inter40[7:4]),
        .S({\inter4[7]_i_3_n_0 ,\inter4[7]_i_4_n_0 ,\inter4[7]_i_5_n_0 ,\inter4[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[8]_i_1_n_0 ),
        .Q(res4[8]),
        .S(inter4127_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter4_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter4[9]_i_1_n_0 ),
        .Q(res4[9]),
        .S(inter4127_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter5[0]_i_1 
       (.I0(inter50__0[9]),
        .I1(inter50__0[10]),
        .I2(res5[10]),
        .I3(res5[9]),
        .O(\inter5[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[0]_i_3 
       (.I0(res5[3]),
        .I1(outp5[3]),
        .O(\inter5[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[0]_i_4 
       (.I0(res5[2]),
        .I1(outp5[2]),
        .O(\inter5[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[0]_i_5 
       (.I0(res5[1]),
        .I1(outp5[1]),
        .O(\inter5[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[0]_i_6 
       (.I0(res5[0]),
        .I1(outp5[0]),
        .O(\inter5[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter5[10]_i_1 
       (.I0(res5[10]),
        .I1(res5[9]),
        .I2(inter50__0[9]),
        .I3(inter50__0[10]),
        .O(inter5123_out));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter5[10]_i_2 
       (.I0(inter50__0[9]),
        .I1(inter50__0[10]),
        .I2(res5[10]),
        .I3(res5[9]),
        .O(\inter5[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[10]_i_4 
       (.I0(res5[10]),
        .I1(outp5[10]),
        .O(\inter5[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[10]_i_5 
       (.I0(res5[9]),
        .I1(outp5[9]),
        .O(\inter5[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[10]_i_6 
       (.I0(res5[8]),
        .I1(outp5[8]),
        .O(\inter5[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[1]_i_1 
       (.I0(inter50[1]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[2]_i_1 
       (.I0(inter50[2]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[3]_i_1 
       (.I0(inter50[3]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[4]_i_1 
       (.I0(inter50[4]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[5]_i_1 
       (.I0(inter50[5]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[6]_i_1 
       (.I0(inter50[6]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[7]_i_1 
       (.I0(inter50[7]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[7]_i_3 
       (.I0(res5[7]),
        .I1(outp5[7]),
        .O(\inter5[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[7]_i_4 
       (.I0(res5[6]),
        .I1(outp5[6]),
        .O(\inter5[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[7]_i_5 
       (.I0(res5[5]),
        .I1(outp5[5]),
        .O(\inter5[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter5[7]_i_6 
       (.I0(res5[4]),
        .I1(outp5[4]),
        .O(\inter5[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter5[8]_i_1 
       (.I0(inter50[8]),
        .I1(inter50__0[9]),
        .I2(inter50__0[10]),
        .I3(res5[10]),
        .I4(res5[9]),
        .O(\inter5[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter5[9]_i_1 
       (.I0(inter50__0[9]),
        .I1(inter50__0[10]),
        .I2(res5[10]),
        .I3(res5[9]),
        .O(\inter5[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \inter5_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter50[0]),
        .Q(res5[0]),
        .S(\inter5[0]_i_1_n_0 ));
  CARRY4 \inter5_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter5_reg[0]_i_2_n_0 ,\inter5_reg[0]_i_2_n_1 ,\inter5_reg[0]_i_2_n_2 ,\inter5_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res5[3:0]),
        .O(inter50[3:0]),
        .S({\inter5[0]_i_3_n_0 ,\inter5[0]_i_4_n_0 ,\inter5[0]_i_5_n_0 ,\inter5[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \inter5_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[10]_i_2_n_0 ),
        .Q(res5[10]),
        .R(inter5123_out));
  CARRY4 \inter5_reg[10]_i_3 
       (.CI(\inter5_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter5_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter5_reg[10]_i_3_n_2 ,\inter5_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res5[9:8]}),
        .O({\NLW_inter5_reg[10]_i_3_O_UNCONNECTED [3],inter50__0,inter50[8]}),
        .S({1'b0,\inter5[10]_i_4_n_0 ,\inter5[10]_i_5_n_0 ,\inter5[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[1]_i_1_n_0 ),
        .Q(res5[1]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[2]_i_1_n_0 ),
        .Q(res5[2]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter5_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[3]_i_1_n_0 ),
        .Q(res5[3]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[4]_i_1_n_0 ),
        .Q(res5[4]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[5]_i_1_n_0 ),
        .Q(res5[5]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[6]_i_1_n_0 ),
        .Q(res5[6]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[7]_i_1_n_0 ),
        .Q(res5[7]),
        .S(inter5123_out));
  CARRY4 \inter5_reg[7]_i_2 
       (.CI(\inter5_reg[0]_i_2_n_0 ),
        .CO({\inter5_reg[7]_i_2_n_0 ,\inter5_reg[7]_i_2_n_1 ,\inter5_reg[7]_i_2_n_2 ,\inter5_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res5[7:4]),
        .O(inter50[7:4]),
        .S({\inter5[7]_i_3_n_0 ,\inter5[7]_i_4_n_0 ,\inter5[7]_i_5_n_0 ,\inter5[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[8]_i_1_n_0 ),
        .Q(res5[8]),
        .S(inter5123_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter5_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter5[9]_i_1_n_0 ),
        .Q(res5[9]),
        .S(inter5123_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter6[0]_i_1 
       (.I0(inter60__0[9]),
        .I1(inter60__0[10]),
        .I2(res6[10]),
        .I3(res6[9]),
        .O(\inter6[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[0]_i_3 
       (.I0(res6[3]),
        .I1(outp6[3]),
        .O(\inter6[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[0]_i_4 
       (.I0(res6[2]),
        .I1(outp6[2]),
        .O(\inter6[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[0]_i_5 
       (.I0(res6[1]),
        .I1(outp6[1]),
        .O(\inter6[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[0]_i_6 
       (.I0(res6[0]),
        .I1(outp6[0]),
        .O(\inter6[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter6[10]_i_1 
       (.I0(res6[10]),
        .I1(res6[9]),
        .I2(inter60__0[9]),
        .I3(inter60__0[10]),
        .O(inter6119_out));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter6[10]_i_2 
       (.I0(inter60__0[9]),
        .I1(inter60__0[10]),
        .I2(res6[10]),
        .I3(res6[9]),
        .O(\inter6[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[10]_i_4 
       (.I0(res6[10]),
        .I1(outp6[10]),
        .O(\inter6[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[10]_i_5 
       (.I0(res6[9]),
        .I1(outp6[9]),
        .O(\inter6[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[10]_i_6 
       (.I0(res6[8]),
        .I1(outp6[8]),
        .O(\inter6[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[1]_i_1 
       (.I0(inter60[1]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[2]_i_1 
       (.I0(inter60[2]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[3]_i_1 
       (.I0(inter60[3]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[4]_i_1 
       (.I0(inter60[4]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[5]_i_1 
       (.I0(inter60[5]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[6]_i_1 
       (.I0(inter60[6]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[7]_i_1 
       (.I0(inter60[7]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[7]_i_3 
       (.I0(res6[7]),
        .I1(outp6[7]),
        .O(\inter6[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[7]_i_4 
       (.I0(res6[6]),
        .I1(outp6[6]),
        .O(\inter6[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[7]_i_5 
       (.I0(res6[5]),
        .I1(outp6[5]),
        .O(\inter6[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter6[7]_i_6 
       (.I0(res6[4]),
        .I1(outp6[4]),
        .O(\inter6[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter6[8]_i_1 
       (.I0(inter60[8]),
        .I1(inter60__0[9]),
        .I2(inter60__0[10]),
        .I3(res6[10]),
        .I4(res6[9]),
        .O(\inter6[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter6[9]_i_1 
       (.I0(inter60__0[9]),
        .I1(inter60__0[10]),
        .I2(res6[10]),
        .I3(res6[9]),
        .O(\inter6[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \inter6_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter60[0]),
        .Q(res6[0]),
        .S(\inter6[0]_i_1_n_0 ));
  CARRY4 \inter6_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter6_reg[0]_i_2_n_0 ,\inter6_reg[0]_i_2_n_1 ,\inter6_reg[0]_i_2_n_2 ,\inter6_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res6[3:0]),
        .O(inter60[3:0]),
        .S({\inter6[0]_i_3_n_0 ,\inter6[0]_i_4_n_0 ,\inter6[0]_i_5_n_0 ,\inter6[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \inter6_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[10]_i_2_n_0 ),
        .Q(res6[10]),
        .R(inter6119_out));
  CARRY4 \inter6_reg[10]_i_3 
       (.CI(\inter6_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter6_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter6_reg[10]_i_3_n_2 ,\inter6_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res6[9:8]}),
        .O({\NLW_inter6_reg[10]_i_3_O_UNCONNECTED [3],inter60__0,inter60[8]}),
        .S({1'b0,\inter6[10]_i_4_n_0 ,\inter6[10]_i_5_n_0 ,\inter6[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter6_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[1]_i_1_n_0 ),
        .Q(res6[1]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter6_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[2]_i_1_n_0 ),
        .Q(res6[2]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter6_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[3]_i_1_n_0 ),
        .Q(res6[3]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter6_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[4]_i_1_n_0 ),
        .Q(res6[4]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter6_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[5]_i_1_n_0 ),
        .Q(res6[5]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter6_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[6]_i_1_n_0 ),
        .Q(res6[6]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter6_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[7]_i_1_n_0 ),
        .Q(res6[7]),
        .S(inter6119_out));
  CARRY4 \inter6_reg[7]_i_2 
       (.CI(\inter6_reg[0]_i_2_n_0 ),
        .CO({\inter6_reg[7]_i_2_n_0 ,\inter6_reg[7]_i_2_n_1 ,\inter6_reg[7]_i_2_n_2 ,\inter6_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res6[7:4]),
        .O(inter60[7:4]),
        .S({\inter6[7]_i_3_n_0 ,\inter6[7]_i_4_n_0 ,\inter6[7]_i_5_n_0 ,\inter6[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter6_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[8]_i_1_n_0 ),
        .Q(res6[8]),
        .S(inter6119_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter6_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter6[9]_i_1_n_0 ),
        .Q(res6[9]),
        .S(inter6119_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter7[0]_i_1 
       (.I0(inter70__0[9]),
        .I1(inter70__0[10]),
        .I2(res7[10]),
        .I3(res7[9]),
        .O(\inter7[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[0]_i_3 
       (.I0(res7[3]),
        .I1(outp7[3]),
        .O(\inter7[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[0]_i_4 
       (.I0(res7[2]),
        .I1(outp7[2]),
        .O(\inter7[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[0]_i_5 
       (.I0(res7[1]),
        .I1(outp7[1]),
        .O(\inter7[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[0]_i_6 
       (.I0(res7[0]),
        .I1(outp7[0]),
        .O(\inter7[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter7[10]_i_1 
       (.I0(res7[10]),
        .I1(res7[9]),
        .I2(inter70__0[9]),
        .I3(inter70__0[10]),
        .O(inter7115_out));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter7[10]_i_2 
       (.I0(inter70__0[9]),
        .I1(inter70__0[10]),
        .I2(res7[10]),
        .I3(res7[9]),
        .O(\inter7[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[10]_i_4 
       (.I0(res7[10]),
        .I1(outp7[10]),
        .O(\inter7[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[10]_i_5 
       (.I0(res7[9]),
        .I1(outp7[9]),
        .O(\inter7[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[10]_i_6 
       (.I0(res7[8]),
        .I1(outp7[8]),
        .O(\inter7[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[1]_i_1 
       (.I0(inter70[1]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[2]_i_1 
       (.I0(inter70[2]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[3]_i_1 
       (.I0(inter70[3]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[4]_i_1 
       (.I0(inter70[4]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[5]_i_1 
       (.I0(inter70[5]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[6]_i_1 
       (.I0(inter70[6]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[7]_i_1 
       (.I0(inter70[7]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[7]_i_3 
       (.I0(res7[7]),
        .I1(outp7[7]),
        .O(\inter7[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[7]_i_4 
       (.I0(res7[6]),
        .I1(outp7[6]),
        .O(\inter7[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[7]_i_5 
       (.I0(res7[5]),
        .I1(outp7[5]),
        .O(\inter7[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter7[7]_i_6 
       (.I0(res7[4]),
        .I1(outp7[4]),
        .O(\inter7[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter7[8]_i_1 
       (.I0(inter70[8]),
        .I1(inter70__0[9]),
        .I2(inter70__0[10]),
        .I3(res7[10]),
        .I4(res7[9]),
        .O(\inter7[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter7[9]_i_1 
       (.I0(inter70__0[9]),
        .I1(inter70__0[10]),
        .I2(res7[10]),
        .I3(res7[9]),
        .O(\inter7[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \inter7_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter70[0]),
        .Q(res7[0]),
        .S(\inter7[0]_i_1_n_0 ));
  CARRY4 \inter7_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter7_reg[0]_i_2_n_0 ,\inter7_reg[0]_i_2_n_1 ,\inter7_reg[0]_i_2_n_2 ,\inter7_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res7[3:0]),
        .O(inter70[3:0]),
        .S({\inter7[0]_i_3_n_0 ,\inter7[0]_i_4_n_0 ,\inter7[0]_i_5_n_0 ,\inter7[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \inter7_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[10]_i_2_n_0 ),
        .Q(res7[10]),
        .R(inter7115_out));
  CARRY4 \inter7_reg[10]_i_3 
       (.CI(\inter7_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter7_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter7_reg[10]_i_3_n_2 ,\inter7_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res7[9:8]}),
        .O({\NLW_inter7_reg[10]_i_3_O_UNCONNECTED [3],inter70__0,inter70[8]}),
        .S({1'b0,\inter7[10]_i_4_n_0 ,\inter7[10]_i_5_n_0 ,\inter7[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[1]_i_1_n_0 ),
        .Q(res7[1]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[2]_i_1_n_0 ),
        .Q(res7[2]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[3]_i_1_n_0 ),
        .Q(res7[3]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[4]_i_1_n_0 ),
        .Q(res7[4]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[5]_i_1_n_0 ),
        .Q(res7[5]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[6]_i_1_n_0 ),
        .Q(res7[6]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[7]_i_1_n_0 ),
        .Q(res7[7]),
        .S(inter7115_out));
  CARRY4 \inter7_reg[7]_i_2 
       (.CI(\inter7_reg[0]_i_2_n_0 ),
        .CO({\inter7_reg[7]_i_2_n_0 ,\inter7_reg[7]_i_2_n_1 ,\inter7_reg[7]_i_2_n_2 ,\inter7_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res7[7:4]),
        .O(inter70[7:4]),
        .S({\inter7[7]_i_3_n_0 ,\inter7[7]_i_4_n_0 ,\inter7[7]_i_5_n_0 ,\inter7[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[8]_i_1_n_0 ),
        .Q(res7[8]),
        .S(inter7115_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter7_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter7[9]_i_1_n_0 ),
        .Q(res7[9]),
        .S(inter7115_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter8[0]_i_1 
       (.I0(inter80__0[9]),
        .I1(inter80__0[10]),
        .I2(res8[10]),
        .I3(res8[9]),
        .O(\inter8[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[0]_i_3 
       (.I0(res8[3]),
        .I1(outp8[3]),
        .O(\inter8[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[0]_i_4 
       (.I0(res8[2]),
        .I1(outp8[2]),
        .O(\inter8[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[0]_i_5 
       (.I0(res8[1]),
        .I1(outp8[1]),
        .O(\inter8[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[0]_i_6 
       (.I0(res8[0]),
        .I1(outp8[0]),
        .O(\inter8[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter8[10]_i_1 
       (.I0(res8[10]),
        .I1(res8[9]),
        .I2(inter80__0[9]),
        .I3(inter80__0[10]),
        .O(inter8111_out));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter8[10]_i_2 
       (.I0(inter80__0[9]),
        .I1(inter80__0[10]),
        .I2(res8[10]),
        .I3(res8[9]),
        .O(\inter8[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[10]_i_4 
       (.I0(res8[10]),
        .I1(outp8[10]),
        .O(\inter8[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[10]_i_5 
       (.I0(res8[9]),
        .I1(outp8[9]),
        .O(\inter8[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[10]_i_6 
       (.I0(res8[8]),
        .I1(outp8[8]),
        .O(\inter8[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[1]_i_1 
       (.I0(inter80[1]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[2]_i_1 
       (.I0(inter80[2]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[3]_i_1 
       (.I0(inter80[3]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[4]_i_1 
       (.I0(inter80[4]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[5]_i_1 
       (.I0(inter80[5]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[6]_i_1 
       (.I0(inter80[6]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[7]_i_1 
       (.I0(inter80[7]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[7]_i_3 
       (.I0(res8[7]),
        .I1(outp8[7]),
        .O(\inter8[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[7]_i_4 
       (.I0(res8[6]),
        .I1(outp8[6]),
        .O(\inter8[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[7]_i_5 
       (.I0(res8[5]),
        .I1(outp8[5]),
        .O(\inter8[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter8[7]_i_6 
       (.I0(res8[4]),
        .I1(outp8[4]),
        .O(\inter8[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter8[8]_i_1 
       (.I0(inter80[8]),
        .I1(inter80__0[9]),
        .I2(inter80__0[10]),
        .I3(res8[10]),
        .I4(res8[9]),
        .O(\inter8[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter8[9]_i_1 
       (.I0(inter80__0[9]),
        .I1(inter80__0[10]),
        .I2(res8[10]),
        .I3(res8[9]),
        .O(\inter8[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \inter8_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter80[0]),
        .Q(res8[0]),
        .S(\inter8[0]_i_1_n_0 ));
  CARRY4 \inter8_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter8_reg[0]_i_2_n_0 ,\inter8_reg[0]_i_2_n_1 ,\inter8_reg[0]_i_2_n_2 ,\inter8_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res8[3:0]),
        .O(inter80[3:0]),
        .S({\inter8[0]_i_3_n_0 ,\inter8[0]_i_4_n_0 ,\inter8[0]_i_5_n_0 ,\inter8[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \inter8_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[10]_i_2_n_0 ),
        .Q(res8[10]),
        .R(inter8111_out));
  CARRY4 \inter8_reg[10]_i_3 
       (.CI(\inter8_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter8_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter8_reg[10]_i_3_n_2 ,\inter8_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res8[9:8]}),
        .O({\NLW_inter8_reg[10]_i_3_O_UNCONNECTED [3],inter80__0,inter80[8]}),
        .S({1'b0,\inter8[10]_i_4_n_0 ,\inter8[10]_i_5_n_0 ,\inter8[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter8_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[1]_i_1_n_0 ),
        .Q(res8[1]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter8_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[2]_i_1_n_0 ),
        .Q(res8[2]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter8_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[3]_i_1_n_0 ),
        .Q(res8[3]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter8_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[4]_i_1_n_0 ),
        .Q(res8[4]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter8_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[5]_i_1_n_0 ),
        .Q(res8[5]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter8_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[6]_i_1_n_0 ),
        .Q(res8[6]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter8_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[7]_i_1_n_0 ),
        .Q(res8[7]),
        .S(inter8111_out));
  CARRY4 \inter8_reg[7]_i_2 
       (.CI(\inter8_reg[0]_i_2_n_0 ),
        .CO({\inter8_reg[7]_i_2_n_0 ,\inter8_reg[7]_i_2_n_1 ,\inter8_reg[7]_i_2_n_2 ,\inter8_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res8[7:4]),
        .O(inter80[7:4]),
        .S({\inter8[7]_i_3_n_0 ,\inter8[7]_i_4_n_0 ,\inter8[7]_i_5_n_0 ,\inter8[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \inter8_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[8]_i_1_n_0 ),
        .Q(res8[8]),
        .S(inter8111_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter8_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter8[9]_i_1_n_0 ),
        .Q(res8[9]),
        .S(inter8111_out));
  LUT4 #(
    .INIT(16'h0420)) 
    \inter9[0]_i_1 
       (.I0(inter90__0[9]),
        .I1(inter90__0[10]),
        .I2(res9[10]),
        .I3(res9[9]),
        .O(\inter9[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[0]_i_3 
       (.I0(res9[3]),
        .I1(outp9[3]),
        .O(\inter9[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[0]_i_4 
       (.I0(res9[2]),
        .I1(outp9[2]),
        .O(\inter9[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[0]_i_5 
       (.I0(res9[1]),
        .I1(outp9[1]),
        .O(\inter9[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[0]_i_6 
       (.I0(res9[0]),
        .I1(outp9[0]),
        .O(\inter9[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \inter9[10]_i_1 
       (.I0(res9[10]),
        .I1(res9[9]),
        .I2(inter90__0[9]),
        .I3(inter90__0[10]),
        .O(inter917_out));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hCCEC)) 
    \inter9[10]_i_2 
       (.I0(inter90__0[9]),
        .I1(inter90__0[10]),
        .I2(res9[10]),
        .I3(res9[9]),
        .O(\inter9[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[10]_i_4 
       (.I0(res9[10]),
        .I1(outp9[10]),
        .O(\inter9[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[10]_i_5 
       (.I0(res9[9]),
        .I1(outp9[9]),
        .O(\inter9[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[10]_i_6 
       (.I0(res9[8]),
        .I1(outp9[8]),
        .O(\inter9[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[1]_i_1 
       (.I0(inter90[1]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[2]_i_1 
       (.I0(inter90[2]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[3]_i_1 
       (.I0(inter90[3]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[4]_i_1 
       (.I0(inter90[4]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[5]_i_1 
       (.I0(inter90[5]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[6]_i_1 
       (.I0(inter90[6]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[7]_i_1 
       (.I0(inter90[7]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[7]_i_3 
       (.I0(res9[7]),
        .I1(outp9[7]),
        .O(\inter9[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[7]_i_4 
       (.I0(res9[6]),
        .I1(outp9[6]),
        .O(\inter9[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[7]_i_5 
       (.I0(res9[5]),
        .I1(outp9[5]),
        .O(\inter9[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \inter9[7]_i_6 
       (.I0(res9[4]),
        .I1(outp9[4]),
        .O(\inter9[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \inter9[8]_i_1 
       (.I0(inter90[8]),
        .I1(inter90__0[9]),
        .I2(inter90__0[10]),
        .I3(res9[10]),
        .I4(res9[9]),
        .O(\inter9[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \inter9[9]_i_1 
       (.I0(inter90__0[9]),
        .I1(inter90__0[10]),
        .I2(res9[10]),
        .I3(res9[9]),
        .O(\inter9[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \inter9_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(inter90[0]),
        .Q(res9[0]),
        .S(\inter9[0]_i_1_n_0 ));
  CARRY4 \inter9_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\inter9_reg[0]_i_2_n_0 ,\inter9_reg[0]_i_2_n_1 ,\inter9_reg[0]_i_2_n_2 ,\inter9_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res9[3:0]),
        .O(inter90[3:0]),
        .S({\inter9[0]_i_3_n_0 ,\inter9[0]_i_4_n_0 ,\inter9[0]_i_5_n_0 ,\inter9[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \inter9_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[10]_i_2_n_0 ),
        .Q(res9[10]),
        .R(inter917_out));
  CARRY4 \inter9_reg[10]_i_3 
       (.CI(\inter9_reg[7]_i_2_n_0 ),
        .CO({\NLW_inter9_reg[10]_i_3_CO_UNCONNECTED [3:2],\inter9_reg[10]_i_3_n_2 ,\inter9_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res9[9:8]}),
        .O({\NLW_inter9_reg[10]_i_3_O_UNCONNECTED [3],inter90__0,inter90[8]}),
        .S({1'b0,\inter9[10]_i_4_n_0 ,\inter9[10]_i_5_n_0 ,\inter9[10]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter9_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[1]_i_1_n_0 ),
        .Q(res9[1]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter9_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[2]_i_1_n_0 ),
        .Q(res9[2]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter9_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[3]_i_1_n_0 ),
        .Q(res9[3]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter9_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[4]_i_1_n_0 ),
        .Q(res9[4]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b0)) 
    \inter9_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[5]_i_1_n_0 ),
        .Q(res9[5]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter9_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[6]_i_1_n_0 ),
        .Q(res9[6]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter9_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[7]_i_1_n_0 ),
        .Q(res9[7]),
        .S(inter917_out));
  CARRY4 \inter9_reg[7]_i_2 
       (.CI(\inter9_reg[0]_i_2_n_0 ),
        .CO({\inter9_reg[7]_i_2_n_0 ,\inter9_reg[7]_i_2_n_1 ,\inter9_reg[7]_i_2_n_2 ,\inter9_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res9[7:4]),
        .O(inter90[7:4]),
        .S({\inter9[7]_i_3_n_0 ,\inter9[7]_i_4_n_0 ,\inter9[7]_i_5_n_0 ,\inter9[7]_i_6_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \inter9_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[8]_i_1_n_0 ),
        .Q(res9[8]),
        .S(inter917_out));
  FDSE #(
    .INIT(1'b1)) 
    \inter9_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\inter9[9]_i_1_n_0 ),
        .Q(res9[9]),
        .S(inter917_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__10 
       (.I0(en),
        .I1(res1[10]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__11 
       (.I0(en),
        .I1(res2[10]),
        .O(\outp_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__12 
       (.I0(en),
        .I1(res3[10]),
        .O(\outp_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__13 
       (.I0(en),
        .I1(res4[10]),
        .O(\outp_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__14 
       (.I0(en),
        .I1(res5[10]),
        .O(\outp_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__15 
       (.I0(en),
        .I1(res6[10]),
        .O(\outp_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__16 
       (.I0(en),
        .I1(res7[10]),
        .O(\outp_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__17 
       (.I0(en),
        .I1(res8[10]),
        .O(\outp_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__18 
       (.I0(en),
        .I1(res9[10]),
        .O(\outp_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \outp[10]_i_1__19 
       (.I0(en),
        .I1(res10[10]),
        .O(\outp_reg[10]_7 ));
endmodule

(* ORIG_REF_NAME = "fc_wt_ram" *) 
module lenet5_clk_wiz_lenet5_0_0_fc_wt_ram
   (A,
    \outp_reg[10] ,
    pout2,
    \outp_reg[10]_0 ,
    pout2_0,
    \outp_reg[10]_1 ,
    pout2_1,
    \outp_reg[10]_2 ,
    pout2_2,
    \outp_reg[10]_3 ,
    pout2_3,
    \outp_reg[10]_4 ,
    pout2_4,
    \outp_reg[10]_5 ,
    pout2_5,
    \outp_reg[10]_6 ,
    pout2_6,
    \outp_reg[10]_7 ,
    pout2_7,
    \outp_reg[10]_8 ,
    sys_clk);
  output [7:0]A;
  output [0:0]\outp_reg[10] ;
  output [7:0]pout2;
  output [0:0]\outp_reg[10]_0 ;
  output [7:0]pout2_0;
  output [0:0]\outp_reg[10]_1 ;
  output [7:0]pout2_1;
  output [0:0]\outp_reg[10]_2 ;
  output [7:0]pout2_2;
  output [0:0]\outp_reg[10]_3 ;
  output [7:0]pout2_3;
  output [0:0]\outp_reg[10]_4 ;
  output [7:0]pout2_4;
  output [0:0]\outp_reg[10]_5 ;
  output [7:0]pout2_5;
  output [0:0]\outp_reg[10]_6 ;
  output [7:0]pout2_6;
  output [0:0]\outp_reg[10]_7 ;
  output [7:0]pout2_7;
  output [0:0]\outp_reg[10]_8 ;
  input sys_clk;

  wire [7:0]A;
  wire [10:0]addra;
  wire \addra_reg[0]_rep__0_n_0 ;
  wire \addra_reg[0]_rep__10_n_0 ;
  wire \addra_reg[0]_rep__11_n_0 ;
  wire \addra_reg[0]_rep__12_n_0 ;
  wire \addra_reg[0]_rep__13_n_0 ;
  wire \addra_reg[0]_rep__14_n_0 ;
  wire \addra_reg[0]_rep__1_n_0 ;
  wire \addra_reg[0]_rep__2_n_0 ;
  wire \addra_reg[0]_rep__3_n_0 ;
  wire \addra_reg[0]_rep__4_n_0 ;
  wire \addra_reg[0]_rep__5_n_0 ;
  wire \addra_reg[0]_rep__6_n_0 ;
  wire \addra_reg[0]_rep__7_n_0 ;
  wire \addra_reg[0]_rep__8_n_0 ;
  wire \addra_reg[0]_rep__9_n_0 ;
  wire \addra_reg[0]_rep_n_0 ;
  wire \addra_reg[1]_rep__0_n_0 ;
  wire \addra_reg[1]_rep__10_n_0 ;
  wire \addra_reg[1]_rep__11_n_0 ;
  wire \addra_reg[1]_rep__12_n_0 ;
  wire \addra_reg[1]_rep__13_n_0 ;
  wire \addra_reg[1]_rep__14_n_0 ;
  wire \addra_reg[1]_rep__1_n_0 ;
  wire \addra_reg[1]_rep__2_n_0 ;
  wire \addra_reg[1]_rep__3_n_0 ;
  wire \addra_reg[1]_rep__4_n_0 ;
  wire \addra_reg[1]_rep__5_n_0 ;
  wire \addra_reg[1]_rep__6_n_0 ;
  wire \addra_reg[1]_rep__7_n_0 ;
  wire \addra_reg[1]_rep__8_n_0 ;
  wire \addra_reg[1]_rep__9_n_0 ;
  wire \addra_reg[1]_rep_n_0 ;
  wire \addra_reg[2]_rep__0_n_0 ;
  wire \addra_reg[2]_rep__10_n_0 ;
  wire \addra_reg[2]_rep__11_n_0 ;
  wire \addra_reg[2]_rep__12_n_0 ;
  wire \addra_reg[2]_rep__13_n_0 ;
  wire \addra_reg[2]_rep__14_n_0 ;
  wire \addra_reg[2]_rep__1_n_0 ;
  wire \addra_reg[2]_rep__2_n_0 ;
  wire \addra_reg[2]_rep__3_n_0 ;
  wire \addra_reg[2]_rep__4_n_0 ;
  wire \addra_reg[2]_rep__5_n_0 ;
  wire \addra_reg[2]_rep__6_n_0 ;
  wire \addra_reg[2]_rep__7_n_0 ;
  wire \addra_reg[2]_rep__8_n_0 ;
  wire \addra_reg[2]_rep__9_n_0 ;
  wire \addra_reg[2]_rep_n_0 ;
  wire \addra_reg[3]_rep__0_n_0 ;
  wire \addra_reg[3]_rep__1_n_0 ;
  wire \addra_reg[3]_rep__2_n_0 ;
  wire \addra_reg[3]_rep__3_n_0 ;
  wire \addra_reg[3]_rep__4_n_0 ;
  wire \addra_reg[3]_rep__5_n_0 ;
  wire \addra_reg[3]_rep_n_0 ;
  wire \addra_reg[4]_rep__0_n_0 ;
  wire \addra_reg[4]_rep__1_n_0 ;
  wire \addra_reg[4]_rep__2_n_0 ;
  wire \addra_reg[4]_rep_n_0 ;
  wire \addra_reg[5]_rep__0_n_0 ;
  wire \addra_reg[5]_rep_n_0 ;
  wire [4:0]addra_reg__0;
  wire [10:5]addra_reg__0__0;
  wire \addra_reg_rep[0]_rep_n_0 ;
  wire \addra_reg_rep[1]_rep_n_0 ;
  wire \addra_reg_rep[2]_rep_n_0 ;
  wire \addra_reg_rep[3]_rep_n_0 ;
  wire \addra_reg_rep[4]_rep_n_0 ;
  wire \addra_reg_rep[5]_rep_n_0 ;
  wire \addra_rep[10]_i_2_n_0 ;
  wire g0_b0__0_n_0;
  wire g0_b0__1_n_0;
  wire g0_b0__2_n_0;
  wire g0_b0__3_n_0;
  wire g0_b0__4_n_0;
  wire g0_b0__5_n_0;
  wire g0_b0__6_n_0;
  wire g0_b0__7_n_0;
  wire g0_b0__8_n_0;
  wire g0_b0_i_1__0_n_0;
  wire g0_b0_i_1__1_n_0;
  wire g0_b0_i_1_n_0;
  wire g0_b0_i_2__0_n_0;
  wire g0_b0_i_2__1_n_0;
  wire g0_b0_i_2_n_0;
  wire g0_b0_i_3_n_0;
  wire g0_b0_n_0;
  wire g0_b1__0_n_0;
  wire g0_b1__1_n_0;
  wire g0_b1__2_n_0;
  wire g0_b1__3_n_0;
  wire g0_b1__4_n_0;
  wire g0_b1__5_n_0;
  wire g0_b1__6_n_0;
  wire g0_b1__7_n_0;
  wire g0_b1__8_n_0;
  wire g0_b1_i_1_n_0;
  wire g0_b1_n_0;
  wire g0_b2__0_n_0;
  wire g0_b2__1_n_0;
  wire g0_b2__2_n_0;
  wire g0_b2__3_n_0;
  wire g0_b2__4_n_0;
  wire g0_b2__5_n_0;
  wire g0_b2__6_n_0;
  wire g0_b2__7_n_0;
  wire g0_b2__8_n_0;
  wire g0_b2_n_0;
  wire g0_b3__0_n_0;
  wire g0_b3__1_n_0;
  wire g0_b3__2_n_0;
  wire g0_b3__3_n_0;
  wire g0_b3__4_n_0;
  wire g0_b3__5_n_0;
  wire g0_b3__6_n_0;
  wire g0_b3__7_n_0;
  wire g0_b3__8_n_0;
  wire g0_b3_i_1__0_n_0;
  wire g0_b3_i_1__1_n_0;
  wire g0_b3_i_1_n_0;
  wire g0_b3_i_2__0_n_0;
  wire g0_b3_i_2__1_n_0;
  wire g0_b3_i_2_n_0;
  wire g0_b3_i_3_n_0;
  wire g0_b3_n_0;
  wire g0_b4__0_n_0;
  wire g0_b4__1_n_0;
  wire g0_b4__2_n_0;
  wire g0_b4__3_n_0;
  wire g0_b4__4_n_0;
  wire g0_b4__5_n_0;
  wire g0_b4__6_n_0;
  wire g0_b4__7_n_0;
  wire g0_b4__8_n_0;
  wire g0_b4_n_0;
  wire g0_b5__0_n_0;
  wire g0_b5__1_n_0;
  wire g0_b5__2_n_0;
  wire g0_b5__3_n_0;
  wire g0_b5__4_n_0;
  wire g0_b5__5_n_0;
  wire g0_b5__6_n_0;
  wire g0_b5__7_n_0;
  wire g0_b5__8_n_0;
  wire g0_b5_n_0;
  wire g0_b6__0_n_0;
  wire g0_b6__1_n_0;
  wire g0_b6__2_n_0;
  wire g0_b6__3_n_0;
  wire g0_b6__4_n_0;
  wire g0_b6__5_n_0;
  wire g0_b6__6_n_0;
  wire g0_b6__7_n_0;
  wire g0_b6__8_n_0;
  wire g0_b6_i_1_n_0;
  wire g0_b6_n_0;
  wire g0_b7__0_n_0;
  wire g0_b7__1_n_0;
  wire g0_b7__2_n_0;
  wire g0_b7__3_n_0;
  wire g0_b7__4_n_0;
  wire g0_b7__5_n_0;
  wire g0_b7__6_n_0;
  wire g0_b7__7_n_0;
  wire g0_b7__8_n_0;
  wire g0_b7_n_0;
  wire g10_b0__0_n_0;
  wire g10_b0__1_n_0;
  wire g10_b0__2_n_0;
  wire g10_b0__3_n_0;
  wire g10_b0__4_n_0;
  wire g10_b0__5_n_0;
  wire g10_b0__6_n_0;
  wire g10_b0__7_n_0;
  wire g10_b0__8_n_0;
  wire g10_b0_n_0;
  wire g10_b1__0_n_0;
  wire g10_b1__1_n_0;
  wire g10_b1__2_n_0;
  wire g10_b1__3_n_0;
  wire g10_b1__4_n_0;
  wire g10_b1__5_n_0;
  wire g10_b1__6_n_0;
  wire g10_b1__7_n_0;
  wire g10_b1__8_n_0;
  wire g10_b1_n_0;
  wire g10_b2__0_n_0;
  wire g10_b2__1_n_0;
  wire g10_b2__2_n_0;
  wire g10_b2__3_n_0;
  wire g10_b2__4_n_0;
  wire g10_b2__5_n_0;
  wire g10_b2__6_n_0;
  wire g10_b2__7_n_0;
  wire g10_b2__8_n_0;
  wire g10_b2_n_0;
  wire g10_b3__0_n_0;
  wire g10_b3__1_n_0;
  wire g10_b3__2_n_0;
  wire g10_b3__3_n_0;
  wire g10_b3__4_n_0;
  wire g10_b3__5_n_0;
  wire g10_b3__6_n_0;
  wire g10_b3__7_n_0;
  wire g10_b3__8_n_0;
  wire g10_b3_n_0;
  wire g10_b4__0_n_0;
  wire g10_b4__1_n_0;
  wire g10_b4__2_n_0;
  wire g10_b4__3_n_0;
  wire g10_b4__4_n_0;
  wire g10_b4__5_n_0;
  wire g10_b4__6_n_0;
  wire g10_b4__7_n_0;
  wire g10_b4__8_n_0;
  wire g10_b4_n_0;
  wire g10_b5__0_n_0;
  wire g10_b5__1_n_0;
  wire g10_b5__2_n_0;
  wire g10_b5__3_n_0;
  wire g10_b5__4_n_0;
  wire g10_b5__5_n_0;
  wire g10_b5__6_n_0;
  wire g10_b5__7_n_0;
  wire g10_b5__8_n_0;
  wire g10_b5_n_0;
  wire g10_b6__0_n_0;
  wire g10_b6__1_n_0;
  wire g10_b6__2_n_0;
  wire g10_b6__3_n_0;
  wire g10_b6__4_n_0;
  wire g10_b6__5_n_0;
  wire g10_b6__6_n_0;
  wire g10_b6__7_n_0;
  wire g10_b6__8_n_0;
  wire g10_b6_n_0;
  wire g10_b7__0_n_0;
  wire g10_b7__1_n_0;
  wire g10_b7__2_n_0;
  wire g10_b7__3_n_0;
  wire g10_b7__4_n_0;
  wire g10_b7__5_n_0;
  wire g10_b7__6_n_0;
  wire g10_b7__7_n_0;
  wire g10_b7__8_n_0;
  wire g10_b7_n_0;
  wire g11_b0__0_n_0;
  wire g11_b0__1_n_0;
  wire g11_b0__2_n_0;
  wire g11_b0__3_n_0;
  wire g11_b0__4_n_0;
  wire g11_b0__5_n_0;
  wire g11_b0__6_n_0;
  wire g11_b0__7_n_0;
  wire g11_b0__8_n_0;
  wire g11_b0_n_0;
  wire g11_b1__0_n_0;
  wire g11_b1__1_n_0;
  wire g11_b1__2_n_0;
  wire g11_b1__3_n_0;
  wire g11_b1__4_n_0;
  wire g11_b1__5_n_0;
  wire g11_b1__6_n_0;
  wire g11_b1__7_n_0;
  wire g11_b1__8_n_0;
  wire g11_b1_n_0;
  wire g11_b2__0_n_0;
  wire g11_b2__1_n_0;
  wire g11_b2__2_n_0;
  wire g11_b2__3_n_0;
  wire g11_b2__4_n_0;
  wire g11_b2__5_n_0;
  wire g11_b2__6_n_0;
  wire g11_b2__7_n_0;
  wire g11_b2__8_n_0;
  wire g11_b2_n_0;
  wire g11_b3__0_n_0;
  wire g11_b3__1_n_0;
  wire g11_b3__2_n_0;
  wire g11_b3__3_n_0;
  wire g11_b3__4_n_0;
  wire g11_b3__5_n_0;
  wire g11_b3__6_n_0;
  wire g11_b3__7_n_0;
  wire g11_b3__8_n_0;
  wire g11_b3_n_0;
  wire g11_b4__0_n_0;
  wire g11_b4__1_n_0;
  wire g11_b4__2_n_0;
  wire g11_b4__3_n_0;
  wire g11_b4__4_n_0;
  wire g11_b4__5_n_0;
  wire g11_b4__6_n_0;
  wire g11_b4__7_n_0;
  wire g11_b4__8_n_0;
  wire g11_b4_n_0;
  wire g11_b5__0_n_0;
  wire g11_b5__1_n_0;
  wire g11_b5__2_n_0;
  wire g11_b5__3_n_0;
  wire g11_b5__4_n_0;
  wire g11_b5__5_n_0;
  wire g11_b5__6_n_0;
  wire g11_b5__7_n_0;
  wire g11_b5__8_n_0;
  wire g11_b5_n_0;
  wire g11_b7__0_n_0;
  wire g11_b7__1_n_0;
  wire g11_b7__2_n_0;
  wire g11_b7__3_n_0;
  wire g11_b7__4_n_0;
  wire g11_b7__5_n_0;
  wire g11_b7__6_n_0;
  wire g11_b7__7_n_0;
  wire g11_b7__8_n_0;
  wire g11_b7_n_0;
  wire g12_b0__0_n_0;
  wire g12_b0__1_n_0;
  wire g12_b0__2_n_0;
  wire g12_b0__3_n_0;
  wire g12_b0__4_n_0;
  wire g12_b0__5_n_0;
  wire g12_b0__6_n_0;
  wire g12_b0__7_n_0;
  wire g12_b0__8_n_0;
  wire g12_b0_n_0;
  wire g12_b1__0_n_0;
  wire g12_b1__1_n_0;
  wire g12_b1__2_n_0;
  wire g12_b1__3_n_0;
  wire g12_b1__4_n_0;
  wire g12_b1__5_n_0;
  wire g12_b1__6_n_0;
  wire g12_b1__7_n_0;
  wire g12_b1__8_n_0;
  wire g12_b1_n_0;
  wire g12_b2__0_n_0;
  wire g12_b2__1_n_0;
  wire g12_b2__2_n_0;
  wire g12_b2__3_n_0;
  wire g12_b2__4_n_0;
  wire g12_b2__5_n_0;
  wire g12_b2__6_n_0;
  wire g12_b2__7_n_0;
  wire g12_b2__8_n_0;
  wire g12_b2_n_0;
  wire g12_b3__0_n_0;
  wire g12_b3__1_n_0;
  wire g12_b3__2_n_0;
  wire g12_b3__3_n_0;
  wire g12_b3__4_n_0;
  wire g12_b3__5_n_0;
  wire g12_b3__6_n_0;
  wire g12_b3__7_n_0;
  wire g12_b3__8_n_0;
  wire g12_b3_n_0;
  wire g12_b4__0_n_0;
  wire g12_b4__1_n_0;
  wire g12_b4__2_n_0;
  wire g12_b4__3_n_0;
  wire g12_b4__4_n_0;
  wire g12_b4__5_n_0;
  wire g12_b4__6_n_0;
  wire g12_b4__7_n_0;
  wire g12_b4__8_n_0;
  wire g12_b4_n_0;
  wire g12_b5__0_n_0;
  wire g12_b5__1_n_0;
  wire g12_b5__2_n_0;
  wire g12_b5__3_n_0;
  wire g12_b5__4_n_0;
  wire g12_b5__5_n_0;
  wire g12_b5__6_n_0;
  wire g12_b5__7_n_0;
  wire g12_b5__8_n_0;
  wire g12_b5_n_0;
  wire g12_b7__0_n_0;
  wire g12_b7__1_n_0;
  wire g12_b7__2_n_0;
  wire g12_b7__3_n_0;
  wire g12_b7__4_n_0;
  wire g12_b7__5_n_0;
  wire g12_b7__6_n_0;
  wire g12_b7__7_n_0;
  wire g12_b7__8_n_0;
  wire g12_b7_n_0;
  wire g13_b0__0_n_0;
  wire g13_b0__1_n_0;
  wire g13_b0__2_n_0;
  wire g13_b0__3_n_0;
  wire g13_b0__4_n_0;
  wire g13_b0__5_n_0;
  wire g13_b0__6_n_0;
  wire g13_b0__7_n_0;
  wire g13_b0__8_n_0;
  wire g13_b0_n_0;
  wire g13_b1__0_n_0;
  wire g13_b1__1_n_0;
  wire g13_b1__2_n_0;
  wire g13_b1__3_n_0;
  wire g13_b1__4_n_0;
  wire g13_b1__5_n_0;
  wire g13_b1__6_n_0;
  wire g13_b1__7_n_0;
  wire g13_b1__8_n_0;
  wire g13_b1_n_0;
  wire g13_b2__0_n_0;
  wire g13_b2__1_n_0;
  wire g13_b2__2_n_0;
  wire g13_b2__3_n_0;
  wire g13_b2__4_n_0;
  wire g13_b2__5_n_0;
  wire g13_b2__6_n_0;
  wire g13_b2__7_n_0;
  wire g13_b2__8_n_0;
  wire g13_b2_n_0;
  wire g13_b3__0_n_0;
  wire g13_b3__1_n_0;
  wire g13_b3__2_n_0;
  wire g13_b3__3_n_0;
  wire g13_b3__4_n_0;
  wire g13_b3__5_n_0;
  wire g13_b3__6_n_0;
  wire g13_b3__7_n_0;
  wire g13_b3__8_n_0;
  wire g13_b3_n_0;
  wire g13_b4__0_n_0;
  wire g13_b4__1_n_0;
  wire g13_b4__2_n_0;
  wire g13_b4__3_n_0;
  wire g13_b4__4_n_0;
  wire g13_b4__5_n_0;
  wire g13_b4__6_n_0;
  wire g13_b4__7_n_0;
  wire g13_b4__8_n_0;
  wire g13_b4_n_0;
  wire g13_b5__0_n_0;
  wire g13_b5__1_n_0;
  wire g13_b5__2_n_0;
  wire g13_b5__3_n_0;
  wire g13_b5__4_n_0;
  wire g13_b5__5_n_0;
  wire g13_b5__6_n_0;
  wire g13_b5__7_n_0;
  wire g13_b5__8_n_0;
  wire g13_b5_n_0;
  wire g13_b7__0_n_0;
  wire g13_b7__1_n_0;
  wire g13_b7__2_n_0;
  wire g13_b7__3_n_0;
  wire g13_b7__4_n_0;
  wire g13_b7__5_n_0;
  wire g13_b7__6_n_0;
  wire g13_b7__7_n_0;
  wire g13_b7__8_n_0;
  wire g13_b7_n_0;
  wire g14_b0__0_n_0;
  wire g14_b0__1_n_0;
  wire g14_b0__2_n_0;
  wire g14_b0__3_n_0;
  wire g14_b0__4_n_0;
  wire g14_b0__5_n_0;
  wire g14_b0__6_n_0;
  wire g14_b0__7_n_0;
  wire g14_b0__8_n_0;
  wire g14_b0_n_0;
  wire g14_b1__0_n_0;
  wire g14_b1__1_n_0;
  wire g14_b1__2_n_0;
  wire g14_b1__3_n_0;
  wire g14_b1__4_n_0;
  wire g14_b1__5_n_0;
  wire g14_b1__6_n_0;
  wire g14_b1__7_n_0;
  wire g14_b1__8_n_0;
  wire g14_b1_n_0;
  wire g14_b2__0_n_0;
  wire g14_b2__1_n_0;
  wire g14_b2__2_n_0;
  wire g14_b2__3_n_0;
  wire g14_b2__4_n_0;
  wire g14_b2__5_n_0;
  wire g14_b2__6_n_0;
  wire g14_b2__7_n_0;
  wire g14_b2__8_n_0;
  wire g14_b2_n_0;
  wire g14_b3__0_n_0;
  wire g14_b3__1_n_0;
  wire g14_b3__2_n_0;
  wire g14_b3__3_n_0;
  wire g14_b3__4_n_0;
  wire g14_b3__5_n_0;
  wire g14_b3__6_n_0;
  wire g14_b3__7_n_0;
  wire g14_b3__8_n_0;
  wire g14_b3_n_0;
  wire g14_b4__0_n_0;
  wire g14_b4__1_n_0;
  wire g14_b4__2_n_0;
  wire g14_b4__3_n_0;
  wire g14_b4__4_n_0;
  wire g14_b4__5_n_0;
  wire g14_b4__6_n_0;
  wire g14_b4__7_n_0;
  wire g14_b4__8_n_0;
  wire g14_b4_n_0;
  wire g14_b5__0_n_0;
  wire g14_b5__1_n_0;
  wire g14_b5__2_n_0;
  wire g14_b5__3_n_0;
  wire g14_b5__4_n_0;
  wire g14_b5__5_n_0;
  wire g14_b5__6_n_0;
  wire g14_b5__7_n_0;
  wire g14_b5__8_n_0;
  wire g14_b5_n_0;
  wire g14_b7__0_n_0;
  wire g14_b7__1_n_0;
  wire g14_b7__2_n_0;
  wire g14_b7__3_n_0;
  wire g14_b7__4_n_0;
  wire g14_b7__5_n_0;
  wire g14_b7__6_n_0;
  wire g14_b7__7_n_0;
  wire g14_b7__8_n_0;
  wire g14_b7_n_0;
  wire g15_b0__0_n_0;
  wire g15_b0__1_n_0;
  wire g15_b0__2_n_0;
  wire g15_b0__3_n_0;
  wire g15_b0__4_n_0;
  wire g15_b0__5_n_0;
  wire g15_b0__6_n_0;
  wire g15_b0__7_n_0;
  wire g15_b0__8_n_0;
  wire g15_b0_n_0;
  wire g15_b1__0_n_0;
  wire g15_b1__1_n_0;
  wire g15_b1__2_n_0;
  wire g15_b1__3_n_0;
  wire g15_b1__4_n_0;
  wire g15_b1__5_n_0;
  wire g15_b1__6_n_0;
  wire g15_b1__7_n_0;
  wire g15_b1__8_n_0;
  wire g15_b1_n_0;
  wire g15_b2__0_n_0;
  wire g15_b2__1_n_0;
  wire g15_b2__2_n_0;
  wire g15_b2__3_n_0;
  wire g15_b2__4_n_0;
  wire g15_b2__5_n_0;
  wire g15_b2__6_n_0;
  wire g15_b2__7_n_0;
  wire g15_b2__8_n_0;
  wire g15_b2_n_0;
  wire g15_b3__0_n_0;
  wire g15_b3__1_n_0;
  wire g15_b3__2_n_0;
  wire g15_b3__3_n_0;
  wire g15_b3__4_n_0;
  wire g15_b3__5_n_0;
  wire g15_b3__6_n_0;
  wire g15_b3__7_n_0;
  wire g15_b3__8_n_0;
  wire g15_b3_n_0;
  wire g15_b4__0_n_0;
  wire g15_b4__1_n_0;
  wire g15_b4__2_n_0;
  wire g15_b4__3_n_0;
  wire g15_b4__4_n_0;
  wire g15_b4__5_n_0;
  wire g15_b4__6_n_0;
  wire g15_b4__7_n_0;
  wire g15_b4__8_n_0;
  wire g15_b4_n_0;
  wire g15_b5__0_n_0;
  wire g15_b5__1_n_0;
  wire g15_b5__2_n_0;
  wire g15_b5__3_n_0;
  wire g15_b5__4_n_0;
  wire g15_b5__5_n_0;
  wire g15_b5__6_n_0;
  wire g15_b5__7_n_0;
  wire g15_b5__8_n_0;
  wire g15_b5_n_0;
  wire g15_b7__0_n_0;
  wire g15_b7__1_n_0;
  wire g15_b7__2_n_0;
  wire g15_b7__3_n_0;
  wire g15_b7__4_n_0;
  wire g15_b7__5_n_0;
  wire g15_b7__6_n_0;
  wire g15_b7__7_n_0;
  wire g15_b7__8_n_0;
  wire g15_b7_n_0;
  wire g16_b0__0_n_0;
  wire g16_b0__1_n_0;
  wire g16_b0__2_n_0;
  wire g16_b0__3_n_0;
  wire g16_b0__4_n_0;
  wire g16_b0__5_n_0;
  wire g16_b0__6_n_0;
  wire g16_b0__7_n_0;
  wire g16_b0__8_n_0;
  wire g16_b0_n_0;
  wire g16_b1__0_n_0;
  wire g16_b1__1_n_0;
  wire g16_b1__2_n_0;
  wire g16_b1__3_n_0;
  wire g16_b1__4_n_0;
  wire g16_b1__5_n_0;
  wire g16_b1__6_n_0;
  wire g16_b1__7_n_0;
  wire g16_b1__8_n_0;
  wire g16_b1_n_0;
  wire g16_b2__0_n_0;
  wire g16_b2__1_n_0;
  wire g16_b2__2_n_0;
  wire g16_b2__3_n_0;
  wire g16_b2__4_n_0;
  wire g16_b2__5_n_0;
  wire g16_b2__6_n_0;
  wire g16_b2__7_n_0;
  wire g16_b2__8_n_0;
  wire g16_b2_n_0;
  wire g16_b3__0_n_0;
  wire g16_b3__1_n_0;
  wire g16_b3__2_n_0;
  wire g16_b3__3_n_0;
  wire g16_b3__4_n_0;
  wire g16_b3__5_n_0;
  wire g16_b3__6_n_0;
  wire g16_b3__7_n_0;
  wire g16_b3__8_n_0;
  wire g16_b3_n_0;
  wire g16_b4__0_n_0;
  wire g16_b4__1_n_0;
  wire g16_b4__2_n_0;
  wire g16_b4__3_n_0;
  wire g16_b4__4_n_0;
  wire g16_b4__5_n_0;
  wire g16_b4__6_n_0;
  wire g16_b4__7_n_0;
  wire g16_b4__8_n_0;
  wire g16_b4_n_0;
  wire g16_b5__0_n_0;
  wire g16_b5__1_n_0;
  wire g16_b5__2_n_0;
  wire g16_b5__3_n_0;
  wire g16_b5__4_n_0;
  wire g16_b5__5_n_0;
  wire g16_b5__6_n_0;
  wire g16_b5__7_n_0;
  wire g16_b5__8_n_0;
  wire g16_b5_n_0;
  wire g16_b6__0_n_0;
  wire g16_b6__1_n_0;
  wire g16_b6__2_n_0;
  wire g16_b6__3_n_0;
  wire g16_b6__4_n_0;
  wire g16_b6__5_n_0;
  wire g16_b6__6_n_0;
  wire g16_b6__7_n_0;
  wire g16_b6__8_n_0;
  wire g16_b6_n_0;
  wire g16_b7__0_n_0;
  wire g16_b7__1_n_0;
  wire g16_b7__2_n_0;
  wire g16_b7__3_n_0;
  wire g16_b7__4_n_0;
  wire g16_b7__5_n_0;
  wire g16_b7__6_n_0;
  wire g16_b7__7_n_0;
  wire g16_b7__8_n_0;
  wire g16_b7_n_0;
  wire g17_b0__0_n_0;
  wire g17_b0__1_n_0;
  wire g17_b0__2_n_0;
  wire g17_b0__3_n_0;
  wire g17_b0__4_n_0;
  wire g17_b0__5_n_0;
  wire g17_b0__6_n_0;
  wire g17_b0__7_n_0;
  wire g17_b0__8_n_0;
  wire g17_b0_n_0;
  wire g17_b1__0_n_0;
  wire g17_b1__1_n_0;
  wire g17_b1__2_n_0;
  wire g17_b1__3_n_0;
  wire g17_b1__4_n_0;
  wire g17_b1__5_n_0;
  wire g17_b1__6_n_0;
  wire g17_b1__7_n_0;
  wire g17_b1__8_n_0;
  wire g17_b1_n_0;
  wire g17_b2__0_n_0;
  wire g17_b2__1_n_0;
  wire g17_b2__2_n_0;
  wire g17_b2__3_n_0;
  wire g17_b2__4_n_0;
  wire g17_b2__5_n_0;
  wire g17_b2__6_n_0;
  wire g17_b2__7_n_0;
  wire g17_b2__8_n_0;
  wire g17_b2_n_0;
  wire g17_b3__0_n_0;
  wire g17_b3__1_n_0;
  wire g17_b3__2_n_0;
  wire g17_b3__3_n_0;
  wire g17_b3__4_n_0;
  wire g17_b3__5_n_0;
  wire g17_b3__6_n_0;
  wire g17_b3__7_n_0;
  wire g17_b3__8_n_0;
  wire g17_b3_n_0;
  wire g17_b4__0_n_0;
  wire g17_b4__1_n_0;
  wire g17_b4__2_n_0;
  wire g17_b4__3_n_0;
  wire g17_b4__4_n_0;
  wire g17_b4__5_n_0;
  wire g17_b4__6_n_0;
  wire g17_b4__7_n_0;
  wire g17_b4__8_n_0;
  wire g17_b4_n_0;
  wire g17_b5__0_n_0;
  wire g17_b5__1_n_0;
  wire g17_b5__2_n_0;
  wire g17_b5__3_n_0;
  wire g17_b5__4_n_0;
  wire g17_b5__5_n_0;
  wire g17_b5__6_n_0;
  wire g17_b5__7_n_0;
  wire g17_b5__8_n_0;
  wire g17_b5_n_0;
  wire g17_b7__0_n_0;
  wire g17_b7__1_n_0;
  wire g17_b7__2_n_0;
  wire g17_b7__3_n_0;
  wire g17_b7__4_n_0;
  wire g17_b7__5_n_0;
  wire g17_b7__6_n_0;
  wire g17_b7__7_n_0;
  wire g17_b7__8_n_0;
  wire g17_b7_n_0;
  wire g18_b0__0_n_0;
  wire g18_b0__1_n_0;
  wire g18_b0__2_n_0;
  wire g18_b0__3_n_0;
  wire g18_b0__4_n_0;
  wire g18_b0__5_n_0;
  wire g18_b0__6_n_0;
  wire g18_b0__7_n_0;
  wire g18_b0__8_n_0;
  wire g18_b0_n_0;
  wire g18_b1__0_n_0;
  wire g18_b1__1_n_0;
  wire g18_b1__2_n_0;
  wire g18_b1__3_n_0;
  wire g18_b1__4_n_0;
  wire g18_b1__5_n_0;
  wire g18_b1__6_n_0;
  wire g18_b1__7_n_0;
  wire g18_b1__8_n_0;
  wire g18_b1_n_0;
  wire g18_b2__0_n_0;
  wire g18_b2__1_n_0;
  wire g18_b2__2_n_0;
  wire g18_b2__3_n_0;
  wire g18_b2__4_n_0;
  wire g18_b2__5_n_0;
  wire g18_b2__6_n_0;
  wire g18_b2__7_n_0;
  wire g18_b2__8_n_0;
  wire g18_b2_n_0;
  wire g18_b3__0_n_0;
  wire g18_b3__1_n_0;
  wire g18_b3__2_n_0;
  wire g18_b3__3_n_0;
  wire g18_b3__4_n_0;
  wire g18_b3__5_n_0;
  wire g18_b3__6_n_0;
  wire g18_b3__7_n_0;
  wire g18_b3__8_n_0;
  wire g18_b3_n_0;
  wire g18_b4__0_n_0;
  wire g18_b4__1_n_0;
  wire g18_b4__2_n_0;
  wire g18_b4__3_n_0;
  wire g18_b4__4_n_0;
  wire g18_b4__5_n_0;
  wire g18_b4__6_n_0;
  wire g18_b4__7_n_0;
  wire g18_b4__8_n_0;
  wire g18_b4_n_0;
  wire g18_b5__0_n_0;
  wire g18_b5__1_n_0;
  wire g18_b5__2_n_0;
  wire g18_b5__3_n_0;
  wire g18_b5__4_n_0;
  wire g18_b5__5_n_0;
  wire g18_b5__6_n_0;
  wire g18_b5__7_n_0;
  wire g18_b5__8_n_0;
  wire g18_b5_n_0;
  wire g18_b6__0_n_0;
  wire g18_b6__1_n_0;
  wire g18_b6__2_n_0;
  wire g18_b6__3_n_0;
  wire g18_b6__4_n_0;
  wire g18_b6__5_n_0;
  wire g18_b6__6_n_0;
  wire g18_b6__7_n_0;
  wire g18_b6__8_n_0;
  wire g18_b6_n_0;
  wire g18_b7__0_n_0;
  wire g18_b7__1_n_0;
  wire g18_b7__2_n_0;
  wire g18_b7__3_n_0;
  wire g18_b7__4_n_0;
  wire g18_b7__5_n_0;
  wire g18_b7__6_n_0;
  wire g18_b7__7_n_0;
  wire g18_b7__8_n_0;
  wire g18_b7_n_0;
  wire g19_b0__0_n_0;
  wire g19_b0__1_n_0;
  wire g19_b0__2_n_0;
  wire g19_b0__3_n_0;
  wire g19_b0__4_n_0;
  wire g19_b0__5_n_0;
  wire g19_b0__6_n_0;
  wire g19_b0__7_n_0;
  wire g19_b0__8_n_0;
  wire g19_b0_n_0;
  wire g19_b1__0_n_0;
  wire g19_b1__1_n_0;
  wire g19_b1__2_n_0;
  wire g19_b1__3_n_0;
  wire g19_b1__4_n_0;
  wire g19_b1__5_n_0;
  wire g19_b1__6_n_0;
  wire g19_b1__7_n_0;
  wire g19_b1__8_n_0;
  wire g19_b1_n_0;
  wire g19_b2__0_n_0;
  wire g19_b2__1_n_0;
  wire g19_b2__2_n_0;
  wire g19_b2__3_n_0;
  wire g19_b2__4_n_0;
  wire g19_b2__5_n_0;
  wire g19_b2__6_n_0;
  wire g19_b2__7_n_0;
  wire g19_b2__8_n_0;
  wire g19_b2_n_0;
  wire g19_b3__0_n_0;
  wire g19_b3__1_n_0;
  wire g19_b3__2_n_0;
  wire g19_b3__3_n_0;
  wire g19_b3__4_n_0;
  wire g19_b3__5_n_0;
  wire g19_b3__6_n_0;
  wire g19_b3__7_n_0;
  wire g19_b3__8_n_0;
  wire g19_b3_n_0;
  wire g19_b4__0_n_0;
  wire g19_b4__1_n_0;
  wire g19_b4__2_n_0;
  wire g19_b4__3_n_0;
  wire g19_b4__4_n_0;
  wire g19_b4__5_n_0;
  wire g19_b4__6_n_0;
  wire g19_b4__7_n_0;
  wire g19_b4__8_n_0;
  wire g19_b4_n_0;
  wire g19_b5__0_n_0;
  wire g19_b5__1_n_0;
  wire g19_b5__2_n_0;
  wire g19_b5__3_n_0;
  wire g19_b5__4_n_0;
  wire g19_b5__5_n_0;
  wire g19_b5__6_n_0;
  wire g19_b5__7_n_0;
  wire g19_b5__8_n_0;
  wire g19_b5_n_0;
  wire g19_b6__0_n_0;
  wire g19_b6__1_n_0;
  wire g19_b6__2_n_0;
  wire g19_b6__3_n_0;
  wire g19_b6__4_n_0;
  wire g19_b6__5_n_0;
  wire g19_b6__6_n_0;
  wire g19_b6__7_n_0;
  wire g19_b6__8_n_0;
  wire g19_b6_n_0;
  wire g19_b7__0_n_0;
  wire g19_b7__1_n_0;
  wire g19_b7__2_n_0;
  wire g19_b7__3_n_0;
  wire g19_b7__4_n_0;
  wire g19_b7__5_n_0;
  wire g19_b7__6_n_0;
  wire g19_b7__7_n_0;
  wire g19_b7__8_n_0;
  wire g19_b7_n_0;
  wire g1_b0__0_n_0;
  wire g1_b0__1_n_0;
  wire g1_b0__2_n_0;
  wire g1_b0__3_n_0;
  wire g1_b0__4_n_0;
  wire g1_b0__5_n_0;
  wire g1_b0__6_n_0;
  wire g1_b0__7_n_0;
  wire g1_b0__8_n_0;
  wire g1_b0_n_0;
  wire g1_b1__0_n_0;
  wire g1_b1__1_n_0;
  wire g1_b1__2_n_0;
  wire g1_b1__3_n_0;
  wire g1_b1__4_n_0;
  wire g1_b1__5_n_0;
  wire g1_b1__6_n_0;
  wire g1_b1__7_n_0;
  wire g1_b1__8_n_0;
  wire g1_b1_n_0;
  wire g1_b2__0_n_0;
  wire g1_b2__1_n_0;
  wire g1_b2__2_n_0;
  wire g1_b2__3_n_0;
  wire g1_b2__4_n_0;
  wire g1_b2__5_n_0;
  wire g1_b2__6_n_0;
  wire g1_b2__7_n_0;
  wire g1_b2__8_n_0;
  wire g1_b2_n_0;
  wire g1_b3__0_n_0;
  wire g1_b3__1_n_0;
  wire g1_b3__2_n_0;
  wire g1_b3__3_n_0;
  wire g1_b3__4_n_0;
  wire g1_b3__5_n_0;
  wire g1_b3__6_n_0;
  wire g1_b3__7_n_0;
  wire g1_b3__8_n_0;
  wire g1_b3_n_0;
  wire g1_b4__0_n_0;
  wire g1_b4__1_n_0;
  wire g1_b4__2_n_0;
  wire g1_b4__3_n_0;
  wire g1_b4__4_n_0;
  wire g1_b4__5_n_0;
  wire g1_b4__6_n_0;
  wire g1_b4__7_n_0;
  wire g1_b4__8_n_0;
  wire g1_b4_n_0;
  wire g1_b5__0_n_0;
  wire g1_b5__1_n_0;
  wire g1_b5__2_n_0;
  wire g1_b5__3_n_0;
  wire g1_b5__4_n_0;
  wire g1_b5__5_n_0;
  wire g1_b5__6_n_0;
  wire g1_b5__7_n_0;
  wire g1_b5__8_n_0;
  wire g1_b5_n_0;
  wire g1_b6__0_n_0;
  wire g1_b6__1_n_0;
  wire g1_b6__2_n_0;
  wire g1_b6__3_n_0;
  wire g1_b6__4_n_0;
  wire g1_b6__5_n_0;
  wire g1_b6__6_n_0;
  wire g1_b6__7_n_0;
  wire g1_b6__8_n_0;
  wire g1_b6_n_0;
  wire g1_b7__0_n_0;
  wire g1_b7__1_n_0;
  wire g1_b7__2_n_0;
  wire g1_b7__3_n_0;
  wire g1_b7__4_n_0;
  wire g1_b7__5_n_0;
  wire g1_b7__6_n_0;
  wire g1_b7__7_n_0;
  wire g1_b7__8_n_0;
  wire g1_b7_n_0;
  wire g20_b0__0_n_0;
  wire g20_b0__1_n_0;
  wire g20_b0__2_n_0;
  wire g20_b0__3_n_0;
  wire g20_b0__4_n_0;
  wire g20_b0__5_n_0;
  wire g20_b0__6_n_0;
  wire g20_b0__7_n_0;
  wire g20_b0__8_n_0;
  wire g20_b0_n_0;
  wire g20_b1__0_n_0;
  wire g20_b1__1_n_0;
  wire g20_b1__2_n_0;
  wire g20_b1__3_n_0;
  wire g20_b1__4_n_0;
  wire g20_b1__5_n_0;
  wire g20_b1__6_n_0;
  wire g20_b1__7_n_0;
  wire g20_b1__8_n_0;
  wire g20_b1_n_0;
  wire g20_b2__0_n_0;
  wire g20_b2__1_n_0;
  wire g20_b2__2_n_0;
  wire g20_b2__3_n_0;
  wire g20_b2__4_n_0;
  wire g20_b2__5_n_0;
  wire g20_b2__6_n_0;
  wire g20_b2__7_n_0;
  wire g20_b2__8_n_0;
  wire g20_b2_n_0;
  wire g20_b3__0_n_0;
  wire g20_b3__1_n_0;
  wire g20_b3__2_n_0;
  wire g20_b3__3_n_0;
  wire g20_b3__4_n_0;
  wire g20_b3__5_n_0;
  wire g20_b3__6_n_0;
  wire g20_b3__7_n_0;
  wire g20_b3__8_n_0;
  wire g20_b3_n_0;
  wire g20_b4__0_n_0;
  wire g20_b4__1_n_0;
  wire g20_b4__2_n_0;
  wire g20_b4__3_n_0;
  wire g20_b4__4_n_0;
  wire g20_b4__5_n_0;
  wire g20_b4__6_n_0;
  wire g20_b4__7_n_0;
  wire g20_b4__8_n_0;
  wire g20_b4_n_0;
  wire g20_b5__0_n_0;
  wire g20_b5__1_n_0;
  wire g20_b5__2_n_0;
  wire g20_b5__3_n_0;
  wire g20_b5__4_n_0;
  wire g20_b5__5_n_0;
  wire g20_b5__6_n_0;
  wire g20_b5__7_n_0;
  wire g20_b5__8_n_0;
  wire g20_b5_n_0;
  wire g20_b7__0_n_0;
  wire g20_b7__1_n_0;
  wire g20_b7__2_n_0;
  wire g20_b7__3_n_0;
  wire g20_b7__4_n_0;
  wire g20_b7__5_n_0;
  wire g20_b7__6_n_0;
  wire g20_b7__7_n_0;
  wire g20_b7__8_n_0;
  wire g20_b7_n_0;
  wire g21_b0__0_n_0;
  wire g21_b0__1_n_0;
  wire g21_b0__2_n_0;
  wire g21_b0__3_n_0;
  wire g21_b0__4_n_0;
  wire g21_b0__5_n_0;
  wire g21_b0__6_n_0;
  wire g21_b0__7_n_0;
  wire g21_b0__8_n_0;
  wire g21_b0_n_0;
  wire g21_b1__0_n_0;
  wire g21_b1__1_n_0;
  wire g21_b1__2_n_0;
  wire g21_b1__3_n_0;
  wire g21_b1__4_n_0;
  wire g21_b1__5_n_0;
  wire g21_b1__6_n_0;
  wire g21_b1__7_n_0;
  wire g21_b1__8_n_0;
  wire g21_b1_n_0;
  wire g21_b2__0_n_0;
  wire g21_b2__1_n_0;
  wire g21_b2__2_n_0;
  wire g21_b2__3_n_0;
  wire g21_b2__4_n_0;
  wire g21_b2__5_n_0;
  wire g21_b2__6_n_0;
  wire g21_b2__7_n_0;
  wire g21_b2__8_n_0;
  wire g21_b2_n_0;
  wire g21_b3__0_n_0;
  wire g21_b3__1_n_0;
  wire g21_b3__2_n_0;
  wire g21_b3__3_n_0;
  wire g21_b3__4_n_0;
  wire g21_b3__5_n_0;
  wire g21_b3__6_n_0;
  wire g21_b3__7_n_0;
  wire g21_b3__8_n_0;
  wire g21_b3_n_0;
  wire g21_b4__0_n_0;
  wire g21_b4__1_n_0;
  wire g21_b4__2_n_0;
  wire g21_b4__3_n_0;
  wire g21_b4__4_n_0;
  wire g21_b4__5_n_0;
  wire g21_b4__6_n_0;
  wire g21_b4__7_n_0;
  wire g21_b4__8_n_0;
  wire g21_b4_n_0;
  wire g21_b5__0_n_0;
  wire g21_b5__1_n_0;
  wire g21_b5__2_n_0;
  wire g21_b5__3_n_0;
  wire g21_b5__4_n_0;
  wire g21_b5__5_n_0;
  wire g21_b5__6_n_0;
  wire g21_b5__7_n_0;
  wire g21_b5__8_n_0;
  wire g21_b5_n_0;
  wire g21_b6__0_n_0;
  wire g21_b6__1_n_0;
  wire g21_b6__2_n_0;
  wire g21_b6__3_n_0;
  wire g21_b6__4_n_0;
  wire g21_b6__5_n_0;
  wire g21_b6__6_n_0;
  wire g21_b6__7_n_0;
  wire g21_b6__8_n_0;
  wire g21_b6_n_0;
  wire g21_b7__0_n_0;
  wire g21_b7__1_n_0;
  wire g21_b7__2_n_0;
  wire g21_b7__3_n_0;
  wire g21_b7__4_n_0;
  wire g21_b7__5_n_0;
  wire g21_b7__6_n_0;
  wire g21_b7__7_n_0;
  wire g21_b7__8_n_0;
  wire g21_b7_n_0;
  wire g22_b0__0_n_0;
  wire g22_b0__1_n_0;
  wire g22_b0__2_n_0;
  wire g22_b0__3_n_0;
  wire g22_b0__4_n_0;
  wire g22_b0__5_n_0;
  wire g22_b0__6_n_0;
  wire g22_b0__7_n_0;
  wire g22_b0__8_n_0;
  wire g22_b0_n_0;
  wire g22_b1__0_n_0;
  wire g22_b1__1_n_0;
  wire g22_b1__2_n_0;
  wire g22_b1__3_n_0;
  wire g22_b1__4_n_0;
  wire g22_b1__5_n_0;
  wire g22_b1__6_n_0;
  wire g22_b1__7_n_0;
  wire g22_b1__8_n_0;
  wire g22_b1_n_0;
  wire g22_b2__0_n_0;
  wire g22_b2__1_n_0;
  wire g22_b2__2_n_0;
  wire g22_b2__3_n_0;
  wire g22_b2__4_n_0;
  wire g22_b2__5_n_0;
  wire g22_b2__6_n_0;
  wire g22_b2__7_n_0;
  wire g22_b2__8_n_0;
  wire g22_b2_n_0;
  wire g22_b3__0_n_0;
  wire g22_b3__1_n_0;
  wire g22_b3__2_n_0;
  wire g22_b3__3_n_0;
  wire g22_b3__4_n_0;
  wire g22_b3__5_n_0;
  wire g22_b3__6_n_0;
  wire g22_b3__7_n_0;
  wire g22_b3__8_n_0;
  wire g22_b3_n_0;
  wire g22_b4__0_n_0;
  wire g22_b4__1_n_0;
  wire g22_b4__2_n_0;
  wire g22_b4__3_n_0;
  wire g22_b4__4_n_0;
  wire g22_b4__5_n_0;
  wire g22_b4__6_n_0;
  wire g22_b4__7_n_0;
  wire g22_b4__8_n_0;
  wire g22_b4_n_0;
  wire g22_b5__0_n_0;
  wire g22_b5__1_n_0;
  wire g22_b5__2_n_0;
  wire g22_b5__3_n_0;
  wire g22_b5__4_n_0;
  wire g22_b5__5_n_0;
  wire g22_b5__6_n_0;
  wire g22_b5__7_n_0;
  wire g22_b5__8_n_0;
  wire g22_b5_n_0;
  wire g22_b6__0_n_0;
  wire g22_b6__1_n_0;
  wire g22_b6__2_n_0;
  wire g22_b6__3_n_0;
  wire g22_b6__4_n_0;
  wire g22_b6__5_n_0;
  wire g22_b6__6_n_0;
  wire g22_b6__7_n_0;
  wire g22_b6__8_n_0;
  wire g22_b6_n_0;
  wire g22_b7__0_n_0;
  wire g22_b7__1_n_0;
  wire g22_b7__2_n_0;
  wire g22_b7__3_n_0;
  wire g22_b7__4_n_0;
  wire g22_b7__5_n_0;
  wire g22_b7__6_n_0;
  wire g22_b7__7_n_0;
  wire g22_b7__8_n_0;
  wire g22_b7_n_0;
  wire g23_b0__0_n_0;
  wire g23_b0__1_n_0;
  wire g23_b0__2_n_0;
  wire g23_b0__3_n_0;
  wire g23_b0__4_n_0;
  wire g23_b0__5_n_0;
  wire g23_b0__6_n_0;
  wire g23_b0__7_n_0;
  wire g23_b0__8_n_0;
  wire g23_b0_n_0;
  wire g23_b1__0_n_0;
  wire g23_b1__1_n_0;
  wire g23_b1__2_n_0;
  wire g23_b1__3_n_0;
  wire g23_b1__4_n_0;
  wire g23_b1__5_n_0;
  wire g23_b1__6_n_0;
  wire g23_b1__7_n_0;
  wire g23_b1__8_n_0;
  wire g23_b1_n_0;
  wire g23_b2__0_n_0;
  wire g23_b2__1_n_0;
  wire g23_b2__2_n_0;
  wire g23_b2__3_n_0;
  wire g23_b2__4_n_0;
  wire g23_b2__5_n_0;
  wire g23_b2__6_n_0;
  wire g23_b2__7_n_0;
  wire g23_b2__8_n_0;
  wire g23_b2_n_0;
  wire g23_b3__0_n_0;
  wire g23_b3__1_n_0;
  wire g23_b3__2_n_0;
  wire g23_b3__3_n_0;
  wire g23_b3__4_n_0;
  wire g23_b3__5_n_0;
  wire g23_b3__6_n_0;
  wire g23_b3__7_n_0;
  wire g23_b3__8_n_0;
  wire g23_b3_n_0;
  wire g23_b4__0_n_0;
  wire g23_b4__1_n_0;
  wire g23_b4__2_n_0;
  wire g23_b4__3_n_0;
  wire g23_b4__4_n_0;
  wire g23_b4__5_n_0;
  wire g23_b4__6_n_0;
  wire g23_b4__7_n_0;
  wire g23_b4__8_n_0;
  wire g23_b4_n_0;
  wire g23_b5__0_n_0;
  wire g23_b5__1_n_0;
  wire g23_b5__2_n_0;
  wire g23_b5__3_n_0;
  wire g23_b5__4_n_0;
  wire g23_b5__5_n_0;
  wire g23_b5__6_n_0;
  wire g23_b5__7_n_0;
  wire g23_b5__8_n_0;
  wire g23_b5_n_0;
  wire g23_b7__0_n_0;
  wire g23_b7__1_n_0;
  wire g23_b7__2_n_0;
  wire g23_b7__3_n_0;
  wire g23_b7__4_n_0;
  wire g23_b7__5_n_0;
  wire g23_b7__6_n_0;
  wire g23_b7__7_n_0;
  wire g23_b7__8_n_0;
  wire g23_b7_n_0;
  wire g24_b0__0_n_0;
  wire g24_b0__1_n_0;
  wire g24_b0__2_n_0;
  wire g24_b0__3_n_0;
  wire g24_b0__4_n_0;
  wire g24_b0__5_n_0;
  wire g24_b0__6_n_0;
  wire g24_b0__7_n_0;
  wire g24_b0__8_n_0;
  wire g24_b0_n_0;
  wire g24_b1__0_n_0;
  wire g24_b1__1_n_0;
  wire g24_b1__2_n_0;
  wire g24_b1__3_n_0;
  wire g24_b1__4_n_0;
  wire g24_b1__5_n_0;
  wire g24_b1__6_n_0;
  wire g24_b1__7_n_0;
  wire g24_b1__8_n_0;
  wire g24_b1_n_0;
  wire g24_b2__0_n_0;
  wire g24_b2__1_n_0;
  wire g24_b2__2_n_0;
  wire g24_b2__3_n_0;
  wire g24_b2__4_n_0;
  wire g24_b2__5_n_0;
  wire g24_b2__6_n_0;
  wire g24_b2__7_n_0;
  wire g24_b2__8_n_0;
  wire g24_b2_n_0;
  wire g24_b3__0_n_0;
  wire g24_b3__1_n_0;
  wire g24_b3__2_n_0;
  wire g24_b3__3_n_0;
  wire g24_b3__4_n_0;
  wire g24_b3__5_n_0;
  wire g24_b3__6_n_0;
  wire g24_b3__7_n_0;
  wire g24_b3__8_n_0;
  wire g24_b3_n_0;
  wire g24_b4__0_n_0;
  wire g24_b4__1_n_0;
  wire g24_b4__2_n_0;
  wire g24_b4__3_n_0;
  wire g24_b4__4_n_0;
  wire g24_b4__5_n_0;
  wire g24_b4__6_n_0;
  wire g24_b4__7_n_0;
  wire g24_b4__8_n_0;
  wire g24_b4_n_0;
  wire g24_b5__0_n_0;
  wire g24_b5__1_n_0;
  wire g24_b5__2_n_0;
  wire g24_b5__3_n_0;
  wire g24_b5__4_n_0;
  wire g24_b5__5_n_0;
  wire g24_b5__6_n_0;
  wire g24_b5__7_n_0;
  wire g24_b5__8_n_0;
  wire g24_b5_n_0;
  wire g24_b6__0_n_0;
  wire g24_b6__1_n_0;
  wire g24_b6__2_n_0;
  wire g24_b6__3_n_0;
  wire g24_b6__4_n_0;
  wire g24_b6__5_n_0;
  wire g24_b6__6_n_0;
  wire g24_b6__7_n_0;
  wire g24_b6__8_n_0;
  wire g24_b6_n_0;
  wire g24_b7__0_n_0;
  wire g24_b7__1_n_0;
  wire g24_b7__2_n_0;
  wire g24_b7__3_n_0;
  wire g24_b7__4_n_0;
  wire g24_b7__5_n_0;
  wire g24_b7__6_n_0;
  wire g24_b7__7_n_0;
  wire g24_b7__8_n_0;
  wire g24_b7_n_0;
  wire g25_b0__0_n_0;
  wire g25_b0__1_n_0;
  wire g25_b0__2_n_0;
  wire g25_b0__3_n_0;
  wire g25_b0__4_n_0;
  wire g25_b0__5_n_0;
  wire g25_b0__6_n_0;
  wire g25_b0__7_n_0;
  wire g25_b0__8_n_0;
  wire g25_b0_n_0;
  wire g25_b1__0_n_0;
  wire g25_b1__1_n_0;
  wire g25_b1__2_n_0;
  wire g25_b1__3_n_0;
  wire g25_b1__4_n_0;
  wire g25_b1__5_n_0;
  wire g25_b1__6_n_0;
  wire g25_b1__7_n_0;
  wire g25_b1__8_n_0;
  wire g25_b1_n_0;
  wire g25_b2__0_n_0;
  wire g25_b2__1_n_0;
  wire g25_b2__2_n_0;
  wire g25_b2__3_n_0;
  wire g25_b2__4_n_0;
  wire g25_b2__5_n_0;
  wire g25_b2__6_n_0;
  wire g25_b2__7_n_0;
  wire g25_b2__8_n_0;
  wire g25_b2_n_0;
  wire g25_b3__0_n_0;
  wire g25_b3__1_n_0;
  wire g25_b3__2_n_0;
  wire g25_b3__3_n_0;
  wire g25_b3__4_n_0;
  wire g25_b3__5_n_0;
  wire g25_b3__6_n_0;
  wire g25_b3__7_n_0;
  wire g25_b3__8_n_0;
  wire g25_b3_n_0;
  wire g25_b4__0_n_0;
  wire g25_b4__1_n_0;
  wire g25_b4__2_n_0;
  wire g25_b4__3_n_0;
  wire g25_b4__4_n_0;
  wire g25_b4__5_n_0;
  wire g25_b4__6_n_0;
  wire g25_b4__7_n_0;
  wire g25_b4__8_n_0;
  wire g25_b4_n_0;
  wire g25_b5__0_n_0;
  wire g25_b5__1_n_0;
  wire g25_b5__2_n_0;
  wire g25_b5__3_n_0;
  wire g25_b5__4_n_0;
  wire g25_b5__5_n_0;
  wire g25_b5__6_n_0;
  wire g25_b5__7_n_0;
  wire g25_b5__8_n_0;
  wire g25_b5_n_0;
  wire g25_b7__0_n_0;
  wire g25_b7__1_n_0;
  wire g25_b7__2_n_0;
  wire g25_b7__3_n_0;
  wire g25_b7__4_n_0;
  wire g25_b7__5_n_0;
  wire g25_b7__6_n_0;
  wire g25_b7__7_n_0;
  wire g25_b7__8_n_0;
  wire g25_b7_n_0;
  wire g26_b0__0_n_0;
  wire g26_b0__1_n_0;
  wire g26_b0__2_n_0;
  wire g26_b0__3_n_0;
  wire g26_b0__4_n_0;
  wire g26_b0__5_n_0;
  wire g26_b0__6_n_0;
  wire g26_b0__7_n_0;
  wire g26_b0__8_n_0;
  wire g26_b0_n_0;
  wire g26_b1__0_n_0;
  wire g26_b1__1_n_0;
  wire g26_b1__2_n_0;
  wire g26_b1__3_n_0;
  wire g26_b1__4_n_0;
  wire g26_b1__5_n_0;
  wire g26_b1__6_n_0;
  wire g26_b1__7_n_0;
  wire g26_b1__8_n_0;
  wire g26_b1_n_0;
  wire g26_b2__0_n_0;
  wire g26_b2__1_n_0;
  wire g26_b2__2_n_0;
  wire g26_b2__3_n_0;
  wire g26_b2__4_n_0;
  wire g26_b2__5_n_0;
  wire g26_b2__6_n_0;
  wire g26_b2__7_n_0;
  wire g26_b2__8_n_0;
  wire g26_b2_n_0;
  wire g26_b3__0_n_0;
  wire g26_b3__1_n_0;
  wire g26_b3__2_n_0;
  wire g26_b3__3_n_0;
  wire g26_b3__4_n_0;
  wire g26_b3__5_n_0;
  wire g26_b3__6_n_0;
  wire g26_b3__7_n_0;
  wire g26_b3__8_n_0;
  wire g26_b3_n_0;
  wire g26_b4__0_n_0;
  wire g26_b4__1_n_0;
  wire g26_b4__2_n_0;
  wire g26_b4__3_n_0;
  wire g26_b4__4_n_0;
  wire g26_b4__5_n_0;
  wire g26_b4__6_n_0;
  wire g26_b4__7_n_0;
  wire g26_b4__8_n_0;
  wire g26_b4_n_0;
  wire g26_b5__0_n_0;
  wire g26_b5__1_n_0;
  wire g26_b5__2_n_0;
  wire g26_b5__3_n_0;
  wire g26_b5__4_n_0;
  wire g26_b5__5_n_0;
  wire g26_b5__6_n_0;
  wire g26_b5__7_n_0;
  wire g26_b5__8_n_0;
  wire g26_b5_n_0;
  wire g26_b7__0_n_0;
  wire g26_b7__1_n_0;
  wire g26_b7__2_n_0;
  wire g26_b7__3_n_0;
  wire g26_b7__4_n_0;
  wire g26_b7__5_n_0;
  wire g26_b7__6_n_0;
  wire g26_b7__7_n_0;
  wire g26_b7__8_n_0;
  wire g26_b7_n_0;
  wire g27_b0__0_n_0;
  wire g27_b0__1_n_0;
  wire g27_b0__2_n_0;
  wire g27_b0__3_n_0;
  wire g27_b0__4_n_0;
  wire g27_b0__5_n_0;
  wire g27_b0__6_n_0;
  wire g27_b0__7_n_0;
  wire g27_b0__8_n_0;
  wire g27_b0_n_0;
  wire g27_b1__0_n_0;
  wire g27_b1__1_n_0;
  wire g27_b1__2_n_0;
  wire g27_b1__3_n_0;
  wire g27_b1__4_n_0;
  wire g27_b1__5_n_0;
  wire g27_b1__6_n_0;
  wire g27_b1__7_n_0;
  wire g27_b1__8_n_0;
  wire g27_b1_n_0;
  wire g27_b2__0_n_0;
  wire g27_b2__1_n_0;
  wire g27_b2__2_n_0;
  wire g27_b2__3_n_0;
  wire g27_b2__4_n_0;
  wire g27_b2__5_n_0;
  wire g27_b2__6_n_0;
  wire g27_b2__7_n_0;
  wire g27_b2__8_n_0;
  wire g27_b2_n_0;
  wire g27_b3__0_n_0;
  wire g27_b3__1_n_0;
  wire g27_b3__2_n_0;
  wire g27_b3__3_n_0;
  wire g27_b3__4_n_0;
  wire g27_b3__5_n_0;
  wire g27_b3__6_n_0;
  wire g27_b3__7_n_0;
  wire g27_b3__8_n_0;
  wire g27_b3_n_0;
  wire g27_b4__0_n_0;
  wire g27_b4__1_n_0;
  wire g27_b4__2_n_0;
  wire g27_b4__3_n_0;
  wire g27_b4__4_n_0;
  wire g27_b4__5_n_0;
  wire g27_b4__6_n_0;
  wire g27_b4__7_n_0;
  wire g27_b4__8_n_0;
  wire g27_b4_n_0;
  wire g27_b5__0_n_0;
  wire g27_b5__1_n_0;
  wire g27_b5__2_n_0;
  wire g27_b5__3_n_0;
  wire g27_b5__4_n_0;
  wire g27_b5__5_n_0;
  wire g27_b5__6_n_0;
  wire g27_b5__7_n_0;
  wire g27_b5__8_n_0;
  wire g27_b5_n_0;
  wire g27_b6__0_n_0;
  wire g27_b6__1_n_0;
  wire g27_b6__2_n_0;
  wire g27_b6__3_n_0;
  wire g27_b6__4_n_0;
  wire g27_b6__5_n_0;
  wire g27_b6__6_n_0;
  wire g27_b6__7_n_0;
  wire g27_b6__8_n_0;
  wire g27_b6_n_0;
  wire g27_b7__0_n_0;
  wire g27_b7__1_n_0;
  wire g27_b7__2_n_0;
  wire g27_b7__3_n_0;
  wire g27_b7__4_n_0;
  wire g27_b7__5_n_0;
  wire g27_b7__6_n_0;
  wire g27_b7__7_n_0;
  wire g27_b7__8_n_0;
  wire g27_b7_n_0;
  wire g28_b0__0_n_0;
  wire g28_b0__1_n_0;
  wire g28_b0__2_n_0;
  wire g28_b0__3_n_0;
  wire g28_b0__4_n_0;
  wire g28_b0__5_n_0;
  wire g28_b0__6_n_0;
  wire g28_b0__7_n_0;
  wire g28_b0__8_n_0;
  wire g28_b0_n_0;
  wire g28_b1__0_n_0;
  wire g28_b1__1_n_0;
  wire g28_b1__2_n_0;
  wire g28_b1__3_n_0;
  wire g28_b1__4_n_0;
  wire g28_b1__5_n_0;
  wire g28_b1__6_n_0;
  wire g28_b1__7_n_0;
  wire g28_b1__8_n_0;
  wire g28_b1_n_0;
  wire g28_b2__0_n_0;
  wire g28_b2__1_n_0;
  wire g28_b2__2_n_0;
  wire g28_b2__3_n_0;
  wire g28_b2__4_n_0;
  wire g28_b2__5_n_0;
  wire g28_b2__6_n_0;
  wire g28_b2__7_n_0;
  wire g28_b2__8_n_0;
  wire g28_b2_n_0;
  wire g28_b3__0_n_0;
  wire g28_b3__1_n_0;
  wire g28_b3__2_n_0;
  wire g28_b3__3_n_0;
  wire g28_b3__4_n_0;
  wire g28_b3__5_n_0;
  wire g28_b3__6_n_0;
  wire g28_b3__7_n_0;
  wire g28_b3__8_n_0;
  wire g28_b3_n_0;
  wire g28_b4__0_n_0;
  wire g28_b4__1_n_0;
  wire g28_b4__2_n_0;
  wire g28_b4__3_n_0;
  wire g28_b4__4_n_0;
  wire g28_b4__5_n_0;
  wire g28_b4__6_n_0;
  wire g28_b4__7_n_0;
  wire g28_b4__8_n_0;
  wire g28_b4_n_0;
  wire g28_b5__0_n_0;
  wire g28_b5__1_n_0;
  wire g28_b5__2_n_0;
  wire g28_b5__3_n_0;
  wire g28_b5__4_n_0;
  wire g28_b5__5_n_0;
  wire g28_b5__6_n_0;
  wire g28_b5__7_n_0;
  wire g28_b5__8_n_0;
  wire g28_b5_n_0;
  wire g28_b7__0_n_0;
  wire g28_b7__1_n_0;
  wire g28_b7__2_n_0;
  wire g28_b7__3_n_0;
  wire g28_b7__4_n_0;
  wire g28_b7__5_n_0;
  wire g28_b7__6_n_0;
  wire g28_b7__7_n_0;
  wire g28_b7__8_n_0;
  wire g28_b7_n_0;
  wire g29_b0__0_n_0;
  wire g29_b0__1_n_0;
  wire g29_b0__2_n_0;
  wire g29_b0__3_n_0;
  wire g29_b0__4_n_0;
  wire g29_b0__5_n_0;
  wire g29_b0__6_n_0;
  wire g29_b0__7_n_0;
  wire g29_b0__8_n_0;
  wire g29_b0_n_0;
  wire g29_b1__0_n_0;
  wire g29_b1__1_n_0;
  wire g29_b1__2_n_0;
  wire g29_b1__3_n_0;
  wire g29_b1__4_n_0;
  wire g29_b1__5_n_0;
  wire g29_b1__6_n_0;
  wire g29_b1__7_n_0;
  wire g29_b1__8_n_0;
  wire g29_b1_n_0;
  wire g29_b2__0_n_0;
  wire g29_b2__1_n_0;
  wire g29_b2__2_n_0;
  wire g29_b2__3_n_0;
  wire g29_b2__4_n_0;
  wire g29_b2__5_n_0;
  wire g29_b2__6_n_0;
  wire g29_b2__7_n_0;
  wire g29_b2__8_n_0;
  wire g29_b2_n_0;
  wire g29_b3__0_n_0;
  wire g29_b3__1_n_0;
  wire g29_b3__2_n_0;
  wire g29_b3__3_n_0;
  wire g29_b3__4_n_0;
  wire g29_b3__5_n_0;
  wire g29_b3__6_n_0;
  wire g29_b3__7_n_0;
  wire g29_b3__8_n_0;
  wire g29_b3_n_0;
  wire g29_b4__0_n_0;
  wire g29_b4__1_n_0;
  wire g29_b4__2_n_0;
  wire g29_b4__3_n_0;
  wire g29_b4__4_n_0;
  wire g29_b4__5_n_0;
  wire g29_b4__6_n_0;
  wire g29_b4__7_n_0;
  wire g29_b4__8_n_0;
  wire g29_b4_n_0;
  wire g29_b5__0_n_0;
  wire g29_b5__1_n_0;
  wire g29_b5__2_n_0;
  wire g29_b5__3_n_0;
  wire g29_b5__4_n_0;
  wire g29_b5__5_n_0;
  wire g29_b5__6_n_0;
  wire g29_b5__7_n_0;
  wire g29_b5__8_n_0;
  wire g29_b5_n_0;
  wire g29_b6__0_n_0;
  wire g29_b6__1_n_0;
  wire g29_b6__2_n_0;
  wire g29_b6__3_n_0;
  wire g29_b6__4_n_0;
  wire g29_b6__5_n_0;
  wire g29_b6__6_n_0;
  wire g29_b6__7_n_0;
  wire g29_b6__8_n_0;
  wire g29_b6_n_0;
  wire g29_b7__0_n_0;
  wire g29_b7__1_n_0;
  wire g29_b7__2_n_0;
  wire g29_b7__3_n_0;
  wire g29_b7__4_n_0;
  wire g29_b7__5_n_0;
  wire g29_b7__6_n_0;
  wire g29_b7__7_n_0;
  wire g29_b7__8_n_0;
  wire g29_b7_n_0;
  wire g2_b0__0_n_0;
  wire g2_b0__1_n_0;
  wire g2_b0__2_n_0;
  wire g2_b0__3_n_0;
  wire g2_b0__4_n_0;
  wire g2_b0__5_n_0;
  wire g2_b0__6_n_0;
  wire g2_b0__7_n_0;
  wire g2_b0__8_n_0;
  wire g2_b0_n_0;
  wire g2_b1__0_n_0;
  wire g2_b1__1_n_0;
  wire g2_b1__2_n_0;
  wire g2_b1__3_n_0;
  wire g2_b1__4_n_0;
  wire g2_b1__5_n_0;
  wire g2_b1__6_n_0;
  wire g2_b1__7_n_0;
  wire g2_b1__8_n_0;
  wire g2_b1_n_0;
  wire g2_b2__0_n_0;
  wire g2_b2__1_n_0;
  wire g2_b2__2_n_0;
  wire g2_b2__3_n_0;
  wire g2_b2__4_n_0;
  wire g2_b2__5_n_0;
  wire g2_b2__6_n_0;
  wire g2_b2__7_n_0;
  wire g2_b2__8_n_0;
  wire g2_b2_n_0;
  wire g2_b3__0_n_0;
  wire g2_b3__1_n_0;
  wire g2_b3__2_n_0;
  wire g2_b3__3_n_0;
  wire g2_b3__4_n_0;
  wire g2_b3__5_n_0;
  wire g2_b3__6_n_0;
  wire g2_b3__7_n_0;
  wire g2_b3__8_n_0;
  wire g2_b3_n_0;
  wire g2_b4__0_n_0;
  wire g2_b4__1_n_0;
  wire g2_b4__2_n_0;
  wire g2_b4__3_n_0;
  wire g2_b4__4_n_0;
  wire g2_b4__5_n_0;
  wire g2_b4__6_n_0;
  wire g2_b4__7_n_0;
  wire g2_b4__8_n_0;
  wire g2_b4_n_0;
  wire g2_b5__0_n_0;
  wire g2_b5__1_n_0;
  wire g2_b5__2_n_0;
  wire g2_b5__3_n_0;
  wire g2_b5__4_n_0;
  wire g2_b5__5_n_0;
  wire g2_b5__6_n_0;
  wire g2_b5__7_n_0;
  wire g2_b5__8_n_0;
  wire g2_b5_n_0;
  wire g2_b7__0_n_0;
  wire g2_b7__1_n_0;
  wire g2_b7__2_n_0;
  wire g2_b7__3_n_0;
  wire g2_b7__4_n_0;
  wire g2_b7__5_n_0;
  wire g2_b7__6_n_0;
  wire g2_b7__7_n_0;
  wire g2_b7__8_n_0;
  wire g2_b7_n_0;
  wire g30_b0__0_n_0;
  wire g30_b0__1_n_0;
  wire g30_b0__2_n_0;
  wire g30_b0__3_n_0;
  wire g30_b0__4_n_0;
  wire g30_b0__5_n_0;
  wire g30_b0__6_n_0;
  wire g30_b0__7_n_0;
  wire g30_b0__8_n_0;
  wire g30_b0_n_0;
  wire g30_b1__0_n_0;
  wire g30_b1__1_n_0;
  wire g30_b1__2_n_0;
  wire g30_b1__3_n_0;
  wire g30_b1__4_n_0;
  wire g30_b1__5_n_0;
  wire g30_b1__6_n_0;
  wire g30_b1__7_n_0;
  wire g30_b1__8_n_0;
  wire g30_b1_i_1__0_n_0;
  wire g30_b1_i_1_n_0;
  wire g30_b1_n_0;
  wire g30_b2__0_n_0;
  wire g30_b2__1_n_0;
  wire g30_b2__2_n_0;
  wire g30_b2__3_n_0;
  wire g30_b2__4_n_0;
  wire g30_b2__5_n_0;
  wire g30_b2__6_n_0;
  wire g30_b2__7_n_0;
  wire g30_b2__8_n_0;
  wire g30_b2_n_0;
  wire g30_b3__0_n_0;
  wire g30_b3__1_n_0;
  wire g30_b3__2_n_0;
  wire g30_b3__3_n_0;
  wire g30_b3__4_n_0;
  wire g30_b3__5_n_0;
  wire g30_b3__6_n_0;
  wire g30_b3__7_n_0;
  wire g30_b3__8_n_0;
  wire g30_b3_n_0;
  wire g30_b4__0_n_0;
  wire g30_b4__1_n_0;
  wire g30_b4__2_n_0;
  wire g30_b4__3_n_0;
  wire g30_b4__4_n_0;
  wire g30_b4__5_n_0;
  wire g30_b4__6_n_0;
  wire g30_b4__7_n_0;
  wire g30_b4__8_n_0;
  wire g30_b4_i_1__0_n_0;
  wire g30_b4_i_1__1_n_0;
  wire g30_b4_i_1__2_n_0;
  wire g30_b4_i_1__3_n_0;
  wire g30_b4_i_1_n_0;
  wire g30_b4_i_2__0_n_0;
  wire g30_b4_i_2__1_n_0;
  wire g30_b4_i_2__2_n_0;
  wire g30_b4_i_2_n_0;
  wire g30_b4_n_0;
  wire g30_b5__0_n_0;
  wire g30_b5__1_n_0;
  wire g30_b5__2_n_0;
  wire g30_b5__3_n_0;
  wire g30_b5__4_n_0;
  wire g30_b5__5_n_0;
  wire g30_b5__6_n_0;
  wire g30_b5__7_n_0;
  wire g30_b5__8_n_0;
  wire g30_b5_n_0;
  wire g30_b7__0_n_0;
  wire g30_b7__1_n_0;
  wire g30_b7__2_n_0;
  wire g30_b7__3_n_0;
  wire g30_b7__4_n_0;
  wire g30_b7__5_n_0;
  wire g30_b7__6_n_0;
  wire g30_b7__7_n_0;
  wire g30_b7__8_n_0;
  wire g30_b7_i_1__0_n_0;
  wire g30_b7_i_1__1_n_0;
  wire g30_b7_i_1__2_n_0;
  wire g30_b7_i_1__3_n_0;
  wire g30_b7_i_1_n_0;
  wire g30_b7_i_2__0_n_0;
  wire g30_b7_i_2__1_n_0;
  wire g30_b7_i_2_n_0;
  wire g30_b7_i_3__0_n_0;
  wire g30_b7_i_3_n_0;
  wire g30_b7_n_0;
  wire g3_b0__0_n_0;
  wire g3_b0__1_n_0;
  wire g3_b0__2_n_0;
  wire g3_b0__3_n_0;
  wire g3_b0__4_n_0;
  wire g3_b0__5_n_0;
  wire g3_b0__6_n_0;
  wire g3_b0__7_n_0;
  wire g3_b0__8_n_0;
  wire g3_b0_n_0;
  wire g3_b1__0_n_0;
  wire g3_b1__1_n_0;
  wire g3_b1__2_n_0;
  wire g3_b1__3_n_0;
  wire g3_b1__4_n_0;
  wire g3_b1__5_n_0;
  wire g3_b1__6_n_0;
  wire g3_b1__7_n_0;
  wire g3_b1__8_n_0;
  wire g3_b1_n_0;
  wire g3_b2__0_n_0;
  wire g3_b2__1_n_0;
  wire g3_b2__2_n_0;
  wire g3_b2__3_n_0;
  wire g3_b2__4_n_0;
  wire g3_b2__5_n_0;
  wire g3_b2__6_n_0;
  wire g3_b2__7_n_0;
  wire g3_b2__8_n_0;
  wire g3_b2_n_0;
  wire g3_b3__0_n_0;
  wire g3_b3__1_n_0;
  wire g3_b3__2_n_0;
  wire g3_b3__3_n_0;
  wire g3_b3__4_n_0;
  wire g3_b3__5_n_0;
  wire g3_b3__6_n_0;
  wire g3_b3__7_n_0;
  wire g3_b3__8_n_0;
  wire g3_b3_n_0;
  wire g3_b4__0_n_0;
  wire g3_b4__1_n_0;
  wire g3_b4__2_n_0;
  wire g3_b4__3_n_0;
  wire g3_b4__4_n_0;
  wire g3_b4__5_n_0;
  wire g3_b4__6_n_0;
  wire g3_b4__7_n_0;
  wire g3_b4__8_n_0;
  wire g3_b4_n_0;
  wire g3_b5__0_n_0;
  wire g3_b5__1_n_0;
  wire g3_b5__2_n_0;
  wire g3_b5__3_n_0;
  wire g3_b5__4_n_0;
  wire g3_b5__5_n_0;
  wire g3_b5__6_n_0;
  wire g3_b5__7_n_0;
  wire g3_b5__8_n_0;
  wire g3_b5_n_0;
  wire g3_b7__0_n_0;
  wire g3_b7__1_n_0;
  wire g3_b7__2_n_0;
  wire g3_b7__3_n_0;
  wire g3_b7__4_n_0;
  wire g3_b7__5_n_0;
  wire g3_b7__6_n_0;
  wire g3_b7__7_n_0;
  wire g3_b7__8_n_0;
  wire g3_b7_n_0;
  wire g4_b0__0_n_0;
  wire g4_b0__1_n_0;
  wire g4_b0__2_n_0;
  wire g4_b0__3_n_0;
  wire g4_b0__4_n_0;
  wire g4_b0__5_n_0;
  wire g4_b0__6_n_0;
  wire g4_b0__7_n_0;
  wire g4_b0__8_n_0;
  wire g4_b0_n_0;
  wire g4_b1__0_n_0;
  wire g4_b1__1_n_0;
  wire g4_b1__2_n_0;
  wire g4_b1__3_n_0;
  wire g4_b1__4_n_0;
  wire g4_b1__5_n_0;
  wire g4_b1__6_n_0;
  wire g4_b1__7_n_0;
  wire g4_b1__8_n_0;
  wire g4_b1_n_0;
  wire g4_b2__0_n_0;
  wire g4_b2__1_n_0;
  wire g4_b2__2_n_0;
  wire g4_b2__3_n_0;
  wire g4_b2__4_n_0;
  wire g4_b2__5_n_0;
  wire g4_b2__6_n_0;
  wire g4_b2__7_n_0;
  wire g4_b2__8_n_0;
  wire g4_b2_n_0;
  wire g4_b3__0_n_0;
  wire g4_b3__1_n_0;
  wire g4_b3__2_n_0;
  wire g4_b3__3_n_0;
  wire g4_b3__4_n_0;
  wire g4_b3__5_n_0;
  wire g4_b3__6_n_0;
  wire g4_b3__7_n_0;
  wire g4_b3__8_n_0;
  wire g4_b3_n_0;
  wire g4_b4__0_n_0;
  wire g4_b4__1_n_0;
  wire g4_b4__2_n_0;
  wire g4_b4__3_n_0;
  wire g4_b4__4_n_0;
  wire g4_b4__5_n_0;
  wire g4_b4__6_n_0;
  wire g4_b4__7_n_0;
  wire g4_b4__8_n_0;
  wire g4_b4_n_0;
  wire g4_b5__0_n_0;
  wire g4_b5__1_n_0;
  wire g4_b5__2_n_0;
  wire g4_b5__3_n_0;
  wire g4_b5__4_n_0;
  wire g4_b5__5_n_0;
  wire g4_b5__6_n_0;
  wire g4_b5__7_n_0;
  wire g4_b5__8_n_0;
  wire g4_b5_n_0;
  wire g4_b6__0_n_0;
  wire g4_b6__1_n_0;
  wire g4_b6__2_n_0;
  wire g4_b6__3_n_0;
  wire g4_b6__4_n_0;
  wire g4_b6__5_n_0;
  wire g4_b6__6_n_0;
  wire g4_b6__7_n_0;
  wire g4_b6__8_n_0;
  wire g4_b6_n_0;
  wire g4_b7__0_n_0;
  wire g4_b7__1_n_0;
  wire g4_b7__2_n_0;
  wire g4_b7__3_n_0;
  wire g4_b7__4_n_0;
  wire g4_b7__5_n_0;
  wire g4_b7__6_n_0;
  wire g4_b7__7_n_0;
  wire g4_b7__8_n_0;
  wire g4_b7_n_0;
  wire g5_b0__0_n_0;
  wire g5_b0__1_n_0;
  wire g5_b0__2_n_0;
  wire g5_b0__3_n_0;
  wire g5_b0__4_n_0;
  wire g5_b0__5_n_0;
  wire g5_b0__6_n_0;
  wire g5_b0__7_n_0;
  wire g5_b0__8_n_0;
  wire g5_b0_n_0;
  wire g5_b1__0_n_0;
  wire g5_b1__1_n_0;
  wire g5_b1__2_n_0;
  wire g5_b1__3_n_0;
  wire g5_b1__4_n_0;
  wire g5_b1__5_n_0;
  wire g5_b1__6_n_0;
  wire g5_b1__7_n_0;
  wire g5_b1__8_n_0;
  wire g5_b1_n_0;
  wire g5_b2__0_n_0;
  wire g5_b2__1_n_0;
  wire g5_b2__2_n_0;
  wire g5_b2__3_n_0;
  wire g5_b2__4_n_0;
  wire g5_b2__5_n_0;
  wire g5_b2__6_n_0;
  wire g5_b2__7_n_0;
  wire g5_b2__8_n_0;
  wire g5_b2_n_0;
  wire g5_b3__0_n_0;
  wire g5_b3__1_n_0;
  wire g5_b3__2_n_0;
  wire g5_b3__3_n_0;
  wire g5_b3__4_n_0;
  wire g5_b3__5_n_0;
  wire g5_b3__6_n_0;
  wire g5_b3__7_n_0;
  wire g5_b3__8_n_0;
  wire g5_b3_n_0;
  wire g5_b4__0_n_0;
  wire g5_b4__1_n_0;
  wire g5_b4__2_n_0;
  wire g5_b4__3_n_0;
  wire g5_b4__4_n_0;
  wire g5_b4__5_n_0;
  wire g5_b4__6_n_0;
  wire g5_b4__7_n_0;
  wire g5_b4__8_n_0;
  wire g5_b4_n_0;
  wire g5_b5__0_n_0;
  wire g5_b5__1_n_0;
  wire g5_b5__2_n_0;
  wire g5_b5__3_n_0;
  wire g5_b5__4_n_0;
  wire g5_b5__5_n_0;
  wire g5_b5__6_n_0;
  wire g5_b5__7_n_0;
  wire g5_b5__8_n_0;
  wire g5_b5_n_0;
  wire g5_b6__0_n_0;
  wire g5_b6__1_n_0;
  wire g5_b6__2_n_0;
  wire g5_b6__3_n_0;
  wire g5_b6__4_n_0;
  wire g5_b6__5_n_0;
  wire g5_b6__6_n_0;
  wire g5_b6__7_n_0;
  wire g5_b6__8_n_0;
  wire g5_b6_n_0;
  wire g5_b7__0_n_0;
  wire g5_b7__1_n_0;
  wire g5_b7__2_n_0;
  wire g5_b7__3_n_0;
  wire g5_b7__4_n_0;
  wire g5_b7__5_n_0;
  wire g5_b7__6_n_0;
  wire g5_b7__7_n_0;
  wire g5_b7__8_n_0;
  wire g5_b7_n_0;
  wire g6_b0__0_n_0;
  wire g6_b0__1_n_0;
  wire g6_b0__2_n_0;
  wire g6_b0__3_n_0;
  wire g6_b0__4_n_0;
  wire g6_b0__5_n_0;
  wire g6_b0__6_n_0;
  wire g6_b0__7_n_0;
  wire g6_b0__8_n_0;
  wire g6_b0_n_0;
  wire g6_b1__0_n_0;
  wire g6_b1__1_n_0;
  wire g6_b1__2_n_0;
  wire g6_b1__3_n_0;
  wire g6_b1__4_n_0;
  wire g6_b1__5_n_0;
  wire g6_b1__6_n_0;
  wire g6_b1__7_n_0;
  wire g6_b1__8_n_0;
  wire g6_b1_n_0;
  wire g6_b2__0_n_0;
  wire g6_b2__1_n_0;
  wire g6_b2__2_n_0;
  wire g6_b2__3_n_0;
  wire g6_b2__4_n_0;
  wire g6_b2__5_n_0;
  wire g6_b2__6_n_0;
  wire g6_b2__7_n_0;
  wire g6_b2__8_n_0;
  wire g6_b2_n_0;
  wire g6_b3__0_n_0;
  wire g6_b3__1_n_0;
  wire g6_b3__2_n_0;
  wire g6_b3__3_n_0;
  wire g6_b3__4_n_0;
  wire g6_b3__5_n_0;
  wire g6_b3__6_n_0;
  wire g6_b3__7_n_0;
  wire g6_b3__8_n_0;
  wire g6_b3_n_0;
  wire g6_b4__0_n_0;
  wire g6_b4__1_n_0;
  wire g6_b4__2_n_0;
  wire g6_b4__3_n_0;
  wire g6_b4__4_n_0;
  wire g6_b4__5_n_0;
  wire g6_b4__6_n_0;
  wire g6_b4__7_n_0;
  wire g6_b4__8_n_0;
  wire g6_b4_n_0;
  wire g6_b5__0_n_0;
  wire g6_b5__1_n_0;
  wire g6_b5__2_n_0;
  wire g6_b5__3_n_0;
  wire g6_b5__4_n_0;
  wire g6_b5__5_n_0;
  wire g6_b5__6_n_0;
  wire g6_b5__7_n_0;
  wire g6_b5__8_n_0;
  wire g6_b5_n_0;
  wire g6_b6__0_n_0;
  wire g6_b6__1_n_0;
  wire g6_b6__2_n_0;
  wire g6_b6__3_n_0;
  wire g6_b6__4_n_0;
  wire g6_b6__5_n_0;
  wire g6_b6__6_n_0;
  wire g6_b6__7_n_0;
  wire g6_b6__8_n_0;
  wire g6_b6_n_0;
  wire g6_b7__0_n_0;
  wire g6_b7__1_n_0;
  wire g6_b7__2_n_0;
  wire g6_b7__3_n_0;
  wire g6_b7__4_n_0;
  wire g6_b7__5_n_0;
  wire g6_b7__6_n_0;
  wire g6_b7__7_n_0;
  wire g6_b7__8_n_0;
  wire g6_b7_n_0;
  wire g7_b0__0_n_0;
  wire g7_b0__1_n_0;
  wire g7_b0__2_n_0;
  wire g7_b0__3_n_0;
  wire g7_b0__4_n_0;
  wire g7_b0__5_n_0;
  wire g7_b0__6_n_0;
  wire g7_b0__7_n_0;
  wire g7_b0__8_n_0;
  wire g7_b0_n_0;
  wire g7_b1__0_n_0;
  wire g7_b1__1_n_0;
  wire g7_b1__2_n_0;
  wire g7_b1__3_n_0;
  wire g7_b1__4_n_0;
  wire g7_b1__5_n_0;
  wire g7_b1__6_n_0;
  wire g7_b1__7_n_0;
  wire g7_b1__8_n_0;
  wire g7_b1_n_0;
  wire g7_b2__0_n_0;
  wire g7_b2__1_n_0;
  wire g7_b2__2_n_0;
  wire g7_b2__3_n_0;
  wire g7_b2__4_n_0;
  wire g7_b2__5_n_0;
  wire g7_b2__6_n_0;
  wire g7_b2__7_n_0;
  wire g7_b2__8_n_0;
  wire g7_b2_n_0;
  wire g7_b3__0_n_0;
  wire g7_b3__1_n_0;
  wire g7_b3__2_n_0;
  wire g7_b3__3_n_0;
  wire g7_b3__4_n_0;
  wire g7_b3__5_n_0;
  wire g7_b3__6_n_0;
  wire g7_b3__7_n_0;
  wire g7_b3__8_n_0;
  wire g7_b3_n_0;
  wire g7_b4__0_n_0;
  wire g7_b4__1_n_0;
  wire g7_b4__2_n_0;
  wire g7_b4__3_n_0;
  wire g7_b4__4_n_0;
  wire g7_b4__5_n_0;
  wire g7_b4__6_n_0;
  wire g7_b4__7_n_0;
  wire g7_b4__8_n_0;
  wire g7_b4_n_0;
  wire g7_b5__0_n_0;
  wire g7_b5__1_n_0;
  wire g7_b5__2_n_0;
  wire g7_b5__3_n_0;
  wire g7_b5__4_n_0;
  wire g7_b5__5_n_0;
  wire g7_b5__6_n_0;
  wire g7_b5__7_n_0;
  wire g7_b5__8_n_0;
  wire g7_b5_n_0;
  wire g7_b6__0_n_0;
  wire g7_b6__1_n_0;
  wire g7_b6__2_n_0;
  wire g7_b6__3_n_0;
  wire g7_b6__4_n_0;
  wire g7_b6__5_n_0;
  wire g7_b6__6_n_0;
  wire g7_b6__7_n_0;
  wire g7_b6__8_n_0;
  wire g7_b6_n_0;
  wire g7_b7__0_n_0;
  wire g7_b7__1_n_0;
  wire g7_b7__2_n_0;
  wire g7_b7__3_n_0;
  wire g7_b7__4_n_0;
  wire g7_b7__5_n_0;
  wire g7_b7__6_n_0;
  wire g7_b7__7_n_0;
  wire g7_b7__8_n_0;
  wire g7_b7_n_0;
  wire g8_b0__0_n_0;
  wire g8_b0__1_n_0;
  wire g8_b0__2_n_0;
  wire g8_b0__3_n_0;
  wire g8_b0__4_n_0;
  wire g8_b0__5_n_0;
  wire g8_b0__6_n_0;
  wire g8_b0__7_n_0;
  wire g8_b0__8_n_0;
  wire g8_b0_n_0;
  wire g8_b1__0_n_0;
  wire g8_b1__1_n_0;
  wire g8_b1__2_n_0;
  wire g8_b1__3_n_0;
  wire g8_b1__4_n_0;
  wire g8_b1__5_n_0;
  wire g8_b1__6_n_0;
  wire g8_b1__7_n_0;
  wire g8_b1__8_n_0;
  wire g8_b1_n_0;
  wire g8_b2__0_n_0;
  wire g8_b2__1_n_0;
  wire g8_b2__2_n_0;
  wire g8_b2__3_n_0;
  wire g8_b2__4_n_0;
  wire g8_b2__5_n_0;
  wire g8_b2__6_n_0;
  wire g8_b2__7_n_0;
  wire g8_b2__8_n_0;
  wire g8_b2_n_0;
  wire g8_b3__0_n_0;
  wire g8_b3__1_n_0;
  wire g8_b3__2_n_0;
  wire g8_b3__3_n_0;
  wire g8_b3__4_n_0;
  wire g8_b3__5_n_0;
  wire g8_b3__6_n_0;
  wire g8_b3__7_n_0;
  wire g8_b3__8_n_0;
  wire g8_b3_n_0;
  wire g8_b4__0_n_0;
  wire g8_b4__1_n_0;
  wire g8_b4__2_n_0;
  wire g8_b4__3_n_0;
  wire g8_b4__4_n_0;
  wire g8_b4__5_n_0;
  wire g8_b4__6_n_0;
  wire g8_b4__7_n_0;
  wire g8_b4__8_n_0;
  wire g8_b4_n_0;
  wire g8_b5__0_n_0;
  wire g8_b5__1_n_0;
  wire g8_b5__2_n_0;
  wire g8_b5__3_n_0;
  wire g8_b5__4_n_0;
  wire g8_b5__5_n_0;
  wire g8_b5__6_n_0;
  wire g8_b5__7_n_0;
  wire g8_b5__8_n_0;
  wire g8_b5_n_0;
  wire g8_b6__0_n_0;
  wire g8_b6__1_n_0;
  wire g8_b6__2_n_0;
  wire g8_b6__3_n_0;
  wire g8_b6__4_n_0;
  wire g8_b6__5_n_0;
  wire g8_b6__6_n_0;
  wire g8_b6__7_n_0;
  wire g8_b6__8_n_0;
  wire g8_b6_n_0;
  wire g8_b7__0_n_0;
  wire g8_b7__1_n_0;
  wire g8_b7__2_n_0;
  wire g8_b7__3_n_0;
  wire g8_b7__4_n_0;
  wire g8_b7__5_n_0;
  wire g8_b7__6_n_0;
  wire g8_b7__7_n_0;
  wire g8_b7__8_n_0;
  wire g8_b7_n_0;
  wire g9_b0__0_n_0;
  wire g9_b0__1_n_0;
  wire g9_b0__2_n_0;
  wire g9_b0__3_n_0;
  wire g9_b0__4_n_0;
  wire g9_b0__5_n_0;
  wire g9_b0__6_n_0;
  wire g9_b0__7_n_0;
  wire g9_b0__8_n_0;
  wire g9_b0_n_0;
  wire g9_b1__0_n_0;
  wire g9_b1__1_n_0;
  wire g9_b1__2_n_0;
  wire g9_b1__3_n_0;
  wire g9_b1__4_n_0;
  wire g9_b1__5_n_0;
  wire g9_b1__6_n_0;
  wire g9_b1__7_n_0;
  wire g9_b1__8_n_0;
  wire g9_b1_n_0;
  wire g9_b2__0_n_0;
  wire g9_b2__1_n_0;
  wire g9_b2__2_n_0;
  wire g9_b2__3_n_0;
  wire g9_b2__4_n_0;
  wire g9_b2__5_n_0;
  wire g9_b2__6_n_0;
  wire g9_b2__7_n_0;
  wire g9_b2__8_n_0;
  wire g9_b2_n_0;
  wire g9_b3__0_n_0;
  wire g9_b3__1_n_0;
  wire g9_b3__2_n_0;
  wire g9_b3__3_n_0;
  wire g9_b3__4_n_0;
  wire g9_b3__5_n_0;
  wire g9_b3__6_n_0;
  wire g9_b3__7_n_0;
  wire g9_b3__8_n_0;
  wire g9_b3_n_0;
  wire g9_b4__0_n_0;
  wire g9_b4__1_n_0;
  wire g9_b4__2_n_0;
  wire g9_b4__3_n_0;
  wire g9_b4__4_n_0;
  wire g9_b4__5_n_0;
  wire g9_b4__6_n_0;
  wire g9_b4__7_n_0;
  wire g9_b4__8_n_0;
  wire g9_b4_n_0;
  wire g9_b5__0_n_0;
  wire g9_b5__1_n_0;
  wire g9_b5__2_n_0;
  wire g9_b5__3_n_0;
  wire g9_b5__4_n_0;
  wire g9_b5__5_n_0;
  wire g9_b5__6_n_0;
  wire g9_b5__7_n_0;
  wire g9_b5__8_n_0;
  wire g9_b5_n_0;
  wire g9_b6__0_n_0;
  wire g9_b6__1_n_0;
  wire g9_b6__2_n_0;
  wire g9_b6__3_n_0;
  wire g9_b6__4_n_0;
  wire g9_b6__5_n_0;
  wire g9_b6__6_n_0;
  wire g9_b6__7_n_0;
  wire g9_b6__8_n_0;
  wire g9_b6_n_0;
  wire g9_b7__0_n_0;
  wire g9_b7__1_n_0;
  wire g9_b7__2_n_0;
  wire g9_b7__3_n_0;
  wire g9_b7__4_n_0;
  wire g9_b7__5_n_0;
  wire g9_b7__6_n_0;
  wire g9_b7__7_n_0;
  wire g9_b7__8_n_0;
  wire g9_b7_n_0;
  wire [0:0]\outp_reg[10] ;
  wire [0:0]\outp_reg[10]_0 ;
  wire [0:0]\outp_reg[10]_1 ;
  wire [0:0]\outp_reg[10]_2 ;
  wire [0:0]\outp_reg[10]_3 ;
  wire [0:0]\outp_reg[10]_4 ;
  wire [0:0]\outp_reg[10]_5 ;
  wire [0:0]\outp_reg[10]_6 ;
  wire [0:0]\outp_reg[10]_7 ;
  wire [0:0]\outp_reg[10]_8 ;
  wire [10:0]p_0_in;
  wire p_0_in0;
  wire \p_0_out_inferred__0/w2[0]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2[0]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2[0]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2[10]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2[1]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2[1]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2[1]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[2]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2[2]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2[2]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[3]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2[3]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2[3]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[4]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2[4]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2[4]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[5]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2[5]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2[5]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_8_n_0 ;
  wire \p_0_out_inferred__0/w2[6]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[10]_i_3_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[6]_i_11_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[6]_i_12_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[6]_i_13_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[6]_i_2_n_0 ;
  wire \p_0_out_inferred__0/w2_reg[6]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[0]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3[0]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[0]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3[10]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[1]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3[1]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[1]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[2]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3[2]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[2]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[3]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3[3]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[3]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[4]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3[4]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[4]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[5]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3[5]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3[5]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3[6]_i_9_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[10]_i_3_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[6]_i_11_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[6]_i_12_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[6]_i_13_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[6]_i_2_n_0 ;
  wire \p_0_out_inferred__1/w3_reg[6]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[0]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[0]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4[0]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4[10]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4[1]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[1]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4[1]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[2]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[2]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4[2]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[3]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[3]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4[3]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[4]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[4]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4[4]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[5]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4[5]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4[5]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4[6]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[10]_i_3_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[6]_i_10_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[6]_i_11_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[6]_i_12_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[6]_i_2_n_0 ;
  wire \p_0_out_inferred__2/w4_reg[6]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[0]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5[0]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[0]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5[10]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5[1]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5[1]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[1]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[2]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5[2]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[2]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[3]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5[3]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[3]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[4]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5[4]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[4]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[5]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5[5]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[5]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_2_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_3_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5[6]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[10]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[6]_i_11_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[6]_i_12_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[6]_i_1_n_0 ;
  wire \p_0_out_inferred__3/w5_reg[6]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6[0]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[0]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6[0]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6[10]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6[1]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[1]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6[1]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6[2]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[2]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6[2]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6[3]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[3]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6[3]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6[4]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[4]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6[4]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6[5]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6[5]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6[5]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6[6]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[10]_i_3_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[6]_i_10_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[6]_i_11_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[6]_i_12_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[6]_i_2_n_0 ;
  wire \p_0_out_inferred__4/w6_reg[6]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[0]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[0]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[0]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[10]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[1]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[1]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[1]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7[2]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[2]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[2]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7[3]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[3]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[3]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7[4]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[4]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[4]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7[5]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[5]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[5]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_2_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_3_n_0 ;
  wire \p_0_out_inferred__5/w7[6]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[10]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[6]_i_4_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[6]_i_5_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[6]_i_7_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[6]_i_8_n_0 ;
  wire \p_0_out_inferred__5/w7_reg[6]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8[0]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[0]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[0]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[10]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8[1]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[1]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[1]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8[2]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[2]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[2]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8[3]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[3]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[3]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8[4]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[4]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[4]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8[5]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[5]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[5]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_2_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_3_n_0 ;
  wire \p_0_out_inferred__6/w8[6]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[10]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_6_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[6]_i_4_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[6]_i_5_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[6]_i_7_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[6]_i_8_n_0 ;
  wire \p_0_out_inferred__6/w8_reg[6]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9[0]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[0]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[0]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[10]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9[1]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[1]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[1]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[2]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[2]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[2]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[3]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[3]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[3]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[4]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[4]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[4]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[5]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[5]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[5]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_2_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_3_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_6_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9[6]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[10]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[6]_i_11_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[6]_i_12_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[6]_i_1_n_0 ;
  wire \p_0_out_inferred__7/w9_reg[6]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10[0]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[0]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[0]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[10]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[1]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[1]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[1]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10[2]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[2]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[2]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10[3]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[3]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[3]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10[4]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[4]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[4]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10[5]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[5]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[5]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_2_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_3_n_0 ;
  wire \p_0_out_inferred__8/w10[6]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_16_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_21_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_24_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_25_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[0]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[10]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_16_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_21_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_24_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_25_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[1]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_16_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_21_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_24_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_25_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[2]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_16_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_21_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_24_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_25_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[3]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_16_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_21_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_24_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_25_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[4]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_10_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_11_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_12_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_13_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_14_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_15_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_16_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_17_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_18_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_19_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_1_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_20_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_21_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_22_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_23_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_24_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_25_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_8_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[5]_i_9_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[6]_i_4_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[6]_i_5_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[6]_i_6_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[6]_i_7_n_0 ;
  wire \p_0_out_inferred__8/w10_reg[6]_i_8_n_0 ;
  wire [7:0]pout2;
  wire [7:0]pout2_0;
  wire [7:0]pout2_1;
  wire [7:0]pout2_2;
  wire [7:0]pout2_3;
  wire [7:0]pout2_4;
  wire [7:0]pout2_5;
  wire [7:0]pout2_6;
  wire [7:0]pout2_7;
  wire pout2_i_8__0_n_0;
  wire pout2_i_8__1_n_0;
  wire pout2_i_8__2_n_0;
  wire pout2_i_8__3_n_0;
  wire pout2_i_8__4_n_0;
  wire pout2_i_8__5_n_0;
  wire pout2_i_8__6_n_0;
  wire pout2_i_8__7_n_0;
  wire pout2_i_8__8_n_0;
  wire pout2_i_8_n_0;
  wire pout2_i_9__0_n_0;
  wire pout2_i_9__1_n_0;
  wire pout2_i_9__2_n_0;
  wire pout2_i_9__3_n_0;
  wire pout2_i_9__4_n_0;
  wire pout2_i_9__5_n_0;
  wire pout2_i_9__6_n_0;
  wire pout2_i_9__7_n_0;
  wire pout2_i_9__8_n_0;
  wire pout2_i_9_n_0;
  wire [10:5]sel;
  wire sys_clk;
  wire [6:1]w1;
  wire [6:1]w10;
  wire \w10[10]_i_10_n_0 ;
  wire \w10[10]_i_12_n_0 ;
  wire \w10[10]_i_16_n_0 ;
  wire \w10[10]_i_21_n_0 ;
  wire \w10[10]_i_4_n_0 ;
  wire \w10[10]_i_6_n_0 ;
  wire \w1[0]_i_2_n_0 ;
  wire \w1[0]_i_3_n_0 ;
  wire \w1[0]_i_8_n_0 ;
  wire \w1[10]_i_10_n_0 ;
  wire \w1[10]_i_12_n_0 ;
  wire \w1[10]_i_4_n_0 ;
  wire \w1[10]_i_5_n_0 ;
  wire \w1[10]_i_6_n_0 ;
  wire \w1[10]_i_7_n_0 ;
  wire \w1[10]_i_8_n_0 ;
  wire \w1[1]_i_2_n_0 ;
  wire \w1[1]_i_3_n_0 ;
  wire \w1[1]_i_8_n_0 ;
  wire \w1[2]_i_2_n_0 ;
  wire \w1[2]_i_3_n_0 ;
  wire \w1[2]_i_8_n_0 ;
  wire \w1[3]_i_2_n_0 ;
  wire \w1[3]_i_3_n_0 ;
  wire \w1[3]_i_8_n_0 ;
  wire \w1[4]_i_2_n_0 ;
  wire \w1[4]_i_3_n_0 ;
  wire \w1[4]_i_8_n_0 ;
  wire \w1[5]_i_2_n_0 ;
  wire \w1[5]_i_3_n_0 ;
  wire \w1[5]_i_8_n_0 ;
  wire \w1[6]_i_11_n_0 ;
  wire \w1[6]_i_1_n_0 ;
  wire \w1[6]_i_4_n_0 ;
  wire \w1[6]_i_5_n_0 ;
  wire \w1[6]_i_6_n_0 ;
  wire \w1[6]_i_7_n_0 ;
  wire \w1[6]_i_8_n_0 ;
  wire \w1[6]_i_9_n_0 ;
  wire \w1_reg[0]_i_10_n_0 ;
  wire \w1_reg[0]_i_11_n_0 ;
  wire \w1_reg[0]_i_12_n_0 ;
  wire \w1_reg[0]_i_13_n_0 ;
  wire \w1_reg[0]_i_14_n_0 ;
  wire \w1_reg[0]_i_15_n_0 ;
  wire \w1_reg[0]_i_16_n_0 ;
  wire \w1_reg[0]_i_17_n_0 ;
  wire \w1_reg[0]_i_18_n_0 ;
  wire \w1_reg[0]_i_19_n_0 ;
  wire \w1_reg[0]_i_1_n_0 ;
  wire \w1_reg[0]_i_20_n_0 ;
  wire \w1_reg[0]_i_21_n_0 ;
  wire \w1_reg[0]_i_22_n_0 ;
  wire \w1_reg[0]_i_23_n_0 ;
  wire \w1_reg[0]_i_24_n_0 ;
  wire \w1_reg[0]_i_25_n_0 ;
  wire \w1_reg[0]_i_4_n_0 ;
  wire \w1_reg[0]_i_5_n_0 ;
  wire \w1_reg[0]_i_6_n_0 ;
  wire \w1_reg[0]_i_7_n_0 ;
  wire \w1_reg[0]_i_9_n_0 ;
  wire \w1_reg[10]_i_11_n_0 ;
  wire \w1_reg[10]_i_13_n_0 ;
  wire \w1_reg[10]_i_14_n_0 ;
  wire \w1_reg[10]_i_15_n_0 ;
  wire \w1_reg[10]_i_16_n_0 ;
  wire \w1_reg[10]_i_2_n_0 ;
  wire \w1_reg[10]_i_3_n_0 ;
  wire \w1_reg[10]_i_9_n_0 ;
  wire \w1_reg[1]_i_10_n_0 ;
  wire \w1_reg[1]_i_11_n_0 ;
  wire \w1_reg[1]_i_12_n_0 ;
  wire \w1_reg[1]_i_13_n_0 ;
  wire \w1_reg[1]_i_14_n_0 ;
  wire \w1_reg[1]_i_15_n_0 ;
  wire \w1_reg[1]_i_16_n_0 ;
  wire \w1_reg[1]_i_17_n_0 ;
  wire \w1_reg[1]_i_18_n_0 ;
  wire \w1_reg[1]_i_19_n_0 ;
  wire \w1_reg[1]_i_1_n_0 ;
  wire \w1_reg[1]_i_20_n_0 ;
  wire \w1_reg[1]_i_21_n_0 ;
  wire \w1_reg[1]_i_22_n_0 ;
  wire \w1_reg[1]_i_23_n_0 ;
  wire \w1_reg[1]_i_24_n_0 ;
  wire \w1_reg[1]_i_25_n_0 ;
  wire \w1_reg[1]_i_4_n_0 ;
  wire \w1_reg[1]_i_5_n_0 ;
  wire \w1_reg[1]_i_6_n_0 ;
  wire \w1_reg[1]_i_7_n_0 ;
  wire \w1_reg[1]_i_9_n_0 ;
  wire \w1_reg[2]_i_10_n_0 ;
  wire \w1_reg[2]_i_11_n_0 ;
  wire \w1_reg[2]_i_12_n_0 ;
  wire \w1_reg[2]_i_13_n_0 ;
  wire \w1_reg[2]_i_14_n_0 ;
  wire \w1_reg[2]_i_15_n_0 ;
  wire \w1_reg[2]_i_16_n_0 ;
  wire \w1_reg[2]_i_17_n_0 ;
  wire \w1_reg[2]_i_18_n_0 ;
  wire \w1_reg[2]_i_19_n_0 ;
  wire \w1_reg[2]_i_1_n_0 ;
  wire \w1_reg[2]_i_20_n_0 ;
  wire \w1_reg[2]_i_21_n_0 ;
  wire \w1_reg[2]_i_22_n_0 ;
  wire \w1_reg[2]_i_23_n_0 ;
  wire \w1_reg[2]_i_24_n_0 ;
  wire \w1_reg[2]_i_25_n_0 ;
  wire \w1_reg[2]_i_4_n_0 ;
  wire \w1_reg[2]_i_5_n_0 ;
  wire \w1_reg[2]_i_6_n_0 ;
  wire \w1_reg[2]_i_7_n_0 ;
  wire \w1_reg[2]_i_9_n_0 ;
  wire \w1_reg[3]_i_10_n_0 ;
  wire \w1_reg[3]_i_11_n_0 ;
  wire \w1_reg[3]_i_12_n_0 ;
  wire \w1_reg[3]_i_13_n_0 ;
  wire \w1_reg[3]_i_14_n_0 ;
  wire \w1_reg[3]_i_15_n_0 ;
  wire \w1_reg[3]_i_16_n_0 ;
  wire \w1_reg[3]_i_17_n_0 ;
  wire \w1_reg[3]_i_18_n_0 ;
  wire \w1_reg[3]_i_19_n_0 ;
  wire \w1_reg[3]_i_1_n_0 ;
  wire \w1_reg[3]_i_20_n_0 ;
  wire \w1_reg[3]_i_21_n_0 ;
  wire \w1_reg[3]_i_22_n_0 ;
  wire \w1_reg[3]_i_23_n_0 ;
  wire \w1_reg[3]_i_24_n_0 ;
  wire \w1_reg[3]_i_25_n_0 ;
  wire \w1_reg[3]_i_4_n_0 ;
  wire \w1_reg[3]_i_5_n_0 ;
  wire \w1_reg[3]_i_6_n_0 ;
  wire \w1_reg[3]_i_7_n_0 ;
  wire \w1_reg[3]_i_9_n_0 ;
  wire \w1_reg[4]_i_10_n_0 ;
  wire \w1_reg[4]_i_11_n_0 ;
  wire \w1_reg[4]_i_12_n_0 ;
  wire \w1_reg[4]_i_13_n_0 ;
  wire \w1_reg[4]_i_14_n_0 ;
  wire \w1_reg[4]_i_15_n_0 ;
  wire \w1_reg[4]_i_16_n_0 ;
  wire \w1_reg[4]_i_17_n_0 ;
  wire \w1_reg[4]_i_18_n_0 ;
  wire \w1_reg[4]_i_19_n_0 ;
  wire \w1_reg[4]_i_1_n_0 ;
  wire \w1_reg[4]_i_20_n_0 ;
  wire \w1_reg[4]_i_21_n_0 ;
  wire \w1_reg[4]_i_22_n_0 ;
  wire \w1_reg[4]_i_23_n_0 ;
  wire \w1_reg[4]_i_24_n_0 ;
  wire \w1_reg[4]_i_25_n_0 ;
  wire \w1_reg[4]_i_4_n_0 ;
  wire \w1_reg[4]_i_5_n_0 ;
  wire \w1_reg[4]_i_6_n_0 ;
  wire \w1_reg[4]_i_7_n_0 ;
  wire \w1_reg[4]_i_9_n_0 ;
  wire \w1_reg[5]_i_10_n_0 ;
  wire \w1_reg[5]_i_11_n_0 ;
  wire \w1_reg[5]_i_12_n_0 ;
  wire \w1_reg[5]_i_13_n_0 ;
  wire \w1_reg[5]_i_14_n_0 ;
  wire \w1_reg[5]_i_15_n_0 ;
  wire \w1_reg[5]_i_16_n_0 ;
  wire \w1_reg[5]_i_17_n_0 ;
  wire \w1_reg[5]_i_18_n_0 ;
  wire \w1_reg[5]_i_19_n_0 ;
  wire \w1_reg[5]_i_1_n_0 ;
  wire \w1_reg[5]_i_20_n_0 ;
  wire \w1_reg[5]_i_21_n_0 ;
  wire \w1_reg[5]_i_22_n_0 ;
  wire \w1_reg[5]_i_23_n_0 ;
  wire \w1_reg[5]_i_24_n_0 ;
  wire \w1_reg[5]_i_25_n_0 ;
  wire \w1_reg[5]_i_4_n_0 ;
  wire \w1_reg[5]_i_5_n_0 ;
  wire \w1_reg[5]_i_6_n_0 ;
  wire \w1_reg[5]_i_7_n_0 ;
  wire \w1_reg[5]_i_9_n_0 ;
  wire \w1_reg[6]_i_10_n_0 ;
  wire \w1_reg[6]_i_12_n_0 ;
  wire \w1_reg[6]_i_13_n_0 ;
  wire \w1_reg[6]_i_2_n_0 ;
  wire \w1_reg[6]_i_3_n_0 ;
  wire [6:1]w2;
  wire \w2[10]_i_13_n_0 ;
  wire \w2[10]_i_16_n_0 ;
  wire \w2[10]_i_20_n_0 ;
  wire \w2[10]_i_22_n_0 ;
  wire [6:1]w3;
  wire \w3[10]_i_13_n_0 ;
  wire \w3[10]_i_19_n_0 ;
  wire \w3[10]_i_21_n_0 ;
  wire \w3[10]_i_4_n_0 ;
  wire \w3[10]_i_6_n_0 ;
  wire \w3[10]_i_8_n_0 ;
  wire [6:1]w4;
  wire \w4[10]_i_13_n_0 ;
  wire \w4[10]_i_17_n_0 ;
  wire \w4[10]_i_21_n_0 ;
  wire \w4[10]_i_22_n_0 ;
  wire \w4[10]_i_4_n_0 ;
  wire \w4[10]_i_6_n_0 ;
  wire \w4[10]_i_8_n_0 ;
  wire [6:1]w5;
  wire \w5[10]_i_10_n_0 ;
  wire \w5[10]_i_16_n_0 ;
  wire \w5[10]_i_17_n_0 ;
  wire \w5[10]_i_2_n_0 ;
  wire \w5[10]_i_5_n_0 ;
  wire \w5[10]_i_8_n_0 ;
  wire [6:1]w6;
  wire \w6[10]_i_13_n_0 ;
  wire \w6[10]_i_17_n_0 ;
  wire \w6[10]_i_21_n_0 ;
  wire \w6[10]_i_22_n_0 ;
  wire \w6[10]_i_4_n_0 ;
  wire \w6[10]_i_6_n_0 ;
  wire \w6[10]_i_8_n_0 ;
  wire [6:1]w7;
  wire \w7[10]_i_14_n_0 ;
  wire \w7[10]_i_16_n_0 ;
  wire \w7[10]_i_23_n_0 ;
  wire \w7[10]_i_4_n_0 ;
  wire \w7[10]_i_6_n_0 ;
  wire \w7[10]_i_9_n_0 ;
  wire [6:1]w8;
  wire \w8[10]_i_14_n_0 ;
  wire \w8[10]_i_16_n_0 ;
  wire \w8[10]_i_21_n_0 ;
  wire \w8[10]_i_4_n_0 ;
  wire \w8[10]_i_6_n_0 ;
  wire \w8[10]_i_9_n_0 ;
  wire [6:1]w9;
  wire \w9[10]_i_15_n_0 ;
  wire \w9[10]_i_16_n_0 ;
  wire \w9[10]_i_2_n_0 ;
  wire \w9[10]_i_7_n_0 ;
  wire \w9[10]_i_9_n_0 ;

  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(addra_reg__0[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__0 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__1 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__10 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__10_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__11 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__11_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__12 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__12_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__13 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__13_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__14 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__14_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__2 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__3 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__4 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__5 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__5_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__6 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__6_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__7 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__7_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__8 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__8_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg[0]_rep__9 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg[0]_rep__9_n_0 ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(addra_reg__0__0[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(addra_reg__0[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__0 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__1 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__10 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__10_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__11 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__11_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__12 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__12_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__13 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__13_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__14 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__14_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__2 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__3 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__4 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__5 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__5_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__6 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__6_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__7 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__7_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__8 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__8_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[1]_rep__9 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg[1]_rep__9_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(addra_reg__0[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__0 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__1 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__10 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__10_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__11 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__11_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__12 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__12_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__13 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__13_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__14 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__14_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__2 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__3 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__4 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__5 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__5_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__6 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__6_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__7 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__7_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__8 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__8_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[2]_rep__9 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg[2]_rep__9_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(addra_reg__0[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep__0 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep__1 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep__2 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep__3 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep__3_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep__4 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep__4_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[3]_rep__5 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg[3]_rep__5_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(addra_reg__0[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[4]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\addra_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[4]_rep__0 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\addra_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[4]_rep__1 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\addra_reg[4]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[4]_rep__2 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\addra_reg[4]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(addra_reg__0__0[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[5]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\addra_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[5]_rep__0 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\addra_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(addra_reg__0__0[6]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(addra_reg__0__0[7]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(addra_reg__0__0[8]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(addra_reg__0__0[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg_rep[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(addra[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[0]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \addra_reg_rep[0]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\addra_reg_rep[0]_rep_n_0 ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(addra[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(addra[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[1]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[1]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\addra_reg_rep[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(addra[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[2]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\addra_reg_rep[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(addra[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[3]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\addra_reg_rep[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(addra[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[4]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\addra_reg_rep[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(addra[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "addra_reg_rep[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[5]_rep 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\addra_reg_rep[5]_rep_n_0 ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(addra[6]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[7] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(addra[7]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[8] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(addra[8]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addra_reg_rep[9] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(addra[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addra_rep[0]_i_1 
       (.I0(addra_reg__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addra_rep[10]_i_1 
       (.I0(addra_reg__0__0[8]),
        .I1(addra_reg__0__0[6]),
        .I2(\addra_rep[10]_i_2_n_0 ),
        .I3(addra_reg__0__0[7]),
        .I4(addra_reg__0__0[9]),
        .I5(addra_reg__0__0[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \addra_rep[10]_i_2 
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[0]_rep__13_n_0 ),
        .I4(\addra_reg[2]_rep__10_n_0 ),
        .I5(addra_reg__0[4]),
        .O(\addra_rep[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addra_rep[1]_i_1 
       (.I0(\addra_reg[0]_rep_n_0 ),
        .I1(\addra_reg[1]_rep__0_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addra_rep[2]_i_1 
       (.I0(addra_reg__0[0]),
        .I1(\addra_reg[1]_rep_n_0 ),
        .I2(\addra_reg[2]_rep_n_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addra_rep[3]_i_1 
       (.I0(\addra_reg[1]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[2]_rep_n_0 ),
        .I3(\addra_reg[3]_rep_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addra_rep[4]_i_1 
       (.I0(\addra_reg[2]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[3]_rep_n_0 ),
        .I4(\addra_reg[4]_rep__1_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \addra_rep[5]_i_1 
       (.I0(\addra_reg[3]_rep_n_0 ),
        .I1(\addra_reg[1]_rep_n_0 ),
        .I2(\addra_reg[0]_rep__14_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[4]_rep__1_n_0 ),
        .I5(addra_reg__0__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addra_rep[6]_i_1 
       (.I0(\addra_rep[10]_i_2_n_0 ),
        .I1(addra_reg__0__0[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addra_rep[7]_i_1 
       (.I0(\addra_rep[10]_i_2_n_0 ),
        .I1(addra_reg__0__0[6]),
        .I2(addra_reg__0__0[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \addra_rep[8]_i_1 
       (.I0(addra_reg__0__0[6]),
        .I1(\addra_rep[10]_i_2_n_0 ),
        .I2(addra_reg__0__0[7]),
        .I3(addra_reg__0__0[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \addra_rep[9]_i_1 
       (.I0(addra_reg__0__0[7]),
        .I1(\addra_rep[10]_i_2_n_0 ),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[8]),
        .I4(addra_reg__0__0[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h9BA2F16FFBBE6D3C)) 
    g0_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'hCB4C57BEDFEDB6A5)) 
    g0_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g0_b0__0_n_0));
  LUT6 #(
    .INIT(64'hCB4C57BEDFEDB6A5)) 
    g0_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g0_b0__1_n_0));
  LUT6 #(
    .INIT(64'hCB4C57BEDFEDB6A5)) 
    g0_b0__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g0_b0__2_n_0));
  LUT6 #(
    .INIT(64'hCB4C57BEDFEDB6A5)) 
    g0_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g0_b0__3_n_0));
  LUT6 #(
    .INIT(64'hCB4C57BEDFEDB6A5)) 
    g0_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g0_b0__4_n_0));
  LUT6 #(
    .INIT(64'hC94D7DABDFED1EF1)) 
    g0_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g0_b0__5_n_0));
  LUT6 #(
    .INIT(64'hC94D7DABDFED1EF1)) 
    g0_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g0_b0__6_n_0));
  LUT6 #(
    .INIT(64'hEB476CAE7DE74FF4)) 
    g0_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g0_b0__7_n_0));
  LUT6 #(
    .INIT(64'hEBCFCEAC7DA31EF5)) 
    g0_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g0_b0__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    g0_b0_i_1
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .O(g0_b0_i_1_n_0));
  LUT3 #(
    .INIT(8'hA9)) 
    g0_b0_i_1__0
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .O(g0_b0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g0_b0_i_1__1
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(addra_reg__0[4]),
        .O(g0_b0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    g0_b0_i_2
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__2_n_0 ),
        .I2(addra_reg__0[4]),
        .O(g0_b0_i_2_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    g0_b0_i_2__0
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .I3(addra_reg__0__0[5]),
        .O(g0_b0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    g0_b0_i_2__1
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(addra_reg__0[4]),
        .I2(addra_reg__0__0[5]),
        .O(g0_b0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h1FE0)) 
    g0_b0_i_3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .O(g0_b0_i_3_n_0));
  LUT6 #(
    .INIT(64'hEF1C919175E807B4)) 
    g0_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'hFEA1434337D42A65)) 
    g0_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g0_b1__0_n_0));
  LUT6 #(
    .INIT(64'hFEA1434337D42A65)) 
    g0_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g0_b1__1_n_0));
  LUT6 #(
    .INIT(64'hFEA1434337D42A65)) 
    g0_b1__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g0_b1__2_n_0));
  LUT6 #(
    .INIT(64'hFEA1434337D42A65)) 
    g0_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g0_b1__3_n_0));
  LUT6 #(
    .INIT(64'hFEA1434337D42A65)) 
    g0_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g0_b1__4_n_0));
  LUT6 #(
    .INIT(64'h56F5C303BD918A35)) 
    g0_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g0_b1__5_n_0));
  LUT6 #(
    .INIT(64'h56F5C303BD918A35)) 
    g0_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g0_b1__6_n_0));
  LUT6 #(
    .INIT(64'hD6578352153BDE60)) 
    g0_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g0_b1__7_n_0));
  LUT6 #(
    .INIT(64'h7E77A9D0412BCB21)) 
    g0_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g0_b1__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    g0_b1_i_1
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .O(g0_b1_i_1_n_0));
  LUT6 #(
    .INIT(64'h074282BD29212D5A)) 
    g0_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'h2A1848E78606A699)) 
    g0_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g0_b2__0_n_0));
  LUT6 #(
    .INIT(64'h2A1848E78606A699)) 
    g0_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g0_b2__1_n_0));
  LUT6 #(
    .INIT(64'h2A1848E78606A699)) 
    g0_b2__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g0_b2__2_n_0));
  LUT6 #(
    .INIT(64'h2A1848E78606A699)) 
    g0_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g0_b2__3_n_0));
  LUT6 #(
    .INIT(64'h2A1848E78606A699)) 
    g0_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g0_b2__4_n_0));
  LUT6 #(
    .INIT(64'h201DCAA60C4326D9)) 
    g0_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g0_b2__5_n_0));
  LUT6 #(
    .INIT(64'h201DCAA60C4326D9)) 
    g0_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g0_b2__6_n_0));
  LUT6 #(
    .INIT(64'h801D9AA60CE32689)) 
    g0_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g0_b2__7_n_0));
  LUT6 #(
    .INIT(64'h0897180648A667D9)) 
    g0_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g0_b2__8_n_0));
  LUT6 #(
    .INIT(64'h1FFBF4C934D5144E)) 
    g0_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'hABDF75D2257321B8)) 
    g0_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g0_b3__0_n_0));
  LUT6 #(
    .INIT(64'hABDF75D2257321B8)) 
    g0_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g0_b3__1_n_0));
  LUT6 #(
    .INIT(64'hABDF75D2257321B8)) 
    g0_b3__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g0_b3__2_n_0));
  LUT6 #(
    .INIT(64'hABDF75D2257321B8)) 
    g0_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g0_b3__3_n_0));
  LUT6 #(
    .INIT(64'hABDF75D2257321B8)) 
    g0_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g0_b3__4_n_0));
  LUT6 #(
    .INIT(64'hABDFF592A73221B8)) 
    g0_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g0_b3__5_n_0));
  LUT6 #(
    .INIT(64'hABDFF592A73221B8)) 
    g0_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g0_b3__6_n_0));
  LUT6 #(
    .INIT(64'hAB75F5C7073071B9)) 
    g0_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g0_b3__7_n_0));
  LUT6 #(
    .INIT(64'h0B75F767573070E9)) 
    g0_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g0_b3__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    g0_b3_i_1
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .O(g0_b3_i_1_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    g0_b3_i_1__0
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__2_n_0 ),
        .I2(addra_reg__0[4]),
        .O(g0_b3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g0_b3_i_1__1
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(addra_reg__0[4]),
        .O(g0_b3_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h1FE0)) 
    g0_b3_i_2
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .O(g0_b3_i_2_n_0));
  LUT3 #(
    .INIT(8'hA9)) 
    g0_b3_i_2__0
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .O(g0_b3_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    g0_b3_i_2__1
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(addra_reg__0[4]),
        .I2(addra_reg__0__0[5]),
        .O(g0_b3_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    g0_b3_i_3
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .I3(addra_reg__0__0[5]),
        .O(g0_b3_i_3_n_0));
  LUT6 #(
    .INIT(64'h3A23EA88E87E64F6)) 
    g0_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'h8D0EDCC0D4BD347D)) 
    g0_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g0_b4__0_n_0));
  LUT6 #(
    .INIT(64'h8D0EDCC0D4BD347D)) 
    g0_b4__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g0_b4__1_n_0));
  LUT6 #(
    .INIT(64'h8D0EDCC0D4BD347D)) 
    g0_b4__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g0_b4__2_n_0));
  LUT6 #(
    .INIT(64'h8D0EDCC0D4BD347D)) 
    g0_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g0_b4__3_n_0));
  LUT6 #(
    .INIT(64'h8D0EDCC0D4BD347D)) 
    g0_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g0_b4__4_n_0));
  LUT6 #(
    .INIT(64'h0D4ED4C47EE8BE38)) 
    g0_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g0_b4__5_n_0));
  LUT6 #(
    .INIT(64'h0D4ED4C47EE8BE38)) 
    g0_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g0_b4__6_n_0));
  LUT6 #(
    .INIT(64'hADCC84857C60BF7C)) 
    g0_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g0_b4__7_n_0));
  LUT6 #(
    .INIT(64'hADC42EAD7C64EA68)) 
    g0_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g0_b4__8_n_0));
  LUT6 #(
    .INIT(64'h3F23FA89FFFF7BFE)) 
    g0_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'hAF0EDDC2FFFF9FFD)) 
    g0_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g0_b5__0_n_0));
  LUT6 #(
    .INIT(64'hAF0EDDC2FFFF9FFD)) 
    g0_b5__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g0_b5__1_n_0));
  LUT6 #(
    .INIT(64'hAF0EDDC2FFFF9FFD)) 
    g0_b5__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g0_b5__2_n_0));
  LUT6 #(
    .INIT(64'hAF0EDDC2FFFF9FFD)) 
    g0_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g0_b5__3_n_0));
  LUT6 #(
    .INIT(64'hAF0EDDC2FFFF9FFD)) 
    g0_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g0_b5__4_n_0));
  LUT6 #(
    .INIT(64'h0D5FD5C6FFFFBFED)) 
    g0_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g0_b5__5_n_0));
  LUT6 #(
    .INIT(64'h0D5FD5C6FFFFBFED)) 
    g0_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g0_b5__6_n_0));
  LUT6 #(
    .INIT(64'hAFDD84877FDFFFFD)) 
    g0_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g0_b5__7_n_0));
  LUT6 #(
    .INIT(64'hAFFFAEAF7FCEEAE9)) 
    g0_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g0_b5__8_n_0));
  LUT6 #(
    .INIT(64'h3E23FE89FFFF7FFE)) 
    g0_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g0_b6_n_0));
  LUT6 #(
    .INIT(64'hAD0EFDC2FFFFBFFD)) 
    g0_b6__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g0_b6__0_n_0));
  LUT6 #(
    .INIT(64'hAD0EFDC2FFFFBFFD)) 
    g0_b6__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g0_b6__1_n_0));
  LUT6 #(
    .INIT(64'hAD0EFDC2FFFFBFFD)) 
    g0_b6__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g0_b6__2_n_0));
  LUT6 #(
    .INIT(64'hAD0EFDC2FFFFBFFD)) 
    g0_b6__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g0_b6__3_n_0));
  LUT6 #(
    .INIT(64'hAD0EFDC2FFFFBFFD)) 
    g0_b6__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g0_b6__4_n_0));
  LUT6 #(
    .INIT(64'h0D5ED5D6FFFFBFFD)) 
    g0_b6__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g0_b6__5_n_0));
  LUT6 #(
    .INIT(64'h0D5ED5D6FFFFBFFD)) 
    g0_b6__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g0_b6__6_n_0));
  LUT6 #(
    .INIT(64'hAFFC84877FFFFFFD)) 
    g0_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g0_b6__7_n_0));
  LUT6 #(
    .INIT(64'hAFFEAEAF7FFEEAE9)) 
    g0_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g0_b6__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    g0_b6_i_1
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .O(g0_b6_i_1_n_0));
  LUT6 #(
    .INIT(64'h3F23FE89FFFF7FFE)) 
    g0_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g0_b7_n_0));
  LUT6 #(
    .INIT(64'hAF0EFDC2FFFFBFFD)) 
    g0_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g0_b7__0_n_0));
  LUT6 #(
    .INIT(64'hAF0EFDC2FFFFBFFD)) 
    g0_b7__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g0_b7__1_n_0));
  LUT6 #(
    .INIT(64'hAF0EFDC2FFFFBFFD)) 
    g0_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g0_b7__2_n_0));
  LUT6 #(
    .INIT(64'hAF0EFDC2FFFFBFFD)) 
    g0_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g0_b7__3_n_0));
  LUT6 #(
    .INIT(64'hAF0EFDC2FFFFBFFD)) 
    g0_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g0_b7__4_n_0));
  LUT6 #(
    .INIT(64'h0D5FD5D6FFFFBFFD)) 
    g0_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g0_b7__5_n_0));
  LUT6 #(
    .INIT(64'h0D5FD5D6FFFFBFFD)) 
    g0_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g0_b7__6_n_0));
  LUT6 #(
    .INIT(64'hAFFD84877FFFFFFD)) 
    g0_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g0_b7__7_n_0));
  LUT6 #(
    .INIT(64'hAFFFAEAF7FFEEAE9)) 
    g0_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g0_b7__8_n_0));
  LUT6 #(
    .INIT(64'hBD8DF0FE5615B7CA)) 
    g10_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g10_b0_n_0));
  LUT6 #(
    .INIT(64'hE7E255FD39236FD8)) 
    g10_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g10_b0__0_n_0));
  LUT6 #(
    .INIT(64'hE7E255FD39236FD8)) 
    g10_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g10_b0__1_n_0));
  LUT6 #(
    .INIT(64'hE7E255FD39236FD8)) 
    g10_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g10_b0__2_n_0));
  LUT6 #(
    .INIT(64'hE7E255FD39236FD8)) 
    g10_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g10_b0__3_n_0));
  LUT6 #(
    .INIT(64'hE7E255FD39236FD8)) 
    g10_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g10_b0__4_n_0));
  LUT6 #(
    .INIT(64'hC5F3FFA81336E59D)) 
    g10_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g10_b0__5_n_0));
  LUT6 #(
    .INIT(64'hC5F3FFA81336E59D)) 
    g10_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g10_b0__6_n_0));
  LUT6 #(
    .INIT(64'hEF51EAF99B3EA199)) 
    g10_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g10_b0__7_n_0));
  LUT6 #(
    .INIT(64'h67794273DF2AF5DC)) 
    g10_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g10_b0__8_n_0));
  LUT6 #(
    .INIT(64'h8DDC481B030CEAEB)) 
    g10_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g10_b1_n_0));
  LUT6 #(
    .INIT(64'hE2F1908B0AA0DCDE)) 
    g10_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g10_b1__0_n_0));
  LUT6 #(
    .INIT(64'hE2F1908B0AA0DCDE)) 
    g10_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g10_b1__1_n_0));
  LUT6 #(
    .INIT(64'hE2F1908B0AA0DCDE)) 
    g10_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g10_b1__2_n_0));
  LUT6 #(
    .INIT(64'hE2F1908B0AA0DCDE)) 
    g10_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g10_b1__3_n_0));
  LUT6 #(
    .INIT(64'hE2F1908B0AA0DCDE)) 
    g10_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g10_b1__4_n_0));
  LUT6 #(
    .INIT(64'hE2F112CA00A5FCCE)) 
    g10_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g10_b1__5_n_0));
  LUT6 #(
    .INIT(64'hE2F112CA00A5FCCE)) 
    g10_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g10_b1__6_n_0));
  LUT6 #(
    .INIT(64'h60D153DAA88DA8DA)) 
    g10_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g10_b1__7_n_0));
  LUT6 #(
    .INIT(64'h405B51F0B8C8A9CF)) 
    g10_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g10_b1__8_n_0));
  LUT6 #(
    .INIT(64'hF599A2AD462EDF1B)) 
    g10_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g10_b2_n_0));
  LUT6 #(
    .INIT(64'h77C34CE638ACFB8B)) 
    g10_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g10_b2__0_n_0));
  LUT6 #(
    .INIT(64'h77C34CE638ACFB8B)) 
    g10_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g10_b2__1_n_0));
  LUT6 #(
    .INIT(64'h77C34CE638ACFB8B)) 
    g10_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g10_b2__2_n_0));
  LUT6 #(
    .INIT(64'h77C34CE638ACFB8B)) 
    g10_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g10_b2__3_n_0));
  LUT6 #(
    .INIT(64'h77C34CE638ACFB8B)) 
    g10_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g10_b2__4_n_0));
  LUT6 #(
    .INIT(64'hD793CCA618BC53DF)) 
    g10_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g10_b2__5_n_0));
  LUT6 #(
    .INIT(64'hD793CCA618BC53DF)) 
    g10_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g10_b2__6_n_0));
  LUT6 #(
    .INIT(64'hDD19C9E3B2BE06DE)) 
    g10_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g10_b2__7_n_0));
  LUT6 #(
    .INIT(64'h753949E9E6AE46DB)) 
    g10_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g10_b2__8_n_0));
  LUT6 #(
    .INIT(64'h7D06083629414FDA)) 
    g10_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g10_b3_n_0));
  LUT6 #(
    .INIT(64'hB728802D8612BAD9)) 
    g10_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g10_b3__0_n_0));
  LUT6 #(
    .INIT(64'hB728802D8612BAD9)) 
    g10_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g10_b3__1_n_0));
  LUT6 #(
    .INIT(64'hB728802D8612BAD9)) 
    g10_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g10_b3__2_n_0));
  LUT6 #(
    .INIT(64'hB728802D8612BAD9)) 
    g10_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g10_b3__3_n_0));
  LUT6 #(
    .INIT(64'hB728802D8612BAD9)) 
    g10_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g10_b3__4_n_0));
  LUT6 #(
    .INIT(64'h15790A682443B2DD)) 
    g10_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g10_b3__5_n_0));
  LUT6 #(
    .INIT(64'h15790A682443B2DD)) 
    g10_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g10_b3__6_n_0));
  LUT6 #(
    .INIT(64'h15D10A3C24EBB289)) 
    g10_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g10_b3__7_n_0));
  LUT6 #(
    .INIT(64'h1DD3201620EAA79C)) 
    g10_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g10_b3__8_n_0));
  LUT6 #(
    .INIT(64'h69A8294383D0625F)) 
    g10_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g10_b4_n_0));
  LUT6 #(
    .INIT(64'h96C4861A4A511CBB)) 
    g10_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g10_b4__0_n_0));
  LUT6 #(
    .INIT(64'h96C4861A4A511CBB)) 
    g10_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g10_b4__1_n_0));
  LUT6 #(
    .INIT(64'h96C4861A4A511CBB)) 
    g10_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g10_b4__2_n_0));
  LUT6 #(
    .INIT(64'h96C4861A4A511CBB)) 
    g10_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g10_b4__3_n_0));
  LUT6 #(
    .INIT(64'h96C4861A4A511CBB)) 
    g10_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g10_b4__4_n_0));
  LUT6 #(
    .INIT(64'h9CC1244BE20536AE)) 
    g10_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g10_b4__5_n_0));
  LUT6 #(
    .INIT(64'h9CC1244BE20536AE)) 
    g10_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g10_b4__6_n_0));
  LUT6 #(
    .INIT(64'h1CC3644A680D73AA)) 
    g10_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g10_b4__7_n_0));
  LUT6 #(
    .INIT(64'h944BE6402C4932AF)) 
    g10_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g10_b4__8_n_0));
  LUT6 #(
    .INIT(64'h1D8E187A82C64E17)) 
    g10_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g10_b5_n_0));
  LUT6 #(
    .INIT(64'hA3E8819D4878B82B)) 
    g10_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g10_b5__0_n_0));
  LUT6 #(
    .INIT(64'hA3E8819D4878B82B)) 
    g10_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g10_b5__1_n_0));
  LUT6 #(
    .INIT(64'hA3E8819D4878B82B)) 
    g10_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g10_b5__2_n_0));
  LUT6 #(
    .INIT(64'hA3E8819D4878B82B)) 
    g10_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g10_b5__3_n_0));
  LUT6 #(
    .INIT(64'hA3E8819D4878B82B)) 
    g10_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g10_b5__4_n_0));
  LUT6 #(
    .INIT(64'h81F92BC8E02C127E)) 
    g10_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g10_b5__5_n_0));
  LUT6 #(
    .INIT(64'h81F92BC8E02C127E)) 
    g10_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g10_b5__6_n_0));
  LUT6 #(
    .INIT(64'h03D16ADC60AC523E)) 
    g10_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g10_b5__7_n_0));
  LUT6 #(
    .INIT(64'h8159E07C21E8176E)) 
    g10_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g10_b5__8_n_0));
  LUT6 #(
    .INIT(64'h1D8E787A83C24E0F)) 
    g10_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g10_b6_n_0));
  LUT6 #(
    .INIT(64'hA3E8959D4A58B8AA)) 
    g10_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g10_b6__0_n_0));
  LUT6 #(
    .INIT(64'hA3E8959D4A58B8AA)) 
    g10_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g10_b6__1_n_0));
  LUT6 #(
    .INIT(64'hA3E8959D4A58B8AA)) 
    g10_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g10_b6__2_n_0));
  LUT6 #(
    .INIT(64'hA3E8959D4A58B8AA)) 
    g10_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g10_b6__3_n_0));
  LUT6 #(
    .INIT(64'hA3E8959D4A58B8AA)) 
    g10_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g10_b6__4_n_0));
  LUT6 #(
    .INIT(64'h81F93FC8E00D10FE)) 
    g10_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g10_b6__5_n_0));
  LUT6 #(
    .INIT(64'h81F93FC8E00D10FE)) 
    g10_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g10_b6__6_n_0));
  LUT6 #(
    .INIT(64'h2BD16ADC60AD50AE)) 
    g10_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g10_b6__7_n_0));
  LUT6 #(
    .INIT(64'h815BE05C35E815EE)) 
    g10_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g10_b6__8_n_0));
  LUT6 #(
    .INIT(64'h1D8E787B83C64E1F)) 
    g10_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g10_b7_n_0));
  LUT6 #(
    .INIT(64'hA3E8959F4A78B8AB)) 
    g10_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g10_b7__0_n_0));
  LUT6 #(
    .INIT(64'hA3E8959F4A78B8AB)) 
    g10_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g10_b7__1_n_0));
  LUT6 #(
    .INIT(64'hA3E8959F4A78B8AB)) 
    g10_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g10_b7__2_n_0));
  LUT6 #(
    .INIT(64'hA3E8959F4A78B8AB)) 
    g10_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g10_b7__3_n_0));
  LUT6 #(
    .INIT(64'hA3E8959F4A78B8AB)) 
    g10_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g10_b7__4_n_0));
  LUT6 #(
    .INIT(64'h81F93FCAE02D12FE)) 
    g10_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g10_b7__5_n_0));
  LUT6 #(
    .INIT(64'h81F93FCAE02D12FE)) 
    g10_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g10_b7__6_n_0));
  LUT6 #(
    .INIT(64'h2BD16ADE60AD52BE)) 
    g10_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g10_b7__7_n_0));
  LUT6 #(
    .INIT(64'h815BE07C35E817EF)) 
    g10_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g10_b7__8_n_0));
  LUT6 #(
    .INIT(64'h28DD1EF12D025C64)) 
    g11_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g11_b0_n_0));
  LUT6 #(
    .INIT(64'h84F3A957A608B134)) 
    g11_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g11_b0__0_n_0));
  LUT6 #(
    .INIT(64'h84F3A957A608B134)) 
    g11_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g11_b0__1_n_0));
  LUT6 #(
    .INIT(64'h84F3A957A608B134)) 
    g11_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g11_b0__2_n_0));
  LUT6 #(
    .INIT(64'h84F3A957A608B134)) 
    g11_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g11_b0__3_n_0));
  LUT6 #(
    .INIT(64'h84F3A957A608B134)) 
    g11_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g11_b0__4_n_0));
  LUT6 #(
    .INIT(64'hA6E2AB5604593970)) 
    g11_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g11_b0__5_n_0));
  LUT6 #(
    .INIT(64'hA6E2AB5604593970)) 
    g11_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g11_b0__6_n_0));
  LUT6 #(
    .INIT(64'h06E8FB5326F12824)) 
    g11_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g11_b0__7_n_0));
  LUT6 #(
    .INIT(64'h0CE2515923F47D21)) 
    g11_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g11_b0__8_n_0));
  LUT6 #(
    .INIT(64'h03F93892D2262F4B)) 
    g11_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g11_b1_n_0));
  LUT6 #(
    .INIT(64'h0AD78549592CAE9A)) 
    g11_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g11_b1__0_n_0));
  LUT6 #(
    .INIT(64'h0AD78549592CAE9A)) 
    g11_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g11_b1__1_n_0));
  LUT6 #(
    .INIT(64'h0AD78549592CAE9A)) 
    g11_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g11_b1__2_n_0));
  LUT6 #(
    .INIT(64'h0AD78549592CAE9A)) 
    g11_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g11_b1__3_n_0));
  LUT6 #(
    .INIT(64'h0AD78549592CAE9A)) 
    g11_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g11_b1__4_n_0));
  LUT6 #(
    .INIT(64'hAA878748592C24DF)) 
    g11_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g11_b1__5_n_0));
  LUT6 #(
    .INIT(64'hAA878748592C24DF)) 
    g11_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g11_b1__6_n_0));
  LUT6 #(
    .INIT(64'h0A85D74959AE249E)) 
    g11_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g11_b1__7_n_0));
  LUT6 #(
    .INIT(64'hA20D5D690DEA618E)) 
    g11_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g11_b1__8_n_0));
  LUT6 #(
    .INIT(64'h7794A3D75913C7E3)) 
    g11_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g11_b2_n_0));
  LUT6 #(
    .INIT(64'h3F614E7B930B7A5E)) 
    g11_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g11_b2__0_n_0));
  LUT6 #(
    .INIT(64'h3F614E7B930B7A5E)) 
    g11_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g11_b2__1_n_0));
  LUT6 #(
    .INIT(64'h3F614E7B930B7A5E)) 
    g11_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g11_b2__2_n_0));
  LUT6 #(
    .INIT(64'h3F614E7B930B7A5E)) 
    g11_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g11_b2__3_n_0));
  LUT6 #(
    .INIT(64'h3F614E7B930B7A5E)) 
    g11_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g11_b2__4_n_0));
  LUT6 #(
    .INIT(64'h9735E62F134BF81F)) 
    g11_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g11_b2__5_n_0));
  LUT6 #(
    .INIT(64'h9735E62F134BF81F)) 
    g11_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g11_b2__6_n_0));
  LUT6 #(
    .INIT(64'h9D1FE33AB16BA90F)) 
    g11_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g11_b2__7_n_0));
  LUT6 #(
    .INIT(64'h3797431AE42FF91F)) 
    g11_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g11_b2__8_n_0));
  LUT6 #(
    .INIT(64'h1620921499F79293)) 
    g11_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g11_b3_n_0));
  LUT6 #(
    .INIT(64'h29044921C37F494B)) 
    g11_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g11_b3__0_n_0));
  LUT6 #(
    .INIT(64'h29044921C37F494B)) 
    g11_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g11_b3__1_n_0));
  LUT6 #(
    .INIT(64'h29044921C37F494B)) 
    g11_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g11_b3__2_n_0));
  LUT6 #(
    .INIT(64'h29044921C37F494B)) 
    g11_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g11_b3__3_n_0));
  LUT6 #(
    .INIT(64'h29044921C37F494B)) 
    g11_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g11_b3__4_n_0));
  LUT6 #(
    .INIT(64'h09144324EB6BC30E)) 
    g11_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g11_b3__5_n_0));
  LUT6 #(
    .INIT(64'h09144324EB6BC30E)) 
    g11_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g11_b3__6_n_0));
  LUT6 #(
    .INIT(64'h831C0620C349D71F)) 
    g11_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g11_b3__7_n_0));
  LUT6 #(
    .INIT(64'h8396AE2AC30C831A)) 
    g11_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g11_b3__8_n_0));
  LUT6 #(
    .INIT(64'h36A403334404383C)) 
    g11_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g11_b4_n_0));
  LUT6 #(
    .INIT(64'h2D640A0F302085A5)) 
    g11_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g11_b4__0_n_0));
  LUT6 #(
    .INIT(64'h2D640A0F302085A5)) 
    g11_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g11_b4__1_n_0));
  LUT6 #(
    .INIT(64'h2D640A0F302085A5)) 
    g11_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g11_b4__2_n_0));
  LUT6 #(
    .INIT(64'h2D640A0F302085A5)) 
    g11_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g11_b4__3_n_0));
  LUT6 #(
    .INIT(64'h2D640A0F302085A5)) 
    g11_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g11_b4__4_n_0));
  LUT6 #(
    .INIT(64'h8D340A0F10300FE0)) 
    g11_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g11_b4__5_n_0));
  LUT6 #(
    .INIT(64'h8D340A0F10300FE0)) 
    g11_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g11_b4__6_n_0));
  LUT6 #(
    .INIT(64'h051E4E1A1A900AB0)) 
    g11_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g11_b4__7_n_0));
  LUT6 #(
    .INIT(64'h253444300A850FA5)) 
    g11_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g11_b4__8_n_0));
  LUT6 #(
    .INIT(64'h366C0231C007843F)) 
    g11_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g11_b5_n_0));
  LUT6 #(
    .INIT(64'h2DB40807502A60AF)) 
    g11_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g11_b5__0_n_0));
  LUT6 #(
    .INIT(64'h2DB40807502A60AF)) 
    g11_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g11_b5__1_n_0));
  LUT6 #(
    .INIT(64'h2DB40807502A60AF)) 
    g11_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g11_b5__2_n_0));
  LUT6 #(
    .INIT(64'h2DB40807502A60AF)) 
    g11_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g11_b5__3_n_0));
  LUT6 #(
    .INIT(64'h2DB40807502A60AF)) 
    g11_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g11_b5__4_n_0));
  LUT6 #(
    .INIT(64'h2DB40A06502A4ABA)) 
    g11_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g11_b5__5_n_0));
  LUT6 #(
    .INIT(64'h2DB40A06502A4ABA)) 
    g11_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g11_b5__6_n_0));
  LUT6 #(
    .INIT(64'h051C1E52D0200ABF)) 
    g11_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g11_b5__7_n_0));
  LUT6 #(
    .INIT(64'hA514147A80240FAB)) 
    g11_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g11_b5__8_n_0));
  LUT6 #(
    .INIT(64'h363C0271C107843F)) 
    g11_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g11_b7_n_0));
  LUT6 #(
    .INIT(64'h2DA50817522A60AF)) 
    g11_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g11_b7__0_n_0));
  LUT6 #(
    .INIT(64'h2DA50817522A60AF)) 
    g11_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g11_b7__1_n_0));
  LUT6 #(
    .INIT(64'h2DA50817522A60AF)) 
    g11_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g11_b7__2_n_0));
  LUT6 #(
    .INIT(64'h2DA50817522A60AF)) 
    g11_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g11_b7__3_n_0));
  LUT6 #(
    .INIT(64'h2DA50817522A60AF)) 
    g11_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g11_b7__4_n_0));
  LUT6 #(
    .INIT(64'h0FB42A06502B4ABA)) 
    g11_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g11_b7__5_n_0));
  LUT6 #(
    .INIT(64'h0FB42A06502B4ABA)) 
    g11_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g11_b7__6_n_0));
  LUT6 #(
    .INIT(64'h051C2F52D0210ABF)) 
    g11_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g11_b7__7_n_0));
  LUT6 #(
    .INIT(64'hA516057A80241FAB)) 
    g11_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g11_b7__8_n_0));
  LUT6 #(
    .INIT(64'h47C04C6B731A15DA)) 
    g12_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g12_b0_n_0));
  LUT6 #(
    .INIT(64'h3A50B09E1F8923D9)) 
    g12_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g12_b0__0_n_0));
  LUT6 #(
    .INIT(64'h3A50B09E1F8923D9)) 
    g12_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g12_b0__1_n_0));
  LUT6 #(
    .INIT(64'h3A50B09E1F8923D9)) 
    g12_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g12_b0__2_n_0));
  LUT6 #(
    .INIT(64'h3A50B09E1F8923D9)) 
    g12_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g12_b0__3_n_0));
  LUT6 #(
    .INIT(64'h3A50B09E1F8923D9)) 
    g12_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g12_b0__4_n_0));
  LUT6 #(
    .INIT(64'hB01538DA178DA399)) 
    g12_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g12_b0__5_n_0));
  LUT6 #(
    .INIT(64'hB01538DA178DA399)) 
    g12_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g12_b0__6_n_0));
  LUT6 #(
    .INIT(64'h30B5788A1727A3CC)) 
    g12_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g12_b0__7_n_0));
  LUT6 #(
    .INIT(64'h3A1F52881272B6CD)) 
    g12_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g12_b0__8_n_0));
  LUT6 #(
    .INIT(64'h6F041C8260A5FEE5)) 
    g12_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g12_b1_n_0));
  LUT6 #(
    .INIT(64'hBE20A1481466FD76)) 
    g12_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g12_b1__0_n_0));
  LUT6 #(
    .INIT(64'hBE20A1481466FD76)) 
    g12_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g12_b1__1_n_0));
  LUT6 #(
    .INIT(64'hBE20A1481466FD76)) 
    g12_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g12_b1__2_n_0));
  LUT6 #(
    .INIT(64'hBE20A1481466FD76)) 
    g12_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g12_b1__3_n_0));
  LUT6 #(
    .INIT(64'hBE20A1481466FD76)) 
    g12_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g12_b1__4_n_0));
  LUT6 #(
    .INIT(64'h147581589C22FD76)) 
    g12_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g12_b1__5_n_0));
  LUT6 #(
    .INIT(64'h147581589C22FD76)) 
    g12_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g12_b1__6_n_0));
  LUT6 #(
    .INIT(64'h16F58018BEA8EC33)) 
    g12_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g12_b1__7_n_0));
  LUT6 #(
    .INIT(64'h3C558832ABF8E826)) 
    g12_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g12_b1__8_n_0));
  LUT6 #(
    .INIT(64'h66A5642685368872)) 
    g12_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g12_b2_n_0));
  LUT6 #(
    .INIT(64'h3C66342C622DC01D)) 
    g12_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g12_b2__0_n_0));
  LUT6 #(
    .INIT(64'h3C66342C622DC01D)) 
    g12_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g12_b2__1_n_0));
  LUT6 #(
    .INIT(64'h3C66342C622DC01D)) 
    g12_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g12_b2__2_n_0));
  LUT6 #(
    .INIT(64'h3C66342C622DC01D)) 
    g12_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g12_b2__3_n_0));
  LUT6 #(
    .INIT(64'h3C66342C622DC01D)) 
    g12_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g12_b2__4_n_0));
  LUT6 #(
    .INIT(64'h9C361C384A396A48)) 
    g12_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g12_b2__5_n_0));
  LUT6 #(
    .INIT(64'h9C361C384A396A48)) 
    g12_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g12_b2__6_n_0));
  LUT6 #(
    .INIT(64'h3C344C39C0912F1C)) 
    g12_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g12_b2__7_n_0));
  LUT6 #(
    .INIT(64'h94364E3994902E1C)) 
    g12_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g12_b2__8_n_0));
  LUT6 #(
    .INIT(64'hF7A31107CEF23A48)) 
    g12_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g12_b3_n_0));
  LUT6 #(
    .INIT(64'h7F4E032AF85D8D90)) 
    g12_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g12_b3__0_n_0));
  LUT6 #(
    .INIT(64'h7F4E032AF85D8D90)) 
    g12_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g12_b3__1_n_0));
  LUT6 #(
    .INIT(64'h7F4E032AF85D8D90)) 
    g12_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g12_b3__2_n_0));
  LUT6 #(
    .INIT(64'h7F4E032AF85D8D90)) 
    g12_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g12_b3__3_n_0));
  LUT6 #(
    .INIT(64'h7F4E032AF85D8D90)) 
    g12_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g12_b3__4_n_0));
  LUT6 #(
    .INIT(64'hDD1F012BFA5C25C4)) 
    g12_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g12_b3__5_n_0));
  LUT6 #(
    .INIT(64'hDD1F012BFA5C25C4)) 
    g12_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g12_b3__6_n_0));
  LUT6 #(
    .INIT(64'h5717442F5ADC7584)) 
    g12_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g12_b3__7_n_0));
  LUT6 #(
    .INIT(64'hF5BDEE0D0B892095)) 
    g12_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g12_b3__8_n_0));
  LUT6 #(
    .INIT(64'h94A6D58A3701E185)) 
    g12_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g12_b4_n_0));
  LUT6 #(
    .INIT(64'h616C73C82F025662)) 
    g12_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g12_b4__0_n_0));
  LUT6 #(
    .INIT(64'h616C73C82F025662)) 
    g12_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g12_b4__1_n_0));
  LUT6 #(
    .INIT(64'h616C73C82F025662)) 
    g12_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g12_b4__2_n_0));
  LUT6 #(
    .INIT(64'h616C73C82F025662)) 
    g12_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g12_b4__3_n_0));
  LUT6 #(
    .INIT(64'h616C73C82F025662)) 
    g12_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g12_b4__4_n_0));
  LUT6 #(
    .INIT(64'hC938D1990517D423)) 
    g12_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g12_b4__5_n_0));
  LUT6 #(
    .INIT(64'hC938D1990517D423)) 
    g12_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g12_b4__6_n_0));
  LUT6 #(
    .INIT(64'hE332C49CAD178023)) 
    g12_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g12_b4__7_n_0));
  LUT6 #(
    .INIT(64'h4B3A4416F913C066)) 
    g12_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g12_b4__8_n_0));
  LUT6 #(
    .INIT(64'h84A615C6381067EB)) 
    g12_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g12_b5_n_0));
  LUT6 #(
    .INIT(64'h606C237885013EDE)) 
    g12_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g12_b5__0_n_0));
  LUT6 #(
    .INIT(64'h606C237885013EDE)) 
    g12_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g12_b5__1_n_0));
  LUT6 #(
    .INIT(64'h606C237885013EDE)) 
    g12_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g12_b5__2_n_0));
  LUT6 #(
    .INIT(64'h606C237885013EDE)) 
    g12_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g12_b5__3_n_0));
  LUT6 #(
    .INIT(64'h606C237885013EDE)) 
    g12_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g12_b5__4_n_0));
  LUT6 #(
    .INIT(64'hC838A1390740BC9F)) 
    g12_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g12_b5__5_n_0));
  LUT6 #(
    .INIT(64'hC838A1390740BC9F)) 
    g12_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g12_b5__6_n_0));
  LUT6 #(
    .INIT(64'h4232E43C2D6AA98A)) 
    g12_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g12_b5__7_n_0));
  LUT6 #(
    .INIT(64'h4A904614293BF89E)) 
    g12_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g12_b5__8_n_0));
  LUT6 #(
    .INIT(64'h84A615FE3FF1E00F)) 
    g12_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g12_b7_n_0));
  LUT6 #(
    .INIT(64'h606C23FDAF5754AA)) 
    g12_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g12_b7__0_n_0));
  LUT6 #(
    .INIT(64'h606C23FDAF5754AA)) 
    g12_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g12_b7__1_n_0));
  LUT6 #(
    .INIT(64'h606C23FDAF5754AA)) 
    g12_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g12_b7__2_n_0));
  LUT6 #(
    .INIT(64'h606C23FDAF5754AA)) 
    g12_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g12_b7__3_n_0));
  LUT6 #(
    .INIT(64'h606C23FDAF5754AA)) 
    g12_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g12_b7__4_n_0));
  LUT6 #(
    .INIT(64'hC838ABB9AF5754AA)) 
    g12_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g12_b7__5_n_0));
  LUT6 #(
    .INIT(64'hC838ABB9AF5754AA)) 
    g12_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g12_b7__6_n_0));
  LUT6 #(
    .INIT(64'h4232EEBCAD5555AB)) 
    g12_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g12_b7__7_n_0));
  LUT6 #(
    .INIT(64'h4ABAEE16A91155FE)) 
    g12_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g12_b7__8_n_0));
  LUT6 #(
    .INIT(64'h79983D5AA409367E)) 
    g13_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g13_b0_n_0));
  LUT6 #(
    .INIT(64'h97C1A79964822DBD)) 
    g13_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g13_b0__0_n_0));
  LUT6 #(
    .INIT(64'h97C1A79964822DBD)) 
    g13_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g13_b0__1_n_0));
  LUT6 #(
    .INIT(64'h97C1A79964822DBD)) 
    g13_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g13_b0__2_n_0));
  LUT6 #(
    .INIT(64'h97C1A79964822DBD)) 
    g13_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g13_b0__3_n_0));
  LUT6 #(
    .INIT(64'h97C1A79964822DBD)) 
    g13_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g13_b0__4_n_0));
  LUT6 #(
    .INIT(64'h97C127D944922FBC)) 
    g13_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g13_b0__5_n_0));
  LUT6 #(
    .INIT(64'h97C127D944922FBC)) 
    g13_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g13_b0__6_n_0));
  LUT6 #(
    .INIT(64'h1FE363C84E382AE9)) 
    g13_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g13_b0__7_n_0));
  LUT6 #(
    .INIT(64'h9D6141C20F793BEC)) 
    g13_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g13_b0__8_n_0));
  LUT6 #(
    .INIT(64'h27383B677A539042)) 
    g13_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g13_b1_n_0));
  LUT6 #(
    .INIT(64'h2E858F3E9D1B4118)) 
    g13_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g13_b1__0_n_0));
  LUT6 #(
    .INIT(64'h2E858F3E9D1B4118)) 
    g13_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g13_b1__1_n_0));
  LUT6 #(
    .INIT(64'h2E858F3E9D1B4118)) 
    g13_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g13_b1__2_n_0));
  LUT6 #(
    .INIT(64'h2E858F3E9D1B4118)) 
    g13_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g13_b1__3_n_0));
  LUT6 #(
    .INIT(64'h2E858F3E9D1B4118)) 
    g13_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g13_b1__4_n_0));
  LUT6 #(
    .INIT(64'h0E952D6F374E6108)) 
    g13_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g13_b1__5_n_0));
  LUT6 #(
    .INIT(64'h0E952D6F374E6108)) 
    g13_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g13_b1__6_n_0));
  LUT6 #(
    .INIT(64'h0E9F2D6A9744310D)) 
    g13_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g13_b1__7_n_0));
  LUT6 #(
    .INIT(64'h2E9D274A8745341D)) 
    g13_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g13_b1__8_n_0));
  LUT6 #(
    .INIT(64'h698A05CAB0E893B7)) 
    g13_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g13_b2_n_0));
  LUT6 #(
    .INIT(64'h96C822D845D44B6F)) 
    g13_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g13_b2__0_n_0));
  LUT6 #(
    .INIT(64'h96C822D845D44B6F)) 
    g13_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g13_b2__1_n_0));
  LUT6 #(
    .INIT(64'h96C822D845D44B6F)) 
    g13_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g13_b2__2_n_0));
  LUT6 #(
    .INIT(64'h96C822D845D44B6F)) 
    g13_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g13_b2__3_n_0));
  LUT6 #(
    .INIT(64'h96C822D845D44B6F)) 
    g13_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g13_b2__4_n_0));
  LUT6 #(
    .INIT(64'h94C9A099ED80CB2F)) 
    g13_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g13_b2__5_n_0));
  LUT6 #(
    .INIT(64'h94C9A099ED80CB2F)) 
    g13_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g13_b2__6_n_0));
  LUT6 #(
    .INIT(64'h1463E0CCC70ADE6A)) 
    g13_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g13_b2__7_n_0));
  LUT6 #(
    .INIT(64'h9E41E8C4821BDA6E)) 
    g13_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g13_b2__8_n_0));
  LUT6 #(
    .INIT(64'h9E7EF8E273F029C1)) 
    g13_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g13_b3_n_0));
  LUT6 #(
    .INIT(64'hE9BDD55C1F558652)) 
    g13_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g13_b3__0_n_0));
  LUT6 #(
    .INIT(64'hE9BDD55C1F558652)) 
    g13_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g13_b3__1_n_0));
  LUT6 #(
    .INIT(64'hE9BDD55C1F558652)) 
    g13_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g13_b3__2_n_0));
  LUT6 #(
    .INIT(64'hE9BDD55C1F558652)) 
    g13_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g13_b3__3_n_0));
  LUT6 #(
    .INIT(64'hE9BDD55C1F558652)) 
    g13_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g13_b3__4_n_0));
  LUT6 #(
    .INIT(64'h6BFCFD48BF05A443)) 
    g13_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g13_b3__5_n_0));
  LUT6 #(
    .INIT(64'h6BFCFD48BF05A443)) 
    g13_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g13_b3__6_n_0));
  LUT6 #(
    .INIT(64'hEBD4BD5C1D87F502)) 
    g13_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g13_b3__7_n_0));
  LUT6 #(
    .INIT(64'h6B5EBF545DC2F406)) 
    g13_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g13_b3__8_n_0));
  LUT6 #(
    .INIT(64'hDFD0829525391EBB)) 
    g13_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g13_b4_n_0));
  LUT6 #(
    .INIT(64'hFB5148632687A9CF)) 
    g13_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g13_b4__0_n_0));
  LUT6 #(
    .INIT(64'hFB5148632687A9CF)) 
    g13_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g13_b4__1_n_0));
  LUT6 #(
    .INIT(64'hFB5148632687A9CF)) 
    g13_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g13_b4__2_n_0));
  LUT6 #(
    .INIT(64'hFB5148632687A9CF)) 
    g13_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g13_b4__3_n_0));
  LUT6 #(
    .INIT(64'hFB5148632687A9CF)) 
    g13_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g13_b4__4_n_0));
  LUT6 #(
    .INIT(64'hF355C2260E938BDE)) 
    g13_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g13_b4__5_n_0));
  LUT6 #(
    .INIT(64'hF355C2260E938BDE)) 
    g13_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g13_b4__6_n_0));
  LUT6 #(
    .INIT(64'hD15DD32206B98FCB)) 
    g13_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g13_b4__7_n_0));
  LUT6 #(
    .INIT(64'h59775B8242ACCB9B)) 
    g13_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g13_b4__8_n_0));
  LUT6 #(
    .INIT(64'h861A94EE66FABE3F)) 
    g13_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g13_b5_n_0));
  LUT6 #(
    .INIT(64'h688961FC3CDDEDAF)) 
    g13_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g13_b5__0_n_0));
  LUT6 #(
    .INIT(64'h688961FC3CDDEDAF)) 
    g13_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g13_b5__1_n_0));
  LUT6 #(
    .INIT(64'h688961FC3CDDEDAF)) 
    g13_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g13_b5__2_n_0));
  LUT6 #(
    .INIT(64'h688961FC3CDDEDAF)) 
    g13_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g13_b5__3_n_0));
  LUT6 #(
    .INIT(64'h688961FC3CDDEDAF)) 
    g13_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g13_b5__4_n_0));
  LUT6 #(
    .INIT(64'h429CE9B8BE9C4FFE)) 
    g13_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g13_b5__5_n_0));
  LUT6 #(
    .INIT(64'h429CE9B8BE9C4FFE)) 
    g13_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g13_b5__6_n_0));
  LUT6 #(
    .INIT(64'hC234A9EC9EBC5FEE)) 
    g13_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g13_b5__7_n_0));
  LUT6 #(
    .INIT(64'h683CABCCCBB85EFE)) 
    g13_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g13_b5__8_n_0));
  LUT6 #(
    .INIT(64'h861E90FE67FBBE3F)) 
    g13_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g13_b7_n_0));
  LUT6 #(
    .INIT(64'h68A941FD3EDFEDAF)) 
    g13_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g13_b7__0_n_0));
  LUT6 #(
    .INIT(64'h68A941FD3EDFEDAF)) 
    g13_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g13_b7__1_n_0));
  LUT6 #(
    .INIT(64'h68A941FD3EDFEDAF)) 
    g13_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g13_b7__2_n_0));
  LUT6 #(
    .INIT(64'h68A941FD3EDFEDAF)) 
    g13_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g13_b7__3_n_0));
  LUT6 #(
    .INIT(64'h68A941FD3EDFEDAF)) 
    g13_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g13_b7__4_n_0));
  LUT6 #(
    .INIT(64'h42BCEBA8BE9F4FFE)) 
    g13_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g13_b7__5_n_0));
  LUT6 #(
    .INIT(64'h42BCEBA8BE9F4FFE)) 
    g13_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g13_b7__6_n_0));
  LUT6 #(
    .INIT(64'hC214ABFC9EBD5FEF)) 
    g13_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g13_b7__7_n_0));
  LUT6 #(
    .INIT(64'h683EABDECBA85FFE)) 
    g13_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g13_b7__8_n_0));
  LUT6 #(
    .INIT(64'h762709B16E04CCD0)) 
    g14_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g14_b0_n_0));
  LUT6 #(
    .INIT(64'h3D2E8247BC20F051)) 
    g14_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g14_b0__0_n_0));
  LUT6 #(
    .INIT(64'h3D2E8247BC20F051)) 
    g14_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g14_b0__1_n_0));
  LUT6 #(
    .INIT(64'h3D2E8247BC20F051)) 
    g14_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g14_b0__2_n_0));
  LUT6 #(
    .INIT(64'h3D2E8247BC20F051)) 
    g14_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g14_b0__3_n_0));
  LUT6 #(
    .INIT(64'h3D2E8247BC20F051)) 
    g14_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g14_b0__4_n_0));
  LUT6 #(
    .INIT(64'h1D3E8A431474F250)) 
    g14_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g14_b0__5_n_0));
  LUT6 #(
    .INIT(64'h1D3E8A431474F250)) 
    g14_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g14_b0__6_n_0));
  LUT6 #(
    .INIT(64'h15968E17B4F4A210)) 
    g14_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g14_b0__7_n_0));
  LUT6 #(
    .INIT(64'h3DBC0435A0E1E701)) 
    g14_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g14_b0__8_n_0));
  LUT6 #(
    .INIT(64'h39510B67319242C4)) 
    g14_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g14_b1_n_0));
  LUT6 #(
    .INIT(64'h87138A3E07491870)) 
    g14_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g14_b1__0_n_0));
  LUT6 #(
    .INIT(64'h87138A3E07491870)) 
    g14_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g14_b1__1_n_0));
  LUT6 #(
    .INIT(64'h87138A3E07491870)) 
    g14_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g14_b1__2_n_0));
  LUT6 #(
    .INIT(64'h87138A3E07491870)) 
    g14_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g14_b1__3_n_0));
  LUT6 #(
    .INIT(64'h87138A3E07491870)) 
    g14_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g14_b1__4_n_0));
  LUT6 #(
    .INIT(64'h2743286F8709B024)) 
    g14_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g14_b1__5_n_0));
  LUT6 #(
    .INIT(64'h2743286F8709B024)) 
    g14_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g14_b1__6_n_0));
  LUT6 #(
    .INIT(64'h05CB392B2509E124)) 
    g14_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g14_b1__7_n_0));
  LUT6 #(
    .INIT(64'h0F439309204DB435)) 
    g14_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g14_b1__8_n_0));
  LUT6 #(
    .INIT(64'h862C64D1365A3FDE)) 
    g14_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g14_b2_n_0));
  LUT6 #(
    .INIT(64'h68A434532D99AFF9)) 
    g14_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g14_b2__0_n_0));
  LUT6 #(
    .INIT(64'h68A434532D99AFF9)) 
    g14_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g14_b2__1_n_0));
  LUT6 #(
    .INIT(64'h68A434532D99AFF9)) 
    g14_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g14_b2__2_n_0));
  LUT6 #(
    .INIT(64'h68A434532D99AFF9)) 
    g14_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g14_b2__3_n_0));
  LUT6 #(
    .INIT(64'h68A434532D99AFF9)) 
    g14_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g14_b2__4_n_0));
  LUT6 #(
    .INIT(64'h48B4B612279CA7FD)) 
    g14_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g14_b2__5_n_0));
  LUT6 #(
    .INIT(64'h48B4B612279CA7FD)) 
    g14_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g14_b2__6_n_0));
  LUT6 #(
    .INIT(64'h6834A6520FBEB3EC)) 
    g14_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g14_b2__7_n_0));
  LUT6 #(
    .INIT(64'h4A3C26D81EBAF3A9)) 
    g14_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g14_b2__8_n_0));
  LUT6 #(
    .INIT(64'h366A9A119E4173F3)) 
    g14_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g14_b3_n_0));
  LUT6 #(
    .INIT(64'h2D9CC903E9121F5F)) 
    g14_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g14_b3__0_n_0));
  LUT6 #(
    .INIT(64'h2D9CC903E9121F5F)) 
    g14_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g14_b3__1_n_0));
  LUT6 #(
    .INIT(64'h2D9CC903E9121F5F)) 
    g14_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g14_b3__2_n_0));
  LUT6 #(
    .INIT(64'h2D9CC903E9121F5F)) 
    g14_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g14_b3__3_n_0));
  LUT6 #(
    .INIT(64'h2D9CC903E9121F5F)) 
    g14_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g14_b3__4_n_0));
  LUT6 #(
    .INIT(64'h2D9C43466156BF0F)) 
    g14_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g14_b3__5_n_0));
  LUT6 #(
    .INIT(64'h2D9C43466156BF0F)) 
    g14_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g14_b3__6_n_0));
  LUT6 #(
    .INIT(64'h879C16466B5EBA0B)) 
    g14_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g14_b3__7_n_0));
  LUT6 #(
    .INIT(64'h87BC34466B4EAB0B)) 
    g14_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g14_b3__8_n_0));
  LUT6 #(
    .INIT(64'h5D0FB7B84DD823C5)) 
    g14_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g14_b4_n_0));
  LUT6 #(
    .INIT(64'hB3AA6FC5B2D10E72)) 
    g14_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g14_b4__0_n_0));
  LUT6 #(
    .INIT(64'hB3AA6FC5B2D10E72)) 
    g14_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g14_b4__1_n_0));
  LUT6 #(
    .INIT(64'hB3AA6FC5B2D10E72)) 
    g14_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g14_b4__2_n_0));
  LUT6 #(
    .INIT(64'hB3AA6FC5B2D10E72)) 
    g14_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g14_b4__3_n_0));
  LUT6 #(
    .INIT(64'hB3AA6FC5B2D10E72)) 
    g14_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g14_b4__4_n_0));
  LUT6 #(
    .INIT(64'h11FBCF95B2D1A427)) 
    g14_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g14_b4__5_n_0));
  LUT6 #(
    .INIT(64'h11FBCF95B2D1A427)) 
    g14_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g14_b4__6_n_0));
  LUT6 #(
    .INIT(64'h9B7B8AD5185BF162)) 
    g14_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g14_b4__7_n_0));
  LUT6 #(
    .INIT(64'h31F3A2D54D1FE562)) 
    g14_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g14_b4__8_n_0));
  LUT6 #(
    .INIT(64'h1D0FF1FFC71B00C6)) 
    g14_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g14_b5_n_0));
  LUT6 #(
    .INIT(64'hA3AA57FF7A8B0078)) 
    g14_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g14_b5__0_n_0));
  LUT6 #(
    .INIT(64'hA3AA57FF7A8B0078)) 
    g14_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g14_b5__1_n_0));
  LUT6 #(
    .INIT(64'hA3AA57FF7A8B0078)) 
    g14_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g14_b5__2_n_0));
  LUT6 #(
    .INIT(64'hA3AA57FF7A8B0078)) 
    g14_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g14_b5__3_n_0));
  LUT6 #(
    .INIT(64'hA3AA57FF7A8B0078)) 
    g14_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g14_b5__4_n_0));
  LUT6 #(
    .INIT(64'h01FBFFAB529FA028)) 
    g14_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g14_b5__5_n_0));
  LUT6 #(
    .INIT(64'h01FBFFAB529FA028)) 
    g14_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g14_b5__6_n_0));
  LUT6 #(
    .INIT(64'hAB53AAFF5015A16D)) 
    g14_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g14_b5__7_n_0));
  LUT6 #(
    .INIT(64'hA17B02DF5501F57D)) 
    g14_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g14_b5__8_n_0));
  LUT6 #(
    .INIT(64'h1D0FF7FFDF1B60C7)) 
    g14_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g14_b7_n_0));
  LUT6 #(
    .INIT(64'hA3AA7FFFFB8B147A)) 
    g14_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g14_b7__0_n_0));
  LUT6 #(
    .INIT(64'hA3AA7FFFFB8B147A)) 
    g14_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g14_b7__1_n_0));
  LUT6 #(
    .INIT(64'hA3AA7FFFFB8B147A)) 
    g14_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g14_b7__2_n_0));
  LUT6 #(
    .INIT(64'hA3AA7FFFFB8B147A)) 
    g14_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g14_b7__3_n_0));
  LUT6 #(
    .INIT(64'hA3AA7FFFFB8B147A)) 
    g14_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g14_b7__4_n_0));
  LUT6 #(
    .INIT(64'h01FBFFBF53DFB42A)) 
    g14_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g14_b7__5_n_0));
  LUT6 #(
    .INIT(64'h01FBFFBF53DFB42A)) 
    g14_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g14_b7__6_n_0));
  LUT6 #(
    .INIT(64'hAB7BAAFF7955A16F)) 
    g14_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g14_b7__7_n_0));
  LUT6 #(
    .INIT(64'hA3FB02DF7D15F57F)) 
    g14_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g14_b7__8_n_0));
  LUT6 #(
    .INIT(64'h89CC401F88DF500F)) 
    g15_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g15_b0_n_0));
  LUT6 #(
    .INIT(64'hC2F010ABC0FB11AA)) 
    g15_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g15_b0__0_n_0));
  LUT6 #(
    .INIT(64'hC2F010ABC0FB11AA)) 
    g15_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g15_b0__1_n_0));
  LUT6 #(
    .INIT(64'hC2F010ABC0FB11AA)) 
    g15_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g15_b0__2_n_0));
  LUT6 #(
    .INIT(64'hC2F010ABC0FB11AA)) 
    g15_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g15_b0__3_n_0));
  LUT6 #(
    .INIT(64'hC2F010ABC0FB11AA)) 
    g15_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g15_b0__4_n_0));
  LUT6 #(
    .INIT(64'hE0E112AAE2EA11AA)) 
    g15_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g15_b0__5_n_0));
  LUT6 #(
    .INIT(64'hE0E112AAE2EA11AA)) 
    g15_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g15_b0__6_n_0));
  LUT6 #(
    .INIT(64'h604152FA624051FF)) 
    g15_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g15_b0__7_n_0));
  LUT6 #(
    .INIT(64'hC0C1F2FA320001FF)) 
    g15_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g15_b0__8_n_0));
  LUT6 #(
    .INIT(64'h435F3307AC40D280)) 
    g15_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g15_b1_n_0));
  LUT6 #(
    .INIT(64'h1ABB0F2AE4105940)) 
    g15_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g15_b1__0_n_0));
  LUT6 #(
    .INIT(64'h1ABB0F2AE4105940)) 
    g15_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g15_b1__1_n_0));
  LUT6 #(
    .INIT(64'h1ABB0F2AE4105940)) 
    g15_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g15_b1__2_n_0));
  LUT6 #(
    .INIT(64'h1ABB0F2AE4105940)) 
    g15_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g15_b1__3_n_0));
  LUT6 #(
    .INIT(64'h1ABB0F2AE4105940)) 
    g15_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g15_b1__4_n_0));
  LUT6 #(
    .INIT(64'h32AF052F6450D104)) 
    g15_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g15_b1__5_n_0));
  LUT6 #(
    .INIT(64'h32AF052F6450D104)) 
    g15_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g15_b1__6_n_0));
  LUT6 #(
    .INIT(64'h1A0F117FE6589000)) 
    g15_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g15_b1__7_n_0));
  LUT6 #(
    .INIT(64'h98A53155A70D8015)) 
    g15_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g15_b1__8_n_0));
  LUT6 #(
    .INIT(64'hE530F3F19E592002)) 
    g15_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g15_b2_n_0));
  LUT6 #(
    .INIT(64'h76055F57E9930408)) 
    g15_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g15_b2__0_n_0));
  LUT6 #(
    .INIT(64'h76055F57E9930408)) 
    g15_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g15_b2__1_n_0));
  LUT6 #(
    .INIT(64'h76055F57E9930408)) 
    g15_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g15_b2__2_n_0));
  LUT6 #(
    .INIT(64'h76055F57E9930408)) 
    g15_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g15_b2__3_n_0));
  LUT6 #(
    .INIT(64'h76055F57E9930408)) 
    g15_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g15_b2__4_n_0));
  LUT6 #(
    .INIT(64'h5E11FF0763D60408)) 
    g15_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g15_b2__5_n_0));
  LUT6 #(
    .INIT(64'h5E11FF0763D60408)) 
    g15_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g15_b2__6_n_0));
  LUT6 #(
    .INIT(64'hFE1BAF0249541149)) 
    g15_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g15_b2__7_n_0));
  LUT6 #(
    .INIT(64'hD6B927825D055509)) 
    g15_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g15_b2__8_n_0));
  LUT6 #(
    .INIT(64'h878926072E8FCA58)) 
    g15_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g15_b3_n_0));
  LUT6 #(
    .INIT(64'h6AC22C2AACEAD891)) 
    g15_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g15_b3__0_n_0));
  LUT6 #(
    .INIT(64'h6AC22C2AACEAD891)) 
    g15_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g15_b3__1_n_0));
  LUT6 #(
    .INIT(64'h6AC22C2AACEAD891)) 
    g15_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g15_b3__2_n_0));
  LUT6 #(
    .INIT(64'h6AC22C2AACEAD891)) 
    g15_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g15_b3__3_n_0));
  LUT6 #(
    .INIT(64'h6AC22C2AACEAD891)) 
    g15_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g15_b3__4_n_0));
  LUT6 #(
    .INIT(64'hC097043E84FE72C4)) 
    g15_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g15_b3__5_n_0));
  LUT6 #(
    .INIT(64'hC097043E84FE72C4)) 
    g15_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g15_b3__6_n_0));
  LUT6 #(
    .INIT(64'h483D406BA4DC62D5)) 
    g15_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g15_b3__7_n_0));
  LUT6 #(
    .INIT(64'h48BDC0EBA49C2295)) 
    g15_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g15_b3__8_n_0));
  LUT6 #(
    .INIT(64'h23B5A476CA2AF684)) 
    g15_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g15_b4_n_0));
  LUT6 #(
    .INIT(64'h0E67643DD88C7D60)) 
    g15_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g15_b4__0_n_0));
  LUT6 #(
    .INIT(64'h0E67643DD88C7D60)) 
    g15_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g15_b4__1_n_0));
  LUT6 #(
    .INIT(64'h0E67643DD88C7D60)) 
    g15_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g15_b4__2_n_0));
  LUT6 #(
    .INIT(64'h0E67643DD88C7D60)) 
    g15_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g15_b4__3_n_0));
  LUT6 #(
    .INIT(64'h0E67643DD88C7D60)) 
    g15_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g15_b4__4_n_0));
  LUT6 #(
    .INIT(64'h8E276E3858CCD534)) 
    g15_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g15_b4__5_n_0));
  LUT6 #(
    .INIT(64'h8E276E3858CCD534)) 
    g15_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g15_b4__6_n_0));
  LUT6 #(
    .INIT(64'h8C256F39FA6C8464)) 
    g15_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g15_b4__7_n_0));
  LUT6 #(
    .INIT(64'hA48D4D99EE389534)) 
    g15_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g15_b4__8_n_0));
  LUT6 #(
    .INIT(64'h43BE27A809EC0E00)) 
    g15_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g15_b5_n_0));
  LUT6 #(
    .INIT(64'h1AED2EC482F4A800)) 
    g15_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g15_b5__0_n_0));
  LUT6 #(
    .INIT(64'h1AED2EC482F4A800)) 
    g15_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g15_b5__1_n_0));
  LUT6 #(
    .INIT(64'h1AED2EC482F4A800)) 
    g15_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g15_b5__2_n_0));
  LUT6 #(
    .INIT(64'h1AED2EC482F4A800)) 
    g15_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g15_b5__3_n_0));
  LUT6 #(
    .INIT(64'h1AED2EC482F4A800)) 
    g15_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g15_b5__4_n_0));
  LUT6 #(
    .INIT(64'h9AAD8C95A8E10054)) 
    g15_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g15_b5__5_n_0));
  LUT6 #(
    .INIT(64'h9AAD8C95A8E10054)) 
    g15_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g15_b5__6_n_0));
  LUT6 #(
    .INIT(64'h182FCDD400E95450)) 
    g15_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g15_b5__7_n_0));
  LUT6 #(
    .INIT(64'h1087EDF404BD4440)) 
    g15_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g15_b5__8_n_0));
  LUT6 #(
    .INIT(64'h03BC27E0080FFE00)) 
    g15_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g15_b7_n_0));
  LUT6 #(
    .INIT(64'h0AE52E5480AAFD00)) 
    g15_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g15_b7__0_n_0));
  LUT6 #(
    .INIT(64'h0AE52E5480AAFD00)) 
    g15_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g15_b7__1_n_0));
  LUT6 #(
    .INIT(64'h0AE52E5480AAFD00)) 
    g15_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g15_b7__2_n_0));
  LUT6 #(
    .INIT(64'h0AE52E5480AAFD00)) 
    g15_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g15_b7__3_n_0));
  LUT6 #(
    .INIT(64'h0AE52E5480AAFD00)) 
    g15_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g15_b7__4_n_0));
  LUT6 #(
    .INIT(64'h8AA5AC1500EA5554)) 
    g15_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g15_b7__5_n_0));
  LUT6 #(
    .INIT(64'h8AA5AC1500EA5554)) 
    g15_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g15_b7__6_n_0));
  LUT6 #(
    .INIT(64'h082FED50AAE80055)) 
    g15_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g15_b7__7_n_0));
  LUT6 #(
    .INIT(64'h008545FAAEBD5400)) 
    g15_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g15_b7__8_n_0));
  LUT6 #(
    .INIT(64'hE6FAA9B90C886318)) 
    g16_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g16_b0_n_0));
  LUT6 #(
    .INIT(64'h7CDDC6C7A0C01E81)) 
    g16_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g16_b0__0_n_0));
  LUT6 #(
    .INIT(64'h7CDDC6C7A0C01E81)) 
    g16_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g16_b0__1_n_0));
  LUT6 #(
    .INIT(64'h7CDDC6C7A0C01E81)) 
    g16_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g16_b0__2_n_0));
  LUT6 #(
    .INIT(64'h7CDDC6C7A0C01E81)) 
    g16_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g16_b0__3_n_0));
  LUT6 #(
    .INIT(64'h7CDDC6C7A0C01E81)) 
    g16_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g16_b0__4_n_0));
  LUT6 #(
    .INIT(64'hFE9CCEC380D01685)) 
    g16_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g16_b0__5_n_0));
  LUT6 #(
    .INIT(64'hFE9CCEC380D01685)) 
    g16_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g16_b0__6_n_0));
  LUT6 #(
    .INIT(64'hDC96DFC6285A42C0)) 
    g16_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g16_b0__7_n_0));
  LUT6 #(
    .INIT(64'h54B4D5C46C4B47C1)) 
    g16_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g16_b0__8_n_0));
  LUT6 #(
    .INIT(64'h70AD72CBC238DC50)) 
    g16_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g16_b1_n_0));
  LUT6 #(
    .INIT(64'h15E61DDA5885F111)) 
    g16_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g16_b1__0_n_0));
  LUT6 #(
    .INIT(64'h15E61DDA5885F111)) 
    g16_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g16_b1__1_n_0));
  LUT6 #(
    .INIT(64'h15E61DDA5885F111)) 
    g16_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g16_b1__2_n_0));
  LUT6 #(
    .INIT(64'h15E61DDA5885F111)) 
    g16_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g16_b1__3_n_0));
  LUT6 #(
    .INIT(64'h15E61DDA5885F111)) 
    g16_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g16_b1__4_n_0));
  LUT6 #(
    .INIT(64'h9DA2B58E5A847350)) 
    g16_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g16_b1__5_n_0));
  LUT6 #(
    .INIT(64'h9DA2B58E5A847350)) 
    g16_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g16_b1__6_n_0));
  LUT6 #(
    .INIT(64'h3F08E4DBF2A42740)) 
    g16_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g16_b1__7_n_0));
  LUT6 #(
    .INIT(64'hB5084ED1B7A47245)) 
    g16_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g16_b1__8_n_0));
  LUT6 #(
    .INIT(64'h715ABED36614C560)) 
    g16_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g16_b2_n_0));
  LUT6 #(
    .INIT(64'h1799ED5B3C217214)) 
    g16_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g16_b2__0_n_0));
  LUT6 #(
    .INIT(64'h1799ED5B3C217214)) 
    g16_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g16_b2__1_n_0));
  LUT6 #(
    .INIT(64'h1799ED5B3C217214)) 
    g16_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g16_b2__2_n_0));
  LUT6 #(
    .INIT(64'h1799ED5B3C217214)) 
    g16_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g16_b2__3_n_0));
  LUT6 #(
    .INIT(64'h1799ED5B3C217214)) 
    g16_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g16_b2__4_n_0));
  LUT6 #(
    .INIT(64'h3789E75E16347811)) 
    g16_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g16_b2__5_n_0));
  LUT6 #(
    .INIT(64'h3789E75E16347811)) 
    g16_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g16_b2__6_n_0));
  LUT6 #(
    .INIT(64'h9FA9B34EB4362910)) 
    g16_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g16_b2__7_n_0));
  LUT6 #(
    .INIT(64'h3D291364E5767905)) 
    g16_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g16_b2__8_n_0));
  LUT6 #(
    .INIT(64'h0462F35417C0640E)) 
    g16_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g16_b3_n_0));
  LUT6 #(
    .INIT(64'h201C5F312B5034A8)) 
    g16_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g16_b3__0_n_0));
  LUT6 #(
    .INIT(64'h201C5F312B5034A8)) 
    g16_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g16_b3__1_n_0));
  LUT6 #(
    .INIT(64'h201C5F312B5034A8)) 
    g16_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g16_b3__2_n_0));
  LUT6 #(
    .INIT(64'h201C5F312B5034A8)) 
    g16_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g16_b3__3_n_0));
  LUT6 #(
    .INIT(64'h201C5F312B5034A8)) 
    g16_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g16_b3__4_n_0));
  LUT6 #(
    .INIT(64'h28187725A11514B8)) 
    g16_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g16_b3__5_n_0));
  LUT6 #(
    .INIT(64'h28187725A11514B8)) 
    g16_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g16_b3__6_n_0));
  LUT6 #(
    .INIT(64'hAA1A3624293550A8)) 
    g16_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g16_b3__7_n_0));
  LUT6 #(
    .INIT(64'h023AB4047D2511B8)) 
    g16_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g16_b3__8_n_0));
  LUT6 #(
    .INIT(64'h57FC330607306445)) 
    g16_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g16_b4_n_0));
  LUT6 #(
    .INIT(64'h3BF50F282A053432)) 
    g16_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g16_b4__0_n_0));
  LUT6 #(
    .INIT(64'h3BF50F282A053432)) 
    g16_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g16_b4__1_n_0));
  LUT6 #(
    .INIT(64'h3BF50F282A053432)) 
    g16_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g16_b4__2_n_0));
  LUT6 #(
    .INIT(64'h3BF50F282A053432)) 
    g16_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g16_b4__3_n_0));
  LUT6 #(
    .INIT(64'h3BF50F282A053432)) 
    g16_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g16_b4__4_n_0));
  LUT6 #(
    .INIT(64'hBBB5052D0A153432)) 
    g16_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g16_b4__5_n_0));
  LUT6 #(
    .INIT(64'hBBB5052D0A153432)) 
    g16_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g16_b4__6_n_0));
  LUT6 #(
    .INIT(64'h1B1F557828352522)) 
    g16_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g16_b4__7_n_0));
  LUT6 #(
    .INIT(64'h113F5F502D252036)) 
    g16_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g16_b4__8_n_0));
  LUT6 #(
    .INIT(64'hC74E31FC1430F446)) 
    g16_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g16_b5_n_0));
  LUT6 #(
    .INIT(64'h7AB807F521057538)) 
    g16_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g16_b5__0_n_0));
  LUT6 #(
    .INIT(64'h7AB807F521057538)) 
    g16_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g16_b5__1_n_0));
  LUT6 #(
    .INIT(64'h7AB807F521057538)) 
    g16_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g16_b5__2_n_0));
  LUT6 #(
    .INIT(64'h7AB807F521057538)) 
    g16_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g16_b5__3_n_0));
  LUT6 #(
    .INIT(64'h7AB807F521057538)) 
    g16_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g16_b5__4_n_0));
  LUT6 #(
    .INIT(64'h70BDAFA10B107538)) 
    g16_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g16_b5__5_n_0));
  LUT6 #(
    .INIT(64'h70BDAFA10B107538)) 
    g16_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g16_b5__6_n_0));
  LUT6 #(
    .INIT(64'h5A17BAF4AB302528)) 
    g16_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g16_b5__7_n_0));
  LUT6 #(
    .INIT(64'h52351A54AF217578)) 
    g16_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g16_b5__8_n_0));
  LUT6 #(
    .INIT(64'hC73E317C1030A447)) 
    g16_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g16_b6_n_0));
  LUT6 #(
    .INIT(64'h7AAD07B50105643A)) 
    g16_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g16_b6__0_n_0));
  LUT6 #(
    .INIT(64'h7AAD07B50105643A)) 
    g16_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g16_b6__1_n_0));
  LUT6 #(
    .INIT(64'h7AAD07B50105643A)) 
    g16_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g16_b6__2_n_0));
  LUT6 #(
    .INIT(64'h7AAD07B50105643A)) 
    g16_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g16_b6__3_n_0));
  LUT6 #(
    .INIT(64'h7AAD07B50105643A)) 
    g16_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g16_b6__4_n_0));
  LUT6 #(
    .INIT(64'h5ABD2FA10B00643A)) 
    g16_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g16_b6__5_n_0));
  LUT6 #(
    .INIT(64'h5ABD2FA10B00643A)) 
    g16_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g16_b6__6_n_0));
  LUT6 #(
    .INIT(64'h5A172FF48920252A)) 
    g16_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g16_b6__7_n_0));
  LUT6 #(
    .INIT(64'h52150F548D21357A)) 
    g16_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g16_b6__8_n_0));
  LUT6 #(
    .INIT(64'hC73E307C1030E447)) 
    g16_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g16_b7_n_0));
  LUT6 #(
    .INIT(64'h7AAD05B50105743A)) 
    g16_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g16_b7__0_n_0));
  LUT6 #(
    .INIT(64'h7AAD05B50105743A)) 
    g16_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g16_b7__1_n_0));
  LUT6 #(
    .INIT(64'h7AAD05B50105743A)) 
    g16_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g16_b7__2_n_0));
  LUT6 #(
    .INIT(64'h7AAD05B50105743A)) 
    g16_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g16_b7__3_n_0));
  LUT6 #(
    .INIT(64'h7AAD05B50105743A)) 
    g16_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g16_b7__4_n_0));
  LUT6 #(
    .INIT(64'h5ABD2FA00B00743A)) 
    g16_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g16_b7__5_n_0));
  LUT6 #(
    .INIT(64'h5ABD2FA00B00743A)) 
    g16_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g16_b7__6_n_0));
  LUT6 #(
    .INIT(64'h5A152FF4A920252A)) 
    g16_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g16_b7__7_n_0));
  LUT6 #(
    .INIT(64'h52150F54AD20357A)) 
    g16_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g16_b7__8_n_0));
  LUT6 #(
    .INIT(64'h752E9142A1739135)) 
    g17_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g17_b0_n_0));
  LUT6 #(
    .INIT(64'h37AC4318461F4327)) 
    g17_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g17_b0__0_n_0));
  LUT6 #(
    .INIT(64'h37AC4318461F4327)) 
    g17_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g17_b0__1_n_0));
  LUT6 #(
    .INIT(64'h37AC4318461F4327)) 
    g17_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g17_b0__2_n_0));
  LUT6 #(
    .INIT(64'h37AC4318461F4327)) 
    g17_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g17_b0__3_n_0));
  LUT6 #(
    .INIT(64'h37AC4318461F4327)) 
    g17_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g17_b0__4_n_0));
  LUT6 #(
    .INIT(64'h1DB961096E0B4B23)) 
    g17_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g17_b0__5_n_0));
  LUT6 #(
    .INIT(64'h1DB961096E0B4B23)) 
    g17_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g17_b0__6_n_0));
  LUT6 #(
    .INIT(64'h9713245CC6031F27)) 
    g17_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g17_b0__7_n_0));
  LUT6 #(
    .INIT(64'h9D132E5EC3031A26)) 
    g17_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g17_b0__8_n_0));
  LUT6 #(
    .INIT(64'h46B5FF73A325EDE1)) 
    g17_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g17_b1_n_0));
  LUT6 #(
    .INIT(64'h3867FF1F4E26F656)) 
    g17_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g17_b1__0_n_0));
  LUT6 #(
    .INIT(64'h3867FF1F4E26F656)) 
    g17_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g17_b1__1_n_0));
  LUT6 #(
    .INIT(64'h3867FF1F4E26F656)) 
    g17_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g17_b1__2_n_0));
  LUT6 #(
    .INIT(64'h3867FF1F4E26F656)) 
    g17_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g17_b1__3_n_0));
  LUT6 #(
    .INIT(64'h3867FF1F4E26F656)) 
    g17_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g17_b1__4_n_0));
  LUT6 #(
    .INIT(64'h9A367F5F4C27FC53)) 
    g17_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g17_b1__5_n_0));
  LUT6 #(
    .INIT(64'h9A367F5F4C27FC53)) 
    g17_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g17_b1__6_n_0));
  LUT6 #(
    .INIT(64'hBABE6F1BECA7AC13)) 
    g17_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g17_b1__7_n_0));
  LUT6 #(
    .INIT(64'h981E4D33FDF7BD07)) 
    g17_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g17_b1__8_n_0));
  LUT6 #(
    .INIT(64'h58BD28E935A2A6ED)) 
    g17_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g17_b2_n_0));
  LUT6 #(
    .INIT(64'h91E784D6274C6CF6)) 
    g17_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g17_b2__0_n_0));
  LUT6 #(
    .INIT(64'h91E784D6274C6CF6)) 
    g17_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g17_b2__1_n_0));
  LUT6 #(
    .INIT(64'h91E784D6274C6CF6)) 
    g17_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g17_b2__2_n_0));
  LUT6 #(
    .INIT(64'h91E784D6274C6CF6)) 
    g17_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g17_b2__3_n_0));
  LUT6 #(
    .INIT(64'h91E784D6274C6CF6)) 
    g17_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g17_b2__4_n_0));
  LUT6 #(
    .INIT(64'h9BE2ACC28D19ECB6)) 
    g17_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g17_b2__5_n_0));
  LUT6 #(
    .INIT(64'h9BE2ACC28D19ECB6)) 
    g17_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g17_b2__6_n_0));
  LUT6 #(
    .INIT(64'h19C0EDD38D39ECA6)) 
    g17_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g17_b2__7_n_0));
  LUT6 #(
    .INIT(64'h1B62CD598C68FCE3)) 
    g17_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g17_b2__8_n_0));
  LUT6 #(
    .INIT(64'h6CBEE310977AB0E0)) 
    g17_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g17_b3_n_0));
  LUT6 #(
    .INIT(64'hB4ED5E016B9D4554)) 
    g17_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g17_b3__0_n_0));
  LUT6 #(
    .INIT(64'hB4ED5E016B9D4554)) 
    g17_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g17_b3__1_n_0));
  LUT6 #(
    .INIT(64'hB4ED5E016B9D4554)) 
    g17_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g17_b3__2_n_0));
  LUT6 #(
    .INIT(64'hB4ED5E016B9D4554)) 
    g17_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g17_b3__3_n_0));
  LUT6 #(
    .INIT(64'hB4ED5E016B9D4554)) 
    g17_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g17_b3__4_n_0));
  LUT6 #(
    .INIT(64'h9EF856056B9DED00)) 
    g17_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g17_b3__5_n_0));
  LUT6 #(
    .INIT(64'h9EF856056B9DED00)) 
    g17_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g17_b3__6_n_0));
  LUT6 #(
    .INIT(64'hBC5A4754CB15BD44)) 
    g17_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g17_b3__7_n_0));
  LUT6 #(
    .INIT(64'h967A6FDCDE05A900)) 
    g17_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g17_b3__8_n_0));
  LUT6 #(
    .INIT(64'h48AB800204808FDD)) 
    g17_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g17_b4_n_0));
  LUT6 #(
    .INIT(64'h90CE40082040EAF3)) 
    g17_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g17_b4__0_n_0));
  LUT6 #(
    .INIT(64'h90CE40082040EAF3)) 
    g17_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g17_b4__1_n_0));
  LUT6 #(
    .INIT(64'h90CE40082040EAF3)) 
    g17_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g17_b4__2_n_0));
  LUT6 #(
    .INIT(64'h90CE40082040EAF3)) 
    g17_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g17_b4__3_n_0));
  LUT6 #(
    .INIT(64'h90CE40082040EAF3)) 
    g17_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g17_b4__4_n_0));
  LUT6 #(
    .INIT(64'h98CA40088010E2F7)) 
    g17_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g17_b4__5_n_0));
  LUT6 #(
    .INIT(64'h98CA40088010E2F7)) 
    g17_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g17_b4__6_n_0));
  LUT6 #(
    .INIT(64'h9040444D80BAE2A2)) 
    g17_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g17_b4__7_n_0));
  LUT6 #(
    .INIT(64'h1060C445C0AAA2A6)) 
    g17_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g17_b4__8_n_0));
  LUT6 #(
    .INIT(64'h20AE00000780BFC5)) 
    g17_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g17_b5_n_0));
  LUT6 #(
    .INIT(64'h04EC00002A40EF72)) 
    g17_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g17_b5__0_n_0));
  LUT6 #(
    .INIT(64'h04EC00002A40EF72)) 
    g17_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g17_b5__1_n_0));
  LUT6 #(
    .INIT(64'h04EC00002A40EF72)) 
    g17_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g17_b5__2_n_0));
  LUT6 #(
    .INIT(64'h04EC00002A40EF72)) 
    g17_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g17_b5__3_n_0));
  LUT6 #(
    .INIT(64'h04EC00002A40EF72)) 
    g17_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g17_b5__4_n_0));
  LUT6 #(
    .INIT(64'h8CA800008015E577)) 
    g17_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g17_b5__5_n_0));
  LUT6 #(
    .INIT(64'h8CA800008015E577)) 
    g17_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g17_b5__6_n_0));
  LUT6 #(
    .INIT(64'h040044548ABFE022)) 
    g17_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g17_b5__7_n_0));
  LUT6 #(
    .INIT(64'h042AC4548AAAA022)) 
    g17_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g17_b5__8_n_0));
  LUT6 #(
    .INIT(64'h00AE00000780BFDD)) 
    g17_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g17_b7_n_0));
  LUT6 #(
    .INIT(64'h00EC00002A40EFF3)) 
    g17_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g17_b7__0_n_0));
  LUT6 #(
    .INIT(64'h00EC00002A40EFF3)) 
    g17_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g17_b7__1_n_0));
  LUT6 #(
    .INIT(64'h00EC00002A40EFF3)) 
    g17_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g17_b7__2_n_0));
  LUT6 #(
    .INIT(64'h00EC00002A40EFF3)) 
    g17_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g17_b7__3_n_0));
  LUT6 #(
    .INIT(64'h00EC00002A40EFF3)) 
    g17_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g17_b7__4_n_0));
  LUT6 #(
    .INIT(64'h88A800008015E7F7)) 
    g17_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g17_b7__5_n_0));
  LUT6 #(
    .INIT(64'h88A800008015E7F7)) 
    g17_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g17_b7__6_n_0));
  LUT6 #(
    .INIT(64'h000044548ABFE2A2)) 
    g17_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g17_b7__7_n_0));
  LUT6 #(
    .INIT(64'h002AC4548AAAA2A2)) 
    g17_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g17_b7__8_n_0));
  LUT6 #(
    .INIT(64'hA41554729A656AC6)) 
    g18_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g18_b0_n_0));
  LUT6 #(
    .INIT(64'h6423311DC9369C78)) 
    g18_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g18_b0__0_n_0));
  LUT6 #(
    .INIT(64'h6423311DC9369C78)) 
    g18_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g18_b0__1_n_0));
  LUT6 #(
    .INIT(64'h6423311DC9369C78)) 
    g18_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g18_b0__2_n_0));
  LUT6 #(
    .INIT(64'h6423311DC9369C78)) 
    g18_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g18_b0__3_n_0));
  LUT6 #(
    .INIT(64'h6423311DC9369C78)) 
    g18_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g18_b0__4_n_0));
  LUT6 #(
    .INIT(64'h46323B186966B46C)) 
    g18_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g18_b0__5_n_0));
  LUT6 #(
    .INIT(64'h46323B186966B46C)) 
    g18_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g18_b0__6_n_0));
  LUT6 #(
    .INIT(64'h66302B1969CCB439)) 
    g18_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g18_b0__7_n_0));
  LUT6 #(
    .INIT(64'hC69829333998B52C)) 
    g18_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g18_b0__8_n_0));
  LUT6 #(
    .INIT(64'h039072861629A1B6)) 
    g18_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g18_b1_n_0));
  LUT6 #(
    .INIT(64'h0A411D682986466D)) 
    g18_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g18_b1__0_n_0));
  LUT6 #(
    .INIT(64'h0A411D682986466D)) 
    g18_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g18_b1__1_n_0));
  LUT6 #(
    .INIT(64'h0A411D682986466D)) 
    g18_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g18_b1__2_n_0));
  LUT6 #(
    .INIT(64'h0A411D682986466D)) 
    g18_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g18_b1__3_n_0));
  LUT6 #(
    .INIT(64'h0A411D682986466D)) 
    g18_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g18_b1__4_n_0));
  LUT6 #(
    .INIT(64'h8205952C0996CE29)) 
    g18_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g18_b1__5_n_0));
  LUT6 #(
    .INIT(64'h8205952C0996CE29)) 
    g18_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g18_b1__6_n_0));
  LUT6 #(
    .INIT(64'h2A0DC12889168E69)) 
    g18_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g18_b1__7_n_0));
  LUT6 #(
    .INIT(64'h022D49829D06CA3C)) 
    g18_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g18_b1__8_n_0));
  LUT6 #(
    .INIT(64'h9FE8282D5F033753)) 
    g18_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g18_b2_n_0));
  LUT6 #(
    .INIT(64'hEBD484A6BB0A2F1B)) 
    g18_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g18_b2__0_n_0));
  LUT6 #(
    .INIT(64'hEBD484A6BB0A2F1B)) 
    g18_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g18_b2__1_n_0));
  LUT6 #(
    .INIT(64'hEBD484A6BB0A2F1B)) 
    g18_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g18_b2__2_n_0));
  LUT6 #(
    .INIT(64'hEBD484A6BB0A2F1B)) 
    g18_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g18_b2__3_n_0));
  LUT6 #(
    .INIT(64'hEBD484A6BB0A2F1B)) 
    g18_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g18_b2__4_n_0));
  LUT6 #(
    .INIT(64'hE9D50CE2115F271F)) 
    g18_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g18_b2__5_n_0));
  LUT6 #(
    .INIT(64'hE9D50CE2115F271F)) 
    g18_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g18_b2__6_n_0));
  LUT6 #(
    .INIT(64'h49D55CE21B7F220F)) 
    g18_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g18_b2__7_n_0));
  LUT6 #(
    .INIT(64'h63FF544A0E6A265B)) 
    g18_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g18_b2__8_n_0));
  LUT6 #(
    .INIT(64'hC87002042F696333)) 
    g18_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g18_b3_n_0));
  LUT6 #(
    .INIT(64'hD0150820AE961E0F)) 
    g18_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g18_b3__0_n_0));
  LUT6 #(
    .INIT(64'hD0150820AE961E0F)) 
    g18_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g18_b3__1_n_0));
  LUT6 #(
    .INIT(64'hD0150820AE961E0F)) 
    g18_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g18_b3__2_n_0));
  LUT6 #(
    .INIT(64'hD0150820AE961E0F)) 
    g18_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g18_b3__3_n_0));
  LUT6 #(
    .INIT(64'hD0150820AE961E0F)) 
    g18_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g18_b3__4_n_0));
  LUT6 #(
    .INIT(64'h7A4000242CD71E0F)) 
    g18_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g18_b3__5_n_0));
  LUT6 #(
    .INIT(64'h7A4000242CD71E0F)) 
    g18_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g18_b3__6_n_0));
  LUT6 #(
    .INIT(64'h504815202C5F1E4B)) 
    g18_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g18_b3__7_n_0));
  LUT6 #(
    .INIT(64'h58EA3D82280E0A1A)) 
    g18_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g18_b3__8_n_0));
  LUT6 #(
    .INIT(64'h15FE1827B6464C03)) 
    g18_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g18_b4_n_0));
  LUT6 #(
    .INIT(64'h23FD812E6D38B00A)) 
    g18_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g18_b4__0_n_0));
  LUT6 #(
    .INIT(64'h23FD812E6D38B00A)) 
    g18_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g18_b4__1_n_0));
  LUT6 #(
    .INIT(64'h23FD812E6D38B00A)) 
    g18_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g18_b4__2_n_0));
  LUT6 #(
    .INIT(64'h23FD812E6D38B00A)) 
    g18_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g18_b4__3_n_0));
  LUT6 #(
    .INIT(64'h23FD812E6D38B00A)) 
    g18_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g18_b4__4_n_0));
  LUT6 #(
    .INIT(64'hABB9096A653C105A)) 
    g18_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g18_b4__5_n_0));
  LUT6 #(
    .INIT(64'hABB9096A653C105A)) 
    g18_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g18_b4__6_n_0));
  LUT6 #(
    .INIT(64'h03915D7E65B4101E)) 
    g18_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g18_b4__7_n_0));
  LUT6 #(
    .INIT(64'h8B39757C21E0041F)) 
    g18_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g18_b4__8_n_0));
  LUT6 #(
    .INIT(64'h1DF00018A7805803)) 
    g18_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g18_b5_n_0));
  LUT6 #(
    .INIT(64'hA35500816E40910A)) 
    g18_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g18_b5__0_n_0));
  LUT6 #(
    .INIT(64'hA35500816E40910A)) 
    g18_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g18_b5__1_n_0));
  LUT6 #(
    .INIT(64'hA35500816E40910A)) 
    g18_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g18_b5__2_n_0));
  LUT6 #(
    .INIT(64'hA35500816E40910A)) 
    g18_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g18_b5__3_n_0));
  LUT6 #(
    .INIT(64'hA35500816E40910A)) 
    g18_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g18_b5__4_n_0));
  LUT6 #(
    .INIT(64'hAB510280C415114A)) 
    g18_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g18_b5__5_n_0));
  LUT6 #(
    .INIT(64'hAB510280C415114A)) 
    g18_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g18_b5__6_n_0));
  LUT6 #(
    .INIT(64'h015157806695400A)) 
    g18_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g18_b5__7_n_0));
  LUT6 #(
    .INIT(64'h897BD5002280014A)) 
    g18_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g18_b5__8_n_0));
  LUT6 #(
    .INIT(64'h1DF0000046004003)) 
    g18_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g18_b6_n_0));
  LUT6 #(
    .INIT(64'hA35500003800100A)) 
    g18_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g18_b6__0_n_0));
  LUT6 #(
    .INIT(64'hA35500003800100A)) 
    g18_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g18_b6__1_n_0));
  LUT6 #(
    .INIT(64'hA35500003800100A)) 
    g18_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g18_b6__2_n_0));
  LUT6 #(
    .INIT(64'hA35500003800100A)) 
    g18_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g18_b6__3_n_0));
  LUT6 #(
    .INIT(64'hA35500003800100A)) 
    g18_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g18_b6__4_n_0));
  LUT6 #(
    .INIT(64'hAB5100001014100A)) 
    g18_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g18_b6__5_n_0));
  LUT6 #(
    .INIT(64'hAB5100001014100A)) 
    g18_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g18_b6__6_n_0));
  LUT6 #(
    .INIT(64'h015155003014000A)) 
    g18_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g18_b6__7_n_0));
  LUT6 #(
    .INIT(64'h217955002000000A)) 
    g18_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g18_b6__8_n_0));
  LUT6 #(
    .INIT(64'h1DF0000006004003)) 
    g18_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g18_b7_n_0));
  LUT6 #(
    .INIT(64'hA35500002800100A)) 
    g18_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g18_b7__0_n_0));
  LUT6 #(
    .INIT(64'hA35500002800100A)) 
    g18_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g18_b7__1_n_0));
  LUT6 #(
    .INIT(64'hA35500002800100A)) 
    g18_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g18_b7__2_n_0));
  LUT6 #(
    .INIT(64'hA35500002800100A)) 
    g18_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g18_b7__3_n_0));
  LUT6 #(
    .INIT(64'hA35500002800100A)) 
    g18_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g18_b7__4_n_0));
  LUT6 #(
    .INIT(64'hAB5100000014100A)) 
    g18_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g18_b7__5_n_0));
  LUT6 #(
    .INIT(64'hAB5100000014100A)) 
    g18_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g18_b7__6_n_0));
  LUT6 #(
    .INIT(64'h015155002014000A)) 
    g18_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g18_b7__7_n_0));
  LUT6 #(
    .INIT(64'h017955002000000A)) 
    g18_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g18_b7__8_n_0));
  LUT6 #(
    .INIT(64'h3763160972521D73)) 
    g19_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g19_b0_n_0));
  LUT6 #(
    .INIT(64'h2F1E29821D19A31F)) 
    g19_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g19_b0__0_n_0));
  LUT6 #(
    .INIT(64'h2F1E29821D19A31F)) 
    g19_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g19_b0__1_n_0));
  LUT6 #(
    .INIT(64'h2F1E29821D19A31F)) 
    g19_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g19_b0__2_n_0));
  LUT6 #(
    .INIT(64'h2F1E29821D19A31F)) 
    g19_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g19_b0__3_n_0));
  LUT6 #(
    .INIT(64'h2F1E29821D19A31F)) 
    g19_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g19_b0__4_n_0));
  LUT6 #(
    .INIT(64'h2D1F0196370C2B5B)) 
    g19_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g19_b0__5_n_0));
  LUT6 #(
    .INIT(64'h2D1F0196370C2B5B)) 
    g19_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g19_b0__6_n_0));
  LUT6 #(
    .INIT(64'h073D148717A63B0E)) 
    g19_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g19_b0__7_n_0));
  LUT6 #(
    .INIT(64'h2F1D360D03B62A4B)) 
    g19_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g19_b0__8_n_0));
  LUT6 #(
    .INIT(64'h80FB01CF6F4D4347)) 
    g19_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g19_b1_n_0));
  LUT6 #(
    .INIT(64'h40DF02FABEB21A3A)) 
    g19_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g19_b1__0_n_0));
  LUT6 #(
    .INIT(64'h40DF02FABEB21A3A)) 
    g19_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g19_b1__1_n_0));
  LUT6 #(
    .INIT(64'h40DF02FABEB21A3A)) 
    g19_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g19_b1__2_n_0));
  LUT6 #(
    .INIT(64'h40DF02FABEB21A3A)) 
    g19_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g19_b1__3_n_0));
  LUT6 #(
    .INIT(64'h40DF02FABEB21A3A)) 
    g19_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g19_b1__4_n_0));
  LUT6 #(
    .INIT(64'hEA8AA0AB34F7302F)) 
    g19_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g19_b1__5_n_0));
  LUT6 #(
    .INIT(64'hEA8AA0AB34F7302F)) 
    g19_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g19_b1__6_n_0));
  LUT6 #(
    .INIT(64'h4002F5EF345F307B)) 
    g19_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g19_b1__7_n_0));
  LUT6 #(
    .INIT(64'h68AA75E7200B707F)) 
    g19_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g19_b1__8_n_0));
  LUT6 #(
    .INIT(64'h0D9E67DF31466D6F)) 
    g19_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g19_b2_n_0));
  LUT6 #(
    .INIT(64'hA2E93EFB0738B6BE)) 
    g19_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g19_b2__0_n_0));
  LUT6 #(
    .INIT(64'hA2E93EFB0738B6BE)) 
    g19_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g19_b2__1_n_0));
  LUT6 #(
    .INIT(64'hA2E93EFB0738B6BE)) 
    g19_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g19_b2__2_n_0));
  LUT6 #(
    .INIT(64'hA2E93EFB0738B6BE)) 
    g19_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g19_b2__3_n_0));
  LUT6 #(
    .INIT(64'hA2E93EFB0738B6BE)) 
    g19_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g19_b2__4_n_0));
  LUT6 #(
    .INIT(64'h82F9B6BF25293CFB)) 
    g19_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g19_b2__5_n_0));
  LUT6 #(
    .INIT(64'h82F9B6BF25293CFB)) 
    g19_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g19_b2__6_n_0));
  LUT6 #(
    .INIT(64'h287BE3FE2DA338BE)) 
    g19_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g19_b2__7_n_0));
  LUT6 #(
    .INIT(64'h0A53617C3CB779FF)) 
    g19_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g19_b2__8_n_0));
  LUT6 #(
    .INIT(64'hA3E86997E75ED07C)) 
    g19_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g19_b3_n_0));
  LUT6 #(
    .INIT(64'h4ED4966B7EB951B5)) 
    g19_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g19_b3__0_n_0));
  LUT6 #(
    .INIT(64'h4ED4966B7EB951B5)) 
    g19_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g19_b3__1_n_0));
  LUT6 #(
    .INIT(64'h4ED4966B7EB951B5)) 
    g19_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g19_b3__2_n_0));
  LUT6 #(
    .INIT(64'h4ED4966B7EB951B5)) 
    g19_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g19_b3__3_n_0));
  LUT6 #(
    .INIT(64'h4ED4966B7EB951B5)) 
    g19_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g19_b3__4_n_0));
  LUT6 #(
    .INIT(64'hEC85966B76BD7BA0)) 
    g19_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g19_b3__5_n_0));
  LUT6 #(
    .INIT(64'hEC85966B76BD7BA0)) 
    g19_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g19_b3__6_n_0));
  LUT6 #(
    .INIT(64'h6C87D66AF6153BF4)) 
    g19_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g19_b3__7_n_0));
  LUT6 #(
    .INIT(64'hEC2F76E8B6416BB5)) 
    g19_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g19_b3__8_n_0));
  LUT6 #(
    .INIT(64'h05D81B9D3034EEC6)) 
    g19_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g19_b4_n_0));
  LUT6 #(
    .INIT(64'h22D18BE30525FC78)) 
    g19_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g19_b4__0_n_0));
  LUT6 #(
    .INIT(64'h22D18BE30525FC78)) 
    g19_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g19_b4__1_n_0));
  LUT6 #(
    .INIT(64'h22D18BE30525FC78)) 
    g19_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g19_b4__2_n_0));
  LUT6 #(
    .INIT(64'h22D18BE30525FC78)) 
    g19_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g19_b4__3_n_0));
  LUT6 #(
    .INIT(64'h22D18BE30525FC78)) 
    g19_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g19_b4__4_n_0));
  LUT6 #(
    .INIT(64'hA29183E70F20F47C)) 
    g19_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g19_b4__5_n_0));
  LUT6 #(
    .INIT(64'hA29183E70F20F47C)) 
    g19_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g19_b4__6_n_0));
  LUT6 #(
    .INIT(64'h029BD3E2ADA8A538)) 
    g19_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g19_b4__7_n_0));
  LUT6 #(
    .INIT(64'h0A115B60A9EDE179)) 
    g19_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g19_b4__8_n_0));
  LUT6 #(
    .INIT(64'h1AF87A5E9F7AFFFC)) 
    g19_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g19_b5_n_0));
  LUT6 #(
    .INIT(64'h89D59DB9EB9DFFF5)) 
    g19_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g19_b5__0_n_0));
  LUT6 #(
    .INIT(64'h89D59DB9EB9DFFF5)) 
    g19_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g19_b5__1_n_0));
  LUT6 #(
    .INIT(64'h89D59DB9EB9DFFF5)) 
    g19_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g19_b5__2_n_0));
  LUT6 #(
    .INIT(64'h89D59DB9EB9DFFF5)) 
    g19_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g19_b5__3_n_0));
  LUT6 #(
    .INIT(64'h89D59DB9EB9DFFF5)) 
    g19_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g19_b5__4_n_0));
  LUT6 #(
    .INIT(64'hABC437EC6BDDFFF5)) 
    g19_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g19_b5__5_n_0));
  LUT6 #(
    .INIT(64'hABC437EC6BDDFFF5)) 
    g19_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g19_b5__6_n_0));
  LUT6 #(
    .INIT(64'h2BCC77E8EBFFBFE4)) 
    g19_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g19_b5__7_n_0));
  LUT6 #(
    .INIT(64'h83EE7FC8BFEEBBF4)) 
    g19_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g19_b5__8_n_0));
  LUT6 #(
    .INIT(64'h1CF86BDFFF7EFFFC)) 
    g19_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g19_b6_n_0));
  LUT6 #(
    .INIT(64'hA1D59EFBFFBDFFF5)) 
    g19_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g19_b6__0_n_0));
  LUT6 #(
    .INIT(64'hA1D59EFBFFBDFFF5)) 
    g19_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g19_b6__1_n_0));
  LUT6 #(
    .INIT(64'hA1D59EFBFFBDFFF5)) 
    g19_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g19_b6__2_n_0));
  LUT6 #(
    .INIT(64'hA1D59EFBFFBDFFF5)) 
    g19_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g19_b6__3_n_0));
  LUT6 #(
    .INIT(64'hA1D59EFBFFBDFFF5)) 
    g19_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g19_b6__4_n_0));
  LUT6 #(
    .INIT(64'hABD0B6EF7FFDFFF5)) 
    g19_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g19_b6__5_n_0));
  LUT6 #(
    .INIT(64'hABD0B6EF7FFDFFF5)) 
    g19_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g19_b6__6_n_0));
  LUT6 #(
    .INIT(64'h29DAF7EAFFFFBFF4)) 
    g19_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g19_b6__7_n_0));
  LUT6 #(
    .INIT(64'hABFA7FE8BEEFFBF5)) 
    g19_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g19_b6__8_n_0));
  LUT6 #(
    .INIT(64'h1CF87BDFFF7EFFFC)) 
    g19_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g19_b7_n_0));
  LUT6 #(
    .INIT(64'hA1D59FFBFFBDFFF5)) 
    g19_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g19_b7__0_n_0));
  LUT6 #(
    .INIT(64'hA1D59FFBFFBDFFF5)) 
    g19_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g19_b7__1_n_0));
  LUT6 #(
    .INIT(64'hA1D59FFBFFBDFFF5)) 
    g19_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g19_b7__2_n_0));
  LUT6 #(
    .INIT(64'hA1D59FFBFFBDFFF5)) 
    g19_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g19_b7__3_n_0));
  LUT6 #(
    .INIT(64'hA1D59FFBFFBDFFF5)) 
    g19_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g19_b7__4_n_0));
  LUT6 #(
    .INIT(64'hABD0B7EF7FFDFFF5)) 
    g19_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g19_b7__5_n_0));
  LUT6 #(
    .INIT(64'hABD0B7EF7FFDFFF5)) 
    g19_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g19_b7__6_n_0));
  LUT6 #(
    .INIT(64'h2BDAF7EAFFFFBFF4)) 
    g19_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g19_b7__7_n_0));
  LUT6 #(
    .INIT(64'hABFA7FE8BFEFFBF5)) 
    g19_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g19_b7__8_n_0));
  LUT6 #(
    .INIT(64'h1B016937808B4CC1)) 
    g1_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'h8B02962F40CAB052)) 
    g1_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g1_b0__0_n_0));
  LUT6 #(
    .INIT(64'h8B02962F40CAB052)) 
    g1_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g1_b0__1_n_0));
  LUT6 #(
    .INIT(64'h8B02962F40CAB052)) 
    g1_b0__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g1_b0__2_n_0));
  LUT6 #(
    .INIT(64'h8B02962F40CAB052)) 
    g1_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g1_b0__3_n_0));
  LUT6 #(
    .INIT(64'h8B02962F40CAB052)) 
    g1_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g1_b0__4_n_0));
  LUT6 #(
    .INIT(64'h01471E6BC08AB052)) 
    g1_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g1_b0__5_n_0));
  LUT6 #(
    .INIT(64'h01471E6BC08AB052)) 
    g1_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g1_b0__6_n_0));
  LUT6 #(
    .INIT(64'h29C70A2B60A0E047)) 
    g1_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g1_b0__7_n_0));
  LUT6 #(
    .INIT(64'h8145808B34E1A517)) 
    g1_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g1_b0__8_n_0));
  LUT6 #(
    .INIT(64'hC425F3EE1CC1F501)) 
    g1_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'h70265FFCA1527702)) 
    g1_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g1_b1__0_n_0));
  LUT6 #(
    .INIT(64'h70265FFCA1527702)) 
    g1_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g1_b1__1_n_0));
  LUT6 #(
    .INIT(64'h70265FFCA1527702)) 
    g1_b1__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g1_b1__2_n_0));
  LUT6 #(
    .INIT(64'h70265FFCA1527702)) 
    g1_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g1_b1__3_n_0));
  LUT6 #(
    .INIT(64'h70265FFCA1527702)) 
    g1_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g1_b1__4_n_0));
  LUT6 #(
    .INIT(64'h5832FDADA1525513)) 
    g1_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g1_b1__5_n_0));
  LUT6 #(
    .INIT(64'h5832FDADA1525513)) 
    g1_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g1_b1__6_n_0));
  LUT6 #(
    .INIT(64'hFA1AACB9AB725003)) 
    g1_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g1_b1__7_n_0));
  LUT6 #(
    .INIT(64'h52B0A413FF275456)) 
    g1_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g1_b1__8_n_0));
  LUT6 #(
    .INIT(64'h9A641062E4F8FD9D)) 
    g1_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'hC934011C74D5F7E3)) 
    g1_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g1_b2__0_n_0));
  LUT6 #(
    .INIT(64'hC934011C74D5F7E3)) 
    g1_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g1_b2__1_n_0));
  LUT6 #(
    .INIT(64'hC934011C74D5F7E3)) 
    g1_b2__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g1_b2__2_n_0));
  LUT6 #(
    .INIT(64'hC934011C74D5F7E3)) 
    g1_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g1_b2__3_n_0));
  LUT6 #(
    .INIT(64'hC934011C74D5F7E3)) 
    g1_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g1_b2__4_n_0));
  LUT6 #(
    .INIT(64'h69642908FE90D7F3)) 
    g1_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g1_b2__5_n_0));
  LUT6 #(
    .INIT(64'h69642908FE90D7F3)) 
    g1_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g1_b2__6_n_0));
  LUT6 #(
    .INIT(64'h43443C18FEB2D7E2)) 
    g1_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g1_b2__7_n_0));
  LUT6 #(
    .INIT(64'hE964BE90ABA296A6)) 
    g1_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g1_b2__8_n_0));
  LUT6 #(
    .INIT(64'hA6F99A06D9C0BAFB)) 
    g1_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'h6CD7C928D350CDDF)) 
    g1_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g1_b3__0_n_0));
  LUT6 #(
    .INIT(64'h6CD7C928D350CDDF)) 
    g1_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g1_b3__1_n_0));
  LUT6 #(
    .INIT(64'h6CD7C928D350CDDF)) 
    g1_b3__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g1_b3__2_n_0));
  LUT6 #(
    .INIT(64'h6CD7C928D350CDDF)) 
    g1_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g1_b3__3_n_0));
  LUT6 #(
    .INIT(64'h6CD7C928D350CDDF)) 
    g1_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g1_b3__4_n_0));
  LUT6 #(
    .INIT(64'hEE96416CF141EFCE)) 
    g1_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g1_b3__5_n_0));
  LUT6 #(
    .INIT(64'hEE96416CF141EFCE)) 
    g1_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g1_b3__6_n_0));
  LUT6 #(
    .INIT(64'hC69C5569DBC9FA8A)) 
    g1_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g1_b3__7_n_0));
  LUT6 #(
    .INIT(64'hE696F541CBCCAA9E)) 
    g1_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g1_b3__8_n_0));
  LUT6 #(
    .INIT(64'h82069796B92AFE96)) 
    g1_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h48286B69C78CFD69)) 
    g1_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g1_b4__0_n_0));
  LUT6 #(
    .INIT(64'h48286B69C78CFD69)) 
    g1_b4__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g1_b4__1_n_0));
  LUT6 #(
    .INIT(64'h48286B69C78CFD69)) 
    g1_b4__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g1_b4__2_n_0));
  LUT6 #(
    .INIT(64'h48286B69C78CFD69)) 
    g1_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g1_b4__3_n_0));
  LUT6 #(
    .INIT(64'h48286B69C78CFD69)) 
    g1_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g1_b4__4_n_0));
  LUT6 #(
    .INIT(64'h402CC33D4DC9D77C)) 
    g1_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g1_b4__5_n_0));
  LUT6 #(
    .INIT(64'h402CC33D4DC9D77C)) 
    g1_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g1_b4__6_n_0));
  LUT6 #(
    .INIT(64'hC22E823CEFE9866C)) 
    g1_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g1_b4__7_n_0));
  LUT6 #(
    .INIT(64'hCA86089CEBBDC33C)) 
    g1_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g1_b4__8_n_0));
  LUT6 #(
    .INIT(64'h02841E1CC970FF90)) 
    g1_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'h0860A9A1D215FF41)) 
    g1_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g1_b5__0_n_0));
  LUT6 #(
    .INIT(64'h0860A9A1D215FF41)) 
    g1_b5__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g1_b5__1_n_0));
  LUT6 #(
    .INIT(64'h0860A9A1D215FF41)) 
    g1_b5__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g1_b5__2_n_0));
  LUT6 #(
    .INIT(64'h0860A9A1D215FF41)) 
    g1_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g1_b5__3_n_0));
  LUT6 #(
    .INIT(64'h0860A9A1D215FF41)) 
    g1_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g1_b5__4_n_0));
  LUT6 #(
    .INIT(64'h802403F47A41D755)) 
    g1_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g1_b5__5_n_0));
  LUT6 #(
    .INIT(64'h802403F47A41D755)) 
    g1_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g1_b5__6_n_0));
  LUT6 #(
    .INIT(64'h02AC42B0FAEB9700)) 
    g1_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g1_b5__7_n_0));
  LUT6 #(
    .INIT(64'hA0866A10ABFE8350)) 
    g1_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g1_b5__8_n_0));
  LUT6 #(
    .INIT(64'h83861A1CF970FFD0)) 
    g1_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g1_b6_n_0));
  LUT6 #(
    .INIT(64'h4A6889A1D715FF51)) 
    g1_b6__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g1_b6__0_n_0));
  LUT6 #(
    .INIT(64'h4A6889A1D715FF51)) 
    g1_b6__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g1_b6__1_n_0));
  LUT6 #(
    .INIT(64'h4A6889A1D715FF51)) 
    g1_b6__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g1_b6__2_n_0));
  LUT6 #(
    .INIT(64'h4A6889A1D715FF51)) 
    g1_b6__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g1_b6__3_n_0));
  LUT6 #(
    .INIT(64'h4A6889A1D715FF51)) 
    g1_b6__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g1_b6__4_n_0));
  LUT6 #(
    .INIT(64'hC02D03E47F41F755)) 
    g1_b6__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g1_b6__5_n_0));
  LUT6 #(
    .INIT(64'hC02D03E47F41F755)) 
    g1_b6__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g1_b6__6_n_0));
  LUT6 #(
    .INIT(64'h428D42B4FFEBB700)) 
    g1_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g1_b6__7_n_0));
  LUT6 #(
    .INIT(64'hEA876A14ABEEA350)) 
    g1_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g1_b6__8_n_0));
  LUT6 #(
    .INIT(64'h83861E1CF970FFD0)) 
    g1_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g1_b7_n_0));
  LUT6 #(
    .INIT(64'h4A68A9A1D715FF51)) 
    g1_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g1_b7__0_n_0));
  LUT6 #(
    .INIT(64'h4A68A9A1D715FF51)) 
    g1_b7__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g1_b7__1_n_0));
  LUT6 #(
    .INIT(64'h4A68A9A1D715FF51)) 
    g1_b7__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g1_b7__2_n_0));
  LUT6 #(
    .INIT(64'h4A68A9A1D715FF51)) 
    g1_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g1_b7__3_n_0));
  LUT6 #(
    .INIT(64'h4A68A9A1D715FF51)) 
    g1_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g1_b7__4_n_0));
  LUT6 #(
    .INIT(64'hC02D03F47F41F755)) 
    g1_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g1_b7__5_n_0));
  LUT6 #(
    .INIT(64'hC02D03F47F41F755)) 
    g1_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g1_b7__6_n_0));
  LUT6 #(
    .INIT(64'h42AD42B4FFEBB700)) 
    g1_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g1_b7__7_n_0));
  LUT6 #(
    .INIT(64'hEA876A14ABFEA350)) 
    g1_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g1_b7__8_n_0));
  LUT6 #(
    .INIT(64'hCB69505037EB62CF)) 
    g20_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g20_b0_n_0));
  LUT6 #(
    .INIT(64'hDA9611112FDE1CFA)) 
    g20_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g20_b0__0_n_0));
  LUT6 #(
    .INIT(64'hDA9611112FDE1CFA)) 
    g20_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g20_b0__1_n_0));
  LUT6 #(
    .INIT(64'hDA9611112FDE1CFA)) 
    g20_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g20_b0__2_n_0));
  LUT6 #(
    .INIT(64'hDA9611112FDE1CFA)) 
    g20_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g20_b0__3_n_0));
  LUT6 #(
    .INIT(64'hDA9611112FDE1CFA)) 
    g20_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g20_b0__4_n_0));
  LUT6 #(
    .INIT(64'h78C73300AD9FB4AE)) 
    g20_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g20_b0__5_n_0));
  LUT6 #(
    .INIT(64'h78C73300AD9FB4AE)) 
    g20_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g20_b0__6_n_0));
  LUT6 #(
    .INIT(64'h724536412D1DF4EF)) 
    g20_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g20_b0__7_n_0));
  LUT6 #(
    .INIT(64'h5A6FBCCB3908B1AA)) 
    g20_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g20_b0__8_n_0));
  LUT6 #(
    .INIT(64'hA613CED1001EC39A)) 
    g20_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g20_b1_n_0));
  LUT6 #(
    .INIT(64'h6C0BF85300A95AC9)) 
    g20_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g20_b1__0_n_0));
  LUT6 #(
    .INIT(64'h6C0BF85300A95AC9)) 
    g20_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g20_b1__1_n_0));
  LUT6 #(
    .INIT(64'h6C0BF85300A95AC9)) 
    g20_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g20_b1__2_n_0));
  LUT6 #(
    .INIT(64'h6C0BF85300A95AC9)) 
    g20_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g20_b1__3_n_0));
  LUT6 #(
    .INIT(64'h6C0BF85300A95AC9)) 
    g20_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g20_b1__4_n_0));
  LUT6 #(
    .INIT(64'h461EF25602A8D28D)) 
    g20_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g20_b1__5_n_0));
  LUT6 #(
    .INIT(64'h461EF25602A8D28D)) 
    g20_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g20_b1__6_n_0));
  LUT6 #(
    .INIT(64'hE4BCA307A00A83DC)) 
    g20_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g20_b1__7_n_0));
  LUT6 #(
    .INIT(64'h441403ADF05ED389)) 
    g20_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g20_b1__8_n_0));
  LUT6 #(
    .INIT(64'hF93A72BA19102232)) 
    g20_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g20_b2_n_0));
  LUT6 #(
    .INIT(64'hD78D1DCD83010C0D)) 
    g20_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g20_b2__0_n_0));
  LUT6 #(
    .INIT(64'hD78D1DCD83010C0D)) 
    g20_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g20_b2__1_n_0));
  LUT6 #(
    .INIT(64'hD78D1DCD83010C0D)) 
    g20_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g20_b2__2_n_0));
  LUT6 #(
    .INIT(64'hD78D1DCD83010C0D)) 
    g20_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g20_b2__3_n_0));
  LUT6 #(
    .INIT(64'hD78D1DCD83010C0D)) 
    g20_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g20_b2__4_n_0));
  LUT6 #(
    .INIT(64'h5FC99F8C03410E0C)) 
    g20_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g20_b2__5_n_0));
  LUT6 #(
    .INIT(64'h5FC99F8C03410E0C)) 
    g20_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g20_b2__6_n_0));
  LUT6 #(
    .INIT(64'h7F498FCC09490B08)) 
    g20_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g20_b2__7_n_0));
  LUT6 #(
    .INIT(64'h57C307441D0C4F4C)) 
    g20_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g20_b2__8_n_0));
  LUT6 #(
    .INIT(64'hBB5D464934A001FF)) 
    g20_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g20_b3_n_0));
  LUT6 #(
    .INIT(64'hCFB33892254402FF)) 
    g20_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g20_b3__0_n_0));
  LUT6 #(
    .INIT(64'hCFB33892254402FF)) 
    g20_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g20_b3__1_n_0));
  LUT6 #(
    .INIT(64'hCFB33892254402FF)) 
    g20_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g20_b3__2_n_0));
  LUT6 #(
    .INIT(64'hCFB33892254402FF)) 
    g20_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g20_b3__3_n_0));
  LUT6 #(
    .INIT(64'hCFB33892254402FF)) 
    g20_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g20_b3__4_n_0));
  LUT6 #(
    .INIT(64'h67E730968D10AAAB)) 
    g20_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g20_b3__5_n_0));
  LUT6 #(
    .INIT(64'h67E730968D10AAAB)) 
    g20_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g20_b3__6_n_0));
  LUT6 #(
    .INIT(64'h656D31D30512EEAA)) 
    g20_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g20_b3__7_n_0));
  LUT6 #(
    .INIT(64'h4F6599511016BAEB)) 
    g20_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g20_b3__8_n_0));
  LUT6 #(
    .INIT(64'h747537081662E5BA)) 
    g20_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g20_b4_n_0));
  LUT6 #(
    .INIT(64'h35372F80291C76CD)) 
    g20_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g20_b4__0_n_0));
  LUT6 #(
    .INIT(64'h35372F80291C76CD)) 
    g20_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g20_b4__1_n_0));
  LUT6 #(
    .INIT(64'h35372F80291C76CD)) 
    g20_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g20_b4__2_n_0));
  LUT6 #(
    .INIT(64'h35372F80291C76CD)) 
    g20_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g20_b4__3_n_0));
  LUT6 #(
    .INIT(64'h35372F80291C76CD)) 
    g20_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g20_b4__4_n_0));
  LUT6 #(
    .INIT(64'h3F320595291CDE99)) 
    g20_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g20_b4__5_n_0));
  LUT6 #(
    .INIT(64'h3F320595291CDE99)) 
    g20_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g20_b4__6_n_0));
  LUT6 #(
    .INIT(64'h1F3A1591A9369E8C)) 
    g20_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g20_b4__7_n_0));
  LUT6 #(
    .INIT(64'h17383D19AD378AC8)) 
    g20_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g20_b4__8_n_0));
  LUT6 #(
    .INIT(64'hF04D0BA806E2033A)) 
    g20_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g20_b5_n_0));
  LUT6 #(
    .INIT(64'h55B28AC4285C0A8D)) 
    g20_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g20_b5__0_n_0));
  LUT6 #(
    .INIT(64'h55B28AC4285C0A8D)) 
    g20_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g20_b5__1_n_0));
  LUT6 #(
    .INIT(64'h55B28AC4285C0A8D)) 
    g20_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g20_b5__2_n_0));
  LUT6 #(
    .INIT(64'h55B28AC4285C0A8D)) 
    g20_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g20_b5__3_n_0));
  LUT6 #(
    .INIT(64'h55B28AC4285C0A8D)) 
    g20_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g20_b5__4_n_0));
  LUT6 #(
    .INIT(64'h75A288C5A81C0A8D)) 
    g20_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g20_b5__5_n_0));
  LUT6 #(
    .INIT(64'h75A288C5A81C0A8D)) 
    g20_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g20_b5__6_n_0));
  LUT6 #(
    .INIT(64'h558A98D1001E5E8C)) 
    g20_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g20_b5__7_n_0));
  LUT6 #(
    .INIT(64'h5528B859004F4EC8)) 
    g20_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g20_b5__8_n_0));
  LUT6 #(
    .INIT(64'hF07D03E807E2073A)) 
    g20_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g20_b7_n_0));
  LUT6 #(
    .INIT(64'h55B70AD42A5C2A8D)) 
    g20_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g20_b7__0_n_0));
  LUT6 #(
    .INIT(64'h55B70AD42A5C2A8D)) 
    g20_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g20_b7__1_n_0));
  LUT6 #(
    .INIT(64'h55B70AD42A5C2A8D)) 
    g20_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g20_b7__2_n_0));
  LUT6 #(
    .INIT(64'h55B70AD42A5C2A8D)) 
    g20_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g20_b7__3_n_0));
  LUT6 #(
    .INIT(64'h55B70AD42A5C2A8D)) 
    g20_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g20_b7__4_n_0));
  LUT6 #(
    .INIT(64'h7FA2A885A81D0A9D)) 
    g20_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g20_b7__5_n_0));
  LUT6 #(
    .INIT(64'h7FA2A885A81D0A9D)) 
    g20_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g20_b7__6_n_0));
  LUT6 #(
    .INIT(64'h550ABDD1003F5E8C)) 
    g20_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g20_b7__7_n_0));
  LUT6 #(
    .INIT(64'h552ABD59002F5EC8)) 
    g20_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g20_b7__8_n_0));
  LUT6 #(
    .INIT(64'hDCA3A4E0F22157F4)) 
    g21_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g21_b0_n_0));
  LUT6 #(
    .INIT(64'hF14E64545D063B75)) 
    g21_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g21_b0__0_n_0));
  LUT6 #(
    .INIT(64'hF14E64545D063B75)) 
    g21_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g21_b0__1_n_0));
  LUT6 #(
    .INIT(64'hF14E64545D063B75)) 
    g21_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g21_b0__2_n_0));
  LUT6 #(
    .INIT(64'hF14E64545D063B75)) 
    g21_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g21_b0__3_n_0));
  LUT6 #(
    .INIT(64'hF14E64545D063B75)) 
    g21_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g21_b0__4_n_0));
  LUT6 #(
    .INIT(64'hD95AEC105D06BB35)) 
    g21_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g21_b0__5_n_0));
  LUT6 #(
    .INIT(64'hD95AEC105D06BB35)) 
    g21_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g21_b0__6_n_0));
  LUT6 #(
    .INIT(64'hD970EC05772EAE21)) 
    g21_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g21_b0__7_n_0));
  LUT6 #(
    .INIT(64'hFB584C07663AFE20)) 
    g21_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g21_b0__8_n_0));
  LUT6 #(
    .INIT(64'hC6FC1A2C4631F0A1)) 
    g21_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g21_b1_n_0));
  LUT6 #(
    .INIT(64'h78F589A438075546)) 
    g21_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g21_b1__0_n_0));
  LUT6 #(
    .INIT(64'h78F589A438075546)) 
    g21_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g21_b1__1_n_0));
  LUT6 #(
    .INIT(64'h78F589A438075546)) 
    g21_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g21_b1__2_n_0));
  LUT6 #(
    .INIT(64'h78F589A438075546)) 
    g21_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g21_b1__3_n_0));
  LUT6 #(
    .INIT(64'h78F589A438075546)) 
    g21_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g21_b1__4_n_0));
  LUT6 #(
    .INIT(64'hFAB409E41A16DD02)) 
    g21_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g21_b1__5_n_0));
  LUT6 #(
    .INIT(64'hFAB409E41A16DD02)) 
    g21_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g21_b1__6_n_0));
  LUT6 #(
    .INIT(64'h529C5DF0BA148D03)) 
    g21_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g21_b1__7_n_0));
  LUT6 #(
    .INIT(64'h703C5F52AB448C52)) 
    g21_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g21_b1__8_n_0));
  LUT6 #(
    .INIT(64'h5FA4B2031C843F82)) 
    g21_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g21_b2_n_0));
  LUT6 #(
    .INIT(64'hBB644D0AA160AF48)) 
    g21_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g21_b2__0_n_0));
  LUT6 #(
    .INIT(64'hBB644D0AA160AF48)) 
    g21_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g21_b2__1_n_0));
  LUT6 #(
    .INIT(64'hBB644D0AA160AF48)) 
    g21_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g21_b2__2_n_0));
  LUT6 #(
    .INIT(64'hBB644D0AA160AF48)) 
    g21_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g21_b2__3_n_0));
  LUT6 #(
    .INIT(64'hBB644D0AA160AF48)) 
    g21_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g21_b2__4_n_0));
  LUT6 #(
    .INIT(64'h9975450E8170855D)) 
    g21_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g21_b2__5_n_0));
  LUT6 #(
    .INIT(64'h9975450E8170855D)) 
    g21_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g21_b2__6_n_0));
  LUT6 #(
    .INIT(64'h9B5D441A0BFAC018)) 
    g21_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g21_b2__7_n_0));
  LUT6 #(
    .INIT(64'h13F5C4304FAE800D)) 
    g21_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g21_b2__8_n_0));
  LUT6 #(
    .INIT(64'h7BE53232EF68BBF5)) 
    g21_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g21_b3_n_0));
  LUT6 #(
    .INIT(64'h9F760D0DFE94CF77)) 
    g21_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g21_b3__0_n_0));
  LUT6 #(
    .INIT(64'h9F760D0DFE94CF77)) 
    g21_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g21_b3__1_n_0));
  LUT6 #(
    .INIT(64'h9F760D0DFE94CF77)) 
    g21_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g21_b3__2_n_0));
  LUT6 #(
    .INIT(64'h9F760D0DFE94CF77)) 
    g21_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g21_b3__3_n_0));
  LUT6 #(
    .INIT(64'h9F760D0DFE94CF77)) 
    g21_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g21_b3__4_n_0));
  LUT6 #(
    .INIT(64'hBD670F0C7CD5EF67)) 
    g21_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g21_b3__5_n_0));
  LUT6 #(
    .INIT(64'hBD670F0C7CD5EF67)) 
    g21_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g21_b3__6_n_0));
  LUT6 #(
    .INIT(64'h1F4D5E19DEDFBE62)) 
    g21_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g21_b3__7_n_0));
  LUT6 #(
    .INIT(64'hBDEF7C918F8EAF26)) 
    g21_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g21_b3__8_n_0));
  LUT6 #(
    .INIT(64'h47422AE1F2B3EC12)) 
    g21_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g21_b4_n_0));
  LUT6 #(
    .INIT(64'h3A188C565D4FF409)) 
    g21_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g21_b4__0_n_0));
  LUT6 #(
    .INIT(64'h3A188C565D4FF409)) 
    g21_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g21_b4__1_n_0));
  LUT6 #(
    .INIT(64'h3A188C565D4FF409)) 
    g21_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g21_b4__2_n_0));
  LUT6 #(
    .INIT(64'h3A188C565D4FF409)) 
    g21_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g21_b4__3_n_0));
  LUT6 #(
    .INIT(64'h3A188C565D4FF409)) 
    g21_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g21_b4__4_n_0));
  LUT6 #(
    .INIT(64'h301DAC46DF0E5658)) 
    g21_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g21_b4__5_n_0));
  LUT6 #(
    .INIT(64'h301DAC46DF0E5658)) 
    g21_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g21_b4__6_n_0));
  LUT6 #(
    .INIT(64'h189DB806FDA4470D)) 
    g21_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g21_b4__7_n_0));
  LUT6 #(
    .INIT(64'hBA1D9A0EACE45609)) 
    g21_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g21_b4__8_n_0));
  LUT6 #(
    .INIT(64'h407865001D37DFE7)) 
    g21_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g21_b5_n_0));
  LUT6 #(
    .INIT(64'h10953600A32FFB7E)) 
    g21_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g21_b5__0_n_0));
  LUT6 #(
    .INIT(64'h10953600A32FFB7E)) 
    g21_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g21_b5__1_n_0));
  LUT6 #(
    .INIT(64'h10953600A32FFB7E)) 
    g21_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g21_b5__2_n_0));
  LUT6 #(
    .INIT(64'h10953600A32FFB7E)) 
    g21_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g21_b5__3_n_0));
  LUT6 #(
    .INIT(64'h10953600A32FFB7E)) 
    g21_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g21_b5__4_n_0));
  LUT6 #(
    .INIT(64'h3A8014110B7BF97F)) 
    g21_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g21_b5__5_n_0));
  LUT6 #(
    .INIT(64'h3A8014110B7BF97F)) 
    g21_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g21_b5__6_n_0));
  LUT6 #(
    .INIT(64'h38221540A3FBAD3F)) 
    g21_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g21_b5__7_n_0));
  LUT6 #(
    .INIT(64'h12A21F6AB6BBA82A)) 
    g21_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g21_b5__8_n_0));
  LUT6 #(
    .INIT(64'h407FE0001FCFFFFF)) 
    g21_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g21_b6_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFAFFFF)) 
    g21_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g21_b6__0_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFAFFFF)) 
    g21_b6__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g21_b6__1_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFAFFFF)) 
    g21_b6__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g21_b6__2_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFAFFFF)) 
    g21_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g21_b6__3_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFAFFFF)) 
    g21_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g21_b6__4_n_0));
  LUT6 #(
    .INIT(64'h3AAA5400A1FFFFFF)) 
    g21_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g21_b6__5_n_0));
  LUT6 #(
    .INIT(64'h3AAA5400A1FFFFFF)) 
    g21_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g21_b6__6_n_0));
  LUT6 #(
    .INIT(64'hB8001555ABFFFAFF)) 
    g21_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g21_b6__7_n_0));
  LUT6 #(
    .INIT(64'h12AAB5FFFEAAAAAA)) 
    g21_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g21_b6__8_n_0));
  LUT6 #(
    .INIT(64'h407FE0001FFFFFFF)) 
    g21_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g21_b7_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFFFFFF)) 
    g21_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g21_b7__0_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFFFFFF)) 
    g21_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g21_b7__1_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFFFFFF)) 
    g21_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g21_b7__2_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFFFFFF)) 
    g21_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g21_b7__3_n_0));
  LUT6 #(
    .INIT(64'h10BF5400ABFFFFFF)) 
    g21_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g21_b7__4_n_0));
  LUT6 #(
    .INIT(64'h3AAA5400ABFFFFFF)) 
    g21_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g21_b7__5_n_0));
  LUT6 #(
    .INIT(64'h3AAA5400ABFFFFFF)) 
    g21_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g21_b7__6_n_0));
  LUT6 #(
    .INIT(64'hB8001555ABFFFFFF)) 
    g21_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g21_b7__7_n_0));
  LUT6 #(
    .INIT(64'h12AABFFFFEAAAAAA)) 
    g21_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g21_b7__8_n_0));
  LUT6 #(
    .INIT(64'h95F554195ECD44B5)) 
    g22_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g22_b0_n_0));
  LUT6 #(
    .INIT(64'h63773183B9F23067)) 
    g22_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g22_b0__0_n_0));
  LUT6 #(
    .INIT(64'h63773183B9F23067)) 
    g22_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g22_b0__1_n_0));
  LUT6 #(
    .INIT(64'h63773183B9F23067)) 
    g22_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g22_b0__2_n_0));
  LUT6 #(
    .INIT(64'h63773183B9F23067)) 
    g22_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g22_b0__3_n_0));
  LUT6 #(
    .INIT(64'h63773183B9F23067)) 
    g22_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g22_b0__4_n_0));
  LUT6 #(
    .INIT(64'hEB331392B1F69A32)) 
    g22_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g22_b0__5_n_0));
  LUT6 #(
    .INIT(64'hEB331392B1F69A32)) 
    g22_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g22_b0__6_n_0));
  LUT6 #(
    .INIT(64'h633157933174DA73)) 
    g22_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g22_b0__7_n_0));
  LUT6 #(
    .INIT(64'h63B9F5B331308B63)) 
    g22_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g22_b0__8_n_0));
  LUT6 #(
    .INIT(64'h05D4D295A6BF6C78)) 
    g22_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g22_b1_n_0));
  LUT6 #(
    .INIT(64'h227159636CEFB495)) 
    g22_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g22_b1__0_n_0));
  LUT6 #(
    .INIT(64'h227159636CEFB495)) 
    g22_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g22_b1__1_n_0));
  LUT6 #(
    .INIT(64'h227159636CEFB495)) 
    g22_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g22_b1__2_n_0));
  LUT6 #(
    .INIT(64'h227159636CEFB495)) 
    g22_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g22_b1__3_n_0));
  LUT6 #(
    .INIT(64'h227159636CEFB495)) 
    g22_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g22_b1__4_n_0));
  LUT6 #(
    .INIT(64'hA231D326CEBE3ED0)) 
    g22_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g22_b1__5_n_0));
  LUT6 #(
    .INIT(64'hA231D326CEBE3ED0)) 
    g22_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g22_b1__6_n_0));
  LUT6 #(
    .INIT(64'hA219D3326CB46FD5)) 
    g22_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g22_b1__7_n_0));
  LUT6 #(
    .INIT(64'h8839DBBA79A46B91)) 
    g22_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g22_b1__8_n_0));
  LUT6 #(
    .INIT(64'hAC095E0786705CE1)) 
    g22_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g22_b2_n_0));
  LUT6 #(
    .INIT(64'hE482B92A6815B156)) 
    g22_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g22_b2__0_n_0));
  LUT6 #(
    .INIT(64'hE482B92A6815B156)) 
    g22_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g22_b2__1_n_0));
  LUT6 #(
    .INIT(64'hE482B92A6815B156)) 
    g22_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g22_b2__2_n_0));
  LUT6 #(
    .INIT(64'hE482B92A6815B156)) 
    g22_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g22_b2__3_n_0));
  LUT6 #(
    .INIT(64'hE482B92A6815B156)) 
    g22_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g22_b2__4_n_0));
  LUT6 #(
    .INIT(64'h44D2117E6A14B952)) 
    g22_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g22_b2__5_n_0));
  LUT6 #(
    .INIT(64'h44D2117E6A14B952)) 
    g22_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g22_b2__6_n_0));
  LUT6 #(
    .INIT(64'h66F8006B62B4BD02)) 
    g22_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g22_b2__7_n_0));
  LUT6 #(
    .INIT(64'hC4782A4133F4A817)) 
    g22_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g22_b2__8_n_0));
  LUT6 #(
    .INIT(64'hA947920461E0ADCE)) 
    g22_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g22_b3_n_0));
  LUT6 #(
    .INIT(64'hC63A49201654E6F8)) 
    g22_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g22_b3__0_n_0));
  LUT6 #(
    .INIT(64'hC63A49201654E6F8)) 
    g22_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g22_b3__1_n_0));
  LUT6 #(
    .INIT(64'hC63A49201654E6F8)) 
    g22_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g22_b3__2_n_0));
  LUT6 #(
    .INIT(64'hC63A49201654E6F8)) 
    g22_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g22_b3__3_n_0));
  LUT6 #(
    .INIT(64'hC63A49201654E6F8)) 
    g22_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g22_b3__4_n_0));
  LUT6 #(
    .INIT(64'h646B4124BC01E4F9)) 
    g22_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g22_b3__5_n_0));
  LUT6 #(
    .INIT(64'h646B4124BC01E4F9)) 
    g22_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g22_b3__6_n_0));
  LUT6 #(
    .INIT(64'hC64910359CA3F4A8)) 
    g22_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g22_b3__7_n_0));
  LUT6 #(
    .INIT(64'h6C43B815C9A6A0B8)) 
    g22_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g22_b3__8_n_0));
  LUT6 #(
    .INIT(64'h0B0504867948F163)) 
    g22_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g22_b4_n_0));
  LUT6 #(
    .INIT(64'h8A2220689790571E)) 
    g22_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g22_b4__0_n_0));
  LUT6 #(
    .INIT(64'h8A2220689790571E)) 
    g22_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g22_b4__1_n_0));
  LUT6 #(
    .INIT(64'h8A2220689790571E)) 
    g22_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g22_b4__2_n_0));
  LUT6 #(
    .INIT(64'h8A2220689790571E)) 
    g22_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g22_b4__3_n_0));
  LUT6 #(
    .INIT(64'h8A2220689790571E)) 
    g22_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g22_b4__4_n_0));
  LUT6 #(
    .INIT(64'h0067803835C17D0B)) 
    g22_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g22_b4__5_n_0));
  LUT6 #(
    .INIT(64'h0067803835C17D0B)) 
    g22_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g22_b4__6_n_0));
  LUT6 #(
    .INIT(64'h00658039BF43384A)) 
    g22_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g22_b4__7_n_0));
  LUT6 #(
    .INIT(64'h2AC72091AA12681E)) 
    g22_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g22_b4__8_n_0));
  LUT6 #(
    .INIT(64'hE9C088120138E2FF)) 
    g22_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g22_b5_n_0));
  LUT6 #(
    .INIT(64'hD650C00902855CFF)) 
    g22_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g22_b5__0_n_0));
  LUT6 #(
    .INIT(64'hD650C00902855CFF)) 
    g22_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g22_b5__1_n_0));
  LUT6 #(
    .INIT(64'hD650C00902855CFF)) 
    g22_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g22_b5__2_n_0));
  LUT6 #(
    .INIT(64'hD650C00902855CFF)) 
    g22_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g22_b5__3_n_0));
  LUT6 #(
    .INIT(64'hD650C00902855CFF)) 
    g22_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g22_b5__4_n_0));
  LUT6 #(
    .INIT(64'hF44142480A81FEAE)) 
    g22_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g22_b5__5_n_0));
  LUT6 #(
    .INIT(64'hF44142480A81FEAE)) 
    g22_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g22_b5__6_n_0));
  LUT6 #(
    .INIT(64'hD4C15208A809AFEA)) 
    g22_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g22_b5__7_n_0));
  LUT6 #(
    .INIT(64'h54435A80E848ABAE)) 
    g22_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g22_b5__8_n_0));
  LUT6 #(
    .INIT(64'h69C3800E0118E07F)) 
    g22_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g22_b6_n_0));
  LUT6 #(
    .INIT(64'h965A40A8028154BF)) 
    g22_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g22_b6__0_n_0));
  LUT6 #(
    .INIT(64'h965A40A8028154BF)) 
    g22_b6__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g22_b6__1_n_0));
  LUT6 #(
    .INIT(64'h965A40A8028154BF)) 
    g22_b6__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g22_b6__2_n_0));
  LUT6 #(
    .INIT(64'h965A40A8028154BF)) 
    g22_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g22_b6__3_n_0));
  LUT6 #(
    .INIT(64'h965A40A8028154BF)) 
    g22_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g22_b6__4_n_0));
  LUT6 #(
    .INIT(64'hB44B40A802817EAA)) 
    g22_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g22_b6__5_n_0));
  LUT6 #(
    .INIT(64'hB44B40A802817EAA)) 
    g22_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g22_b6__6_n_0));
  LUT6 #(
    .INIT(64'h944150ADA8012BEA)) 
    g22_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g22_b6__7_n_0));
  LUT6 #(
    .INIT(64'h14435285E8002AFE)) 
    g22_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g22_b6__8_n_0));
  LUT6 #(
    .INIT(64'h69C180060118E07F)) 
    g22_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g22_b7_n_0));
  LUT6 #(
    .INIT(64'h96524028028154BF)) 
    g22_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g22_b7__0_n_0));
  LUT6 #(
    .INIT(64'h96524028028154BF)) 
    g22_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g22_b7__1_n_0));
  LUT6 #(
    .INIT(64'h96524028028154BF)) 
    g22_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g22_b7__2_n_0));
  LUT6 #(
    .INIT(64'h96524028028154BF)) 
    g22_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g22_b7__3_n_0));
  LUT6 #(
    .INIT(64'h96524028028154BF)) 
    g22_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g22_b7__4_n_0));
  LUT6 #(
    .INIT(64'hB443402802817EAA)) 
    g22_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g22_b7__5_n_0));
  LUT6 #(
    .INIT(64'hB443402802817EAA)) 
    g22_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g22_b7__6_n_0));
  LUT6 #(
    .INIT(64'h94415029A8012BEA)) 
    g22_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g22_b7__7_n_0));
  LUT6 #(
    .INIT(64'h14435281E8002ABE)) 
    g22_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g22_b7__8_n_0));
  LUT6 #(
    .INIT(64'h966FE8B39EE0F39C)) 
    g23_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g23_b0_n_0));
  LUT6 #(
    .INIT(64'h69BED44FE9545FE1)) 
    g23_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g23_b0__0_n_0));
  LUT6 #(
    .INIT(64'h69BED44FE9545FE1)) 
    g23_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g23_b0__1_n_0));
  LUT6 #(
    .INIT(64'h69BED44FE9545FE1)) 
    g23_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g23_b0__2_n_0));
  LUT6 #(
    .INIT(64'h69BED44FE9545FE1)) 
    g23_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g23_b0__3_n_0));
  LUT6 #(
    .INIT(64'h69BED44FE9545FE1)) 
    g23_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g23_b0__4_n_0));
  LUT6 #(
    .INIT(64'h69BEDE4AE954D7A5)) 
    g23_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g23_b0__5_n_0));
  LUT6 #(
    .INIT(64'h69BEDE4AE954D7A5)) 
    g23_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g23_b0__6_n_0));
  LUT6 #(
    .INIT(64'hE9949E5FEB5ED6A0)) 
    g23_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g23_b0__7_n_0));
  LUT6 #(
    .INIT(64'hC3BCBC55FE4AC7A5)) 
    g23_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g23_b0__8_n_0));
  LUT6 #(
    .INIT(64'h3929BBAB9859B152)) 
    g23_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g23_b1_n_0));
  LUT6 #(
    .INIT(64'h8786CFCEC1934719)) 
    g23_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g23_b1__0_n_0));
  LUT6 #(
    .INIT(64'h8786CFCEC1934719)) 
    g23_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g23_b1__1_n_0));
  LUT6 #(
    .INIT(64'h8786CFCEC1934719)) 
    g23_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g23_b1__2_n_0));
  LUT6 #(
    .INIT(64'h8786CFCEC1934719)) 
    g23_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g23_b1__3_n_0));
  LUT6 #(
    .INIT(64'h8786CFCEC1934719)) 
    g23_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g23_b1__4_n_0));
  LUT6 #(
    .INIT(64'h0DC3CDCF63C26709)) 
    g23_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g23_b1__5_n_0));
  LUT6 #(
    .INIT(64'h0DC3CDCF63C26709)) 
    g23_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g23_b1__6_n_0));
  LUT6 #(
    .INIT(64'h8FCB8CCBCB423349)) 
    g23_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g23_b1__7_n_0));
  LUT6 #(
    .INIT(64'h87C126C3CF47664D)) 
    g23_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g23_b1__8_n_0));
  LUT6 #(
    .INIT(64'h566AC66A82B857C9)) 
    g23_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g23_b2_n_0));
  LUT6 #(
    .INIT(64'h399C789C48C53BD2)) 
    g23_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g23_b2__0_n_0));
  LUT6 #(
    .INIT(64'h399C789C48C53BD2)) 
    g23_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g23_b2__1_n_0));
  LUT6 #(
    .INIT(64'h399C789C48C53BD2)) 
    g23_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g23_b2__2_n_0));
  LUT6 #(
    .INIT(64'h399C789C48C53BD2)) 
    g23_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g23_b2__3_n_0));
  LUT6 #(
    .INIT(64'h399C789C48C53BD2)) 
    g23_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g23_b2__4_n_0));
  LUT6 #(
    .INIT(64'h399C789CCA84B197)) 
    g23_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g23_b2__5_n_0));
  LUT6 #(
    .INIT(64'h399C789CCA84B197)) 
    g23_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g23_b2__6_n_0));
  LUT6 #(
    .INIT(64'hB13C3CCC622EE5C2)) 
    g23_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g23_b2__7_n_0));
  LUT6 #(
    .INIT(64'h911C9EC4723EB4C6)) 
    g23_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g23_b2__8_n_0));
  LUT6 #(
    .INIT(64'hE0C654C777AF5750)) 
    g23_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g23_b3_n_0));
  LUT6 #(
    .INIT(64'h5478317A3FEE3B11)) 
    g23_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g23_b3__0_n_0));
  LUT6 #(
    .INIT(64'h5478317A3FEE3B11)) 
    g23_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g23_b3__1_n_0));
  LUT6 #(
    .INIT(64'h5478317A3FEE3B11)) 
    g23_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g23_b3__2_n_0));
  LUT6 #(
    .INIT(64'h5478317A3FEE3B11)) 
    g23_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g23_b3__3_n_0));
  LUT6 #(
    .INIT(64'h5478317A3FEE3B11)) 
    g23_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g23_b3__4_n_0));
  LUT6 #(
    .INIT(64'hF428B13A9DBF3315)) 
    g23_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g23_b3__5_n_0));
  LUT6 #(
    .INIT(64'hF428B13A9DBF3315)) 
    g23_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g23_b3__6_n_0));
  LUT6 #(
    .INIT(64'h7620F03E373F6655)) 
    g23_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g23_b3__7_n_0));
  LUT6 #(
    .INIT(64'h7E2AD8BE333A7215)) 
    g23_b3__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g23_b3__8_n_0));
  LUT6 #(
    .INIT(64'h3FC681BA08C3A041)) 
    g23_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g23_b4_n_0));
  LUT6 #(
    .INIT(64'hAF7842CD805A4412)) 
    g23_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g23_b4__0_n_0));
  LUT6 #(
    .INIT(64'hAF7842CD805A4412)) 
    g23_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g23_b4__1_n_0));
  LUT6 #(
    .INIT(64'hAF7842CD805A4412)) 
    g23_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g23_b4__2_n_0));
  LUT6 #(
    .INIT(64'hAF7842CD805A4412)) 
    g23_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g23_b4__3_n_0));
  LUT6 #(
    .INIT(64'hAF7842CD805A4412)) 
    g23_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g23_b4__4_n_0));
  LUT6 #(
    .INIT(64'hA57DCA89A04A6402)) 
    g23_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g23_b4__5_n_0));
  LUT6 #(
    .INIT(64'hA57DCA89A04A6402)) 
    g23_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g23_b4__6_n_0));
  LUT6 #(
    .INIT(64'h8557DA9C88407007)) 
    g23_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g23_b4__7_n_0));
  LUT6 #(
    .INIT(64'h05D5F01EC8016546)) 
    g23_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g23_b4__8_n_0));
  LUT6 #(
    .INIT(64'hFFD8FD7BE60F9010)) 
    g23_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g23_b5_n_0));
  LUT6 #(
    .INIT(64'hFFD1F79F7CAA4101)) 
    g23_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g23_b5__0_n_0));
  LUT6 #(
    .INIT(64'hFFD1F79F7CAA4101)) 
    g23_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g23_b5__1_n_0));
  LUT6 #(
    .INIT(64'hFFD1F79F7CAA4101)) 
    g23_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g23_b5__2_n_0));
  LUT6 #(
    .INIT(64'hFFD1F79F7CAA4101)) 
    g23_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g23_b5__3_n_0));
  LUT6 #(
    .INIT(64'hFFD1F79F7CAA4101)) 
    g23_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g23_b5__4_n_0));
  LUT6 #(
    .INIT(64'hF7D57FDB54BE4300)) 
    g23_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g23_b5__5_n_0));
  LUT6 #(
    .INIT(64'hF7D57FDB54BE4300)) 
    g23_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g23_b5__6_n_0));
  LUT6 #(
    .INIT(64'hFFF77BCAD6140255)) 
    g23_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g23_b5__7_n_0));
  LUT6 #(
    .INIT(64'hFD7D51EAD7511745)) 
    g23_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g23_b5__8_n_0));
  LUT6 #(
    .INIT(64'hFFFEFDFBE60F9070)) 
    g23_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g23_b7_n_0));
  LUT6 #(
    .INIT(64'hFFFDF7DF7CAA4115)) 
    g23_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g23_b7__0_n_0));
  LUT6 #(
    .INIT(64'hFFFDF7DF7CAA4115)) 
    g23_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g23_b7__1_n_0));
  LUT6 #(
    .INIT(64'hFFFDF7DF7CAA4115)) 
    g23_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g23_b7__2_n_0));
  LUT6 #(
    .INIT(64'hFFFDF7DF7CAA4115)) 
    g23_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g23_b7__3_n_0));
  LUT6 #(
    .INIT(64'hFFFDF7DF7CAA4115)) 
    g23_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g23_b7__4_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFDB54BE6B00)) 
    g23_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g23_b7__5_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFDB54BE6B00)) 
    g23_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g23_b7__6_n_0));
  LUT6 #(
    .INIT(64'hFFF7FFDED6142A55)) 
    g23_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g23_b7__7_n_0));
  LUT6 #(
    .INIT(64'hFD7D55FED7517F45)) 
    g23_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g23_b7__8_n_0));
  LUT6 #(
    .INIT(64'hA52EA2BDBEEE7080)) 
    g24_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g24_b0_n_0));
  LUT6 #(
    .INIT(64'h66AC4CE7EDFC1540)) 
    g24_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g24_b0__0_n_0));
  LUT6 #(
    .INIT(64'h66AC4CE7EDFC1540)) 
    g24_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g24_b0__1_n_0));
  LUT6 #(
    .INIT(64'h66AC4CE7EDFC1540)) 
    g24_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g24_b0__2_n_0));
  LUT6 #(
    .INIT(64'h66AC4CE7EDFC1540)) 
    g24_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g24_b0__3_n_0));
  LUT6 #(
    .INIT(64'h66AC4CE7EDFC1540)) 
    g24_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g24_b0__4_n_0));
  LUT6 #(
    .INIT(64'h4CB9CEA6EDFC9500)) 
    g24_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g24_b0__5_n_0));
  LUT6 #(
    .INIT(64'h4CB9CEA6EDFC9500)) 
    g24_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g24_b0__6_n_0));
  LUT6 #(
    .INIT(64'hCC198EF66F54D454)) 
    g24_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g24_b0__7_n_0));
  LUT6 #(
    .INIT(64'hCEB9ACFC6E04C551)) 
    g24_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g24_b0__8_n_0));
  LUT6 #(
    .INIT(64'h01261863810A82F5)) 
    g24_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g24_b1_n_0));
  LUT6 #(
    .INIT(64'h022C811E42884877)) 
    g24_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g24_b1__0_n_0));
  LUT6 #(
    .INIT(64'h022C811E42884877)) 
    g24_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g24_b1__1_n_0));
  LUT6 #(
    .INIT(64'h022C811E42884877)) 
    g24_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g24_b1__2_n_0));
  LUT6 #(
    .INIT(64'h022C811E42884877)) 
    g24_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g24_b1__3_n_0));
  LUT6 #(
    .INIT(64'h022C811E42884877)) 
    g24_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g24_b1__4_n_0));
  LUT6 #(
    .INIT(64'h0829294A4089EA26)) 
    g24_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g24_b1__5_n_0));
  LUT6 #(
    .INIT(64'h0829294A4089EA26)) 
    g24_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g24_b1__6_n_0));
  LUT6 #(
    .INIT(64'h02812C1EC009AA66)) 
    g24_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g24_b1__7_n_0));
  LUT6 #(
    .INIT(64'h8003049C8148BE27)) 
    g24_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g24_b1__8_n_0));
  LUT6 #(
    .INIT(64'h7404C1825692268D)) 
    g24_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g24_b2_n_0));
  LUT6 #(
    .INIT(64'h3520524839492CE2)) 
    g24_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g24_b2__0_n_0));
  LUT6 #(
    .INIT(64'h3520524839492CE2)) 
    g24_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g24_b2__1_n_0));
  LUT6 #(
    .INIT(64'h3520524839492CE2)) 
    g24_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g24_b2__2_n_0));
  LUT6 #(
    .INIT(64'h3520524839492CE2)) 
    g24_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g24_b2__3_n_0));
  LUT6 #(
    .INIT(64'h3520524839492CE2)) 
    g24_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g24_b2__4_n_0));
  LUT6 #(
    .INIT(64'h1530D009931C84B6)) 
    g24_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g24_b2__5_n_0));
  LUT6 #(
    .INIT(64'h1530D009931C84B6)) 
    g24_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g24_b2__6_n_0));
  LUT6 #(
    .INIT(64'hB5128018193CC1A6)) 
    g24_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g24_b2__7_n_0));
  LUT6 #(
    .INIT(64'h373882185829C0A6)) 
    g24_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g24_b2__8_n_0));
  LUT6 #(
    .INIT(64'hBF2735B45ECA6532)) 
    g24_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g24_b3_n_0));
  LUT6 #(
    .INIT(64'hEF2E2765B9D8360D)) 
    g24_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g24_b3__0_n_0));
  LUT6 #(
    .INIT(64'hEF2E2765B9D8360D)) 
    g24_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g24_b3__1_n_0));
  LUT6 #(
    .INIT(64'hEF2E2765B9D8360D)) 
    g24_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g24_b3__2_n_0));
  LUT6 #(
    .INIT(64'hEF2E2765B9D8360D)) 
    g24_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g24_b3__3_n_0));
  LUT6 #(
    .INIT(64'hEF2E2765B9D8360D)) 
    g24_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g24_b3__4_n_0));
  LUT6 #(
    .INIT(64'h4D7F8F31B1DC1E19)) 
    g24_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g24_b3__5_n_0));
  LUT6 #(
    .INIT(64'h4D7F8F31B1DC1E19)) 
    g24_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g24_b3__6_n_0));
  LUT6 #(
    .INIT(64'h4F778E3539765A4C)) 
    g24_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g24_b3__7_n_0));
  LUT6 #(
    .INIT(64'h67FDA49D2D334F18)) 
    g24_b3__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g24_b3__8_n_0));
  LUT6 #(
    .INIT(64'h4C026A49A93C4586)) 
    g24_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g24_b4_n_0));
  LUT6 #(
    .INIT(64'hB0089C92C6A53268)) 
    g24_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g24_b4__0_n_0));
  LUT6 #(
    .INIT(64'hB0089C92C6A53268)) 
    g24_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g24_b4__1_n_0));
  LUT6 #(
    .INIT(64'hB0089C92C6A53268)) 
    g24_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g24_b4__2_n_0));
  LUT6 #(
    .INIT(64'hB0089C92C6A53268)) 
    g24_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g24_b4__3_n_0));
  LUT6 #(
    .INIT(64'hB0089C92C6A53268)) 
    g24_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g24_b4__4_n_0));
  LUT6 #(
    .INIT(64'h105834C64EE19039)) 
    g24_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g24_b4__5_n_0));
  LUT6 #(
    .INIT(64'h105834C64EE19039)) 
    g24_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g24_b4__6_n_0));
  LUT6 #(
    .INIT(64'h38D8208664638578)) 
    g24_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g24_b4__7_n_0));
  LUT6 #(
    .INIT(64'h98D20AA434669069)) 
    g24_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g24_b4__8_n_0));
  LUT6 #(
    .INIT(64'h9C0403C00003C401)) 
    g24_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g24_b5_n_0));
  LUT6 #(
    .INIT(64'hE1200A50000A7002)) 
    g24_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g24_b5__0_n_0));
  LUT6 #(
    .INIT(64'hE1200A50000A7002)) 
    g24_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g24_b5__1_n_0));
  LUT6 #(
    .INIT(64'hE1200A50000A7002)) 
    g24_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g24_b5__2_n_0));
  LUT6 #(
    .INIT(64'hE1200A50000A7002)) 
    g24_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g24_b5__3_n_0));
  LUT6 #(
    .INIT(64'hE1200A50000A7002)) 
    g24_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g24_b5__4_n_0));
  LUT6 #(
    .INIT(64'h4170A005000A5012)) 
    g24_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g24_b5__5_n_0));
  LUT6 #(
    .INIT(64'h4170A005000A5012)) 
    g24_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g24_b5__6_n_0));
  LUT6 #(
    .INIT(64'h415AA010A0200007)) 
    g24_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g24_b5__7_n_0));
  LUT6 #(
    .INIT(64'h4150001AA0255002)) 
    g24_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g24_b5__8_n_0));
  LUT6 #(
    .INIT(64'hFC07FC3E0003C40F)) 
    g24_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g24_b6_n_0));
  LUT6 #(
    .INIT(64'hF52AF5AD000A70AA)) 
    g24_b6__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g24_b6__0_n_0));
  LUT6 #(
    .INIT(64'hF52AF5AD000A70AA)) 
    g24_b6__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g24_b6__1_n_0));
  LUT6 #(
    .INIT(64'hF52AF5AD000A70AA)) 
    g24_b6__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g24_b6__2_n_0));
  LUT6 #(
    .INIT(64'hF52AF5AD000A70AA)) 
    g24_b6__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g24_b6__3_n_0));
  LUT6 #(
    .INIT(64'hF52AF5AD000A70AA)) 
    g24_b6__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g24_b6__4_n_0));
  LUT6 #(
    .INIT(64'h557A5FF8000A50BA)) 
    g24_b6__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g24_b6__5_n_0));
  LUT6 #(
    .INIT(64'h557A5FF8000A50BA)) 
    g24_b6__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g24_b6__6_n_0));
  LUT6 #(
    .INIT(64'hFFF00ABDA02000AF)) 
    g24_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g24_b6__7_n_0));
  LUT6 #(
    .INIT(64'h5550001FF57005FE)) 
    g24_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g24_b6__8_n_0));
  LUT6 #(
    .INIT(64'hFC07FFFE0003C40F)) 
    g24_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g24_b7_n_0));
  LUT6 #(
    .INIT(64'hF52AFFFD000A70AA)) 
    g24_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g24_b7__0_n_0));
  LUT6 #(
    .INIT(64'hF52AFFFD000A70AA)) 
    g24_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g24_b7__1_n_0));
  LUT6 #(
    .INIT(64'hF52AFFFD000A70AA)) 
    g24_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g24_b7__2_n_0));
  LUT6 #(
    .INIT(64'hF52AFFFD000A70AA)) 
    g24_b7__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g24_b7__3_n_0));
  LUT6 #(
    .INIT(64'hF52AFFFD000A70AA)) 
    g24_b7__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g24_b7__4_n_0));
  LUT6 #(
    .INIT(64'h557AFFFD000A50BA)) 
    g24_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g24_b7__5_n_0));
  LUT6 #(
    .INIT(64'h557AFFFD000A50BA)) 
    g24_b7__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g24_b7__6_n_0));
  LUT6 #(
    .INIT(64'hFFFAAABDA02000AF)) 
    g24_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g24_b7__7_n_0));
  LUT6 #(
    .INIT(64'h5550001FF57555FE)) 
    g24_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g24_b7__8_n_0));
  LUT6 #(
    .INIT(64'h8F04653BAECBE1BB)) 
    g25_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g25_b0_n_0));
  LUT6 #(
    .INIT(64'hEA20368FECDA56CF)) 
    g25_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g25_b0__0_n_0));
  LUT6 #(
    .INIT(64'hEA20368FECDA56CF)) 
    g25_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g25_b0__1_n_0));
  LUT6 #(
    .INIT(64'hEA20368FECDA56CF)) 
    g25_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g25_b0__2_n_0));
  LUT6 #(
    .INIT(64'hEA20368FECDA56CF)) 
    g25_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g25_b0__3_n_0));
  LUT6 #(
    .INIT(64'hEA20368FECDA56CF)) 
    g25_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g25_b0__4_n_0));
  LUT6 #(
    .INIT(64'h40751E9BE4DEDE8B)) 
    g25_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g25_b0__5_n_0));
  LUT6 #(
    .INIT(64'h40751E9BE4DEDE8B)) 
    g25_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g25_b0__6_n_0));
  LUT6 #(
    .INIT(64'h68770A9AEC56DACF)) 
    g25_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g25_b0__7_n_0));
  LUT6 #(
    .INIT(64'hC8FDA09ABC138FCF)) 
    g25_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g25_b0__8_n_0));
  LUT6 #(
    .INIT(64'h45B491EED2556238)) 
    g25_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g25_b1_n_0));
  LUT6 #(
    .INIT(64'h326543FC59331C85)) 
    g25_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g25_b1__0_n_0));
  LUT6 #(
    .INIT(64'h326543FC59331C85)) 
    g25_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g25_b1__1_n_0));
  LUT6 #(
    .INIT(64'h326543FC59331C85)) 
    g25_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g25_b1__2_n_0));
  LUT6 #(
    .INIT(64'h326543FC59331C85)) 
    g25_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g25_b1__3_n_0));
  LUT6 #(
    .INIT(64'h326543FC59331C85)) 
    g25_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g25_b1__4_n_0));
  LUT6 #(
    .INIT(64'h9A31E9A973261E84)) 
    g25_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g25_b1__5_n_0));
  LUT6 #(
    .INIT(64'h9A31E9A973261E84)) 
    g25_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g25_b1__6_n_0));
  LUT6 #(
    .INIT(64'h9213EDB8790C1B91)) 
    g25_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g25_b1__7_n_0));
  LUT6 #(
    .INIT(64'hB219673269095ED4)) 
    g25_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g25_b1__8_n_0));
  LUT6 #(
    .INIT(64'hB4B83BFB9AC16343)) 
    g25_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g25_b2_n_0));
  LUT6 #(
    .INIT(64'h65C58FDFC9521E1A)) 
    g25_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g25_b2__0_n_0));
  LUT6 #(
    .INIT(64'h65C58FDFC9521E1A)) 
    g25_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g25_b2__1_n_0));
  LUT6 #(
    .INIT(64'h65C58FDFC9521E1A)) 
    g25_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g25_b2__2_n_0));
  LUT6 #(
    .INIT(64'h65C58FDFC9521E1A)) 
    g25_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g25_b2__3_n_0));
  LUT6 #(
    .INIT(64'h65C58FDFC9521E1A)) 
    g25_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g25_b2__4_n_0));
  LUT6 #(
    .INIT(64'hCF90AFCFE146340F)) 
    g25_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g25_b2__5_n_0));
  LUT6 #(
    .INIT(64'hCF90AFCFE146340F)) 
    g25_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g25_b2__6_n_0));
  LUT6 #(
    .INIT(64'h4F9AEFCA694E700B)) 
    g25_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g25_b2__7_n_0));
  LUT6 #(
    .INIT(64'hC798E5422D4F754F)) 
    g25_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g25_b2__8_n_0));
  LUT6 #(
    .INIT(64'hF908995BBA9F6171)) 
    g25_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g25_b3_n_0));
  LUT6 #(
    .INIT(64'hD780C39BCDEB1617)) 
    g25_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g25_b3__0_n_0));
  LUT6 #(
    .INIT(64'hD780C39BCDEB1617)) 
    g25_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g25_b3__1_n_0));
  LUT6 #(
    .INIT(64'hD780C39BCDEB1617)) 
    g25_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g25_b3__2_n_0));
  LUT6 #(
    .INIT(64'hD780C39BCDEB1617)) 
    g25_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g25_b3__3_n_0));
  LUT6 #(
    .INIT(64'hD780C39BCDEB1617)) 
    g25_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g25_b3__4_n_0));
  LUT6 #(
    .INIT(64'h55C163CBC7EE3E03)) 
    g25_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g25_b3__5_n_0));
  LUT6 #(
    .INIT(64'h55C163CBC7EE3E03)) 
    g25_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g25_b3__6_n_0));
  LUT6 #(
    .INIT(64'hD7C322CA6D466B57)) 
    g25_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g25_b3__7_n_0));
  LUT6 #(
    .INIT(64'hDFC982EA69433B47)) 
    g25_b3__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g25_b3__8_n_0));
  LUT6 #(
    .INIT(64'h602205989C01DD41)) 
    g25_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g25_b4_n_0));
  LUT6 #(
    .INIT(64'h140C22C1E102F312)) 
    g25_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g25_b4__0_n_0));
  LUT6 #(
    .INIT(64'h140C22C1E102F312)) 
    g25_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g25_b4__1_n_0));
  LUT6 #(
    .INIT(64'h140C22C1E102F312)) 
    g25_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g25_b4__2_n_0));
  LUT6 #(
    .INIT(64'h140C22C1E102F312)) 
    g25_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g25_b4__3_n_0));
  LUT6 #(
    .INIT(64'h140C22C1E102F312)) 
    g25_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g25_b4__4_n_0));
  LUT6 #(
    .INIT(64'h1C08829141527153)) 
    g25_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g25_b4__5_n_0));
  LUT6 #(
    .INIT(64'h1C08829141527153)) 
    g25_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g25_b4__6_n_0));
  LUT6 #(
    .INIT(64'h14228684E3F22003)) 
    g25_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g25_b4__7_n_0));
  LUT6 #(
    .INIT(64'h96A00406A2B36142)) 
    g25_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g25_b4__8_n_0));
  LUT6 #(
    .INIT(64'h6000811B9D01F341)) 
    g25_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g25_b5_n_0));
  LUT6 #(
    .INIT(64'h1400428BE3025F12)) 
    g25_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g25_b5__0_n_0));
  LUT6 #(
    .INIT(64'h1400428BE3025F12)) 
    g25_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g25_b5__1_n_0));
  LUT6 #(
    .INIT(64'h1400428BE3025F12)) 
    g25_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g25_b5__2_n_0));
  LUT6 #(
    .INIT(64'h1400428BE3025F12)) 
    g25_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g25_b5__3_n_0));
  LUT6 #(
    .INIT(64'h1400428BE3025F12)) 
    g25_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g25_b5__4_n_0));
  LUT6 #(
    .INIT(64'h1400428B41537507)) 
    g25_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g25_b5__5_n_0));
  LUT6 #(
    .INIT(64'h1400428B41537507)) 
    g25_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g25_b5__6_n_0));
  LUT6 #(
    .INIT(64'h9402028AEB5B2003)) 
    g25_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g25_b5__7_n_0));
  LUT6 #(
    .INIT(64'h96A20002EA0B2147)) 
    g25_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g25_b5__8_n_0));
  LUT6 #(
    .INIT(64'h6020819B9E01FB41)) 
    g25_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g25_b7_n_0));
  LUT6 #(
    .INIT(64'h140442CBE902DF12)) 
    g25_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g25_b7__0_n_0));
  LUT6 #(
    .INIT(64'h140442CBE902DF12)) 
    g25_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g25_b7__1_n_0));
  LUT6 #(
    .INIT(64'h140442CBE902DF12)) 
    g25_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g25_b7__2_n_0));
  LUT6 #(
    .INIT(64'h140442CBE902DF12)) 
    g25_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g25_b7__3_n_0));
  LUT6 #(
    .INIT(64'h140442CBE902DF12)) 
    g25_b7__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g25_b7__4_n_0));
  LUT6 #(
    .INIT(64'h1C00C28B41567547)) 
    g25_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g25_b7__5_n_0));
  LUT6 #(
    .INIT(64'h1C00C28B41567547)) 
    g25_b7__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g25_b7__6_n_0));
  LUT6 #(
    .INIT(64'h9402868AEBDE2003)) 
    g25_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g25_b7__7_n_0));
  LUT6 #(
    .INIT(64'h96A80402EA8B6147)) 
    g25_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g25_b7__8_n_0));
  LUT6 #(
    .INIT(64'h411CC5740A44F2BA)) 
    g26_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g26_b0_n_0));
  LUT6 #(
    .INIT(64'h12A1723588305DCD)) 
    g26_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g26_b0__0_n_0));
  LUT6 #(
    .INIT(64'h12A1723588305DCD)) 
    g26_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g26_b0__1_n_0));
  LUT6 #(
    .INIT(64'h12A1723588305DCD)) 
    g26_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g26_b0__2_n_0));
  LUT6 #(
    .INIT(64'h12A1723588305DCD)) 
    g26_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g26_b0__3_n_0));
  LUT6 #(
    .INIT(64'h12A1723588305DCD)) 
    g26_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g26_b0__4_n_0));
  LUT6 #(
    .INIT(64'h12A17A312064DF8C)) 
    g26_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g26_b0__5_n_0));
  LUT6 #(
    .INIT(64'h12A17A312064DF8C)) 
    g26_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g26_b0__6_n_0));
  LUT6 #(
    .INIT(64'hB0232B70AA4C9A98)) 
    g26_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g26_b0__7_n_0));
  LUT6 #(
    .INIT(64'h10892170FA199F98)) 
    g26_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g26_b0__8_n_0));
  LUT6 #(
    .INIT(64'h1B9F2C390EF06660)) 
    g26_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g26_b1_n_0));
  LUT6 #(
    .INIT(64'h8BEBA487A8553C14)) 
    g26_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g26_b1__0_n_0));
  LUT6 #(
    .INIT(64'h8BEBA487A8553C14)) 
    g26_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g26_b1__1_n_0));
  LUT6 #(
    .INIT(64'h8BEBA487A8553C14)) 
    g26_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g26_b1__2_n_0));
  LUT6 #(
    .INIT(64'h8BEBA487A8553C14)) 
    g26_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g26_b1__3_n_0));
  LUT6 #(
    .INIT(64'h8BEBA487A8553C14)) 
    g26_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g26_b1__4_n_0));
  LUT6 #(
    .INIT(64'h83EF0ED2AA543C14)) 
    g26_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g26_b1__5_n_0));
  LUT6 #(
    .INIT(64'h83EF0ED2AA543C14)) 
    g26_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g26_b1__6_n_0));
  LUT6 #(
    .INIT(64'h09E54BD7287C7D00)) 
    g26_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g26_b1__7_n_0));
  LUT6 #(
    .INIT(64'h01EDEB552C782D41)) 
    g26_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g26_b1__8_n_0));
  LUT6 #(
    .INIT(64'h29B6D08595B60B11)) 
    g26_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g26_b2_n_0));
  LUT6 #(
    .INIT(64'h866D5162636D8A03)) 
    g26_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g26_b2__0_n_0));
  LUT6 #(
    .INIT(64'h866D5162636D8A03)) 
    g26_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g26_b2__1_n_0));
  LUT6 #(
    .INIT(64'h866D5162636D8A03)) 
    g26_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g26_b2__2_n_0));
  LUT6 #(
    .INIT(64'h866D5162636D8A03)) 
    g26_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g26_b2__3_n_0));
  LUT6 #(
    .INIT(64'h866D5162636D8A03)) 
    g26_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g26_b2__4_n_0));
  LUT6 #(
    .INIT(64'h8E69D122CB390247)) 
    g26_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g26_b2__5_n_0));
  LUT6 #(
    .INIT(64'h8E69D122CB390247)) 
    g26_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g26_b2__6_n_0));
  LUT6 #(
    .INIT(64'hA641C536419B4716)) 
    g26_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g26_b2__7_n_0));
  LUT6 #(
    .INIT(64'h8663CF3C518A4213)) 
    g26_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g26_b2__8_n_0));
  LUT6 #(
    .INIT(64'h6E8F739E01D2B9B1)) 
    g26_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g26_b3_n_0));
  LUT6 #(
    .INIT(64'hBCEA1FE90259C747)) 
    g26_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g26_b3__0_n_0));
  LUT6 #(
    .INIT(64'hBCEA1FE90259C747)) 
    g26_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g26_b3__1_n_0));
  LUT6 #(
    .INIT(64'hBCEA1FE90259C747)) 
    g26_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g26_b3__2_n_0));
  LUT6 #(
    .INIT(64'hBCEA1FE90259C747)) 
    g26_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g26_b3__3_n_0));
  LUT6 #(
    .INIT(64'hBCEA1FE90259C747)) 
    g26_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g26_b3__4_n_0));
  LUT6 #(
    .INIT(64'h94FE97ADA209CF43)) 
    g26_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g26_b3__5_n_0));
  LUT6 #(
    .INIT(64'h94FE97ADA209CF43)) 
    g26_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g26_b3__6_n_0));
  LUT6 #(
    .INIT(64'h3E5EC2FD8A83DB06)) 
    g26_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g26_b3__7_n_0));
  LUT6 #(
    .INIT(64'h1456E25D9F87CB56)) 
    g26_b3__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g26_b3__8_n_0));
  LUT6 #(
    .INIT(64'h20A303D66EB0F85A)) 
    g26_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g26_b4_n_0));
  LUT6 #(
    .INIT(64'h044E0A79BC45D599)) 
    g26_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g26_b4__0_n_0));
  LUT6 #(
    .INIT(64'h044E0A79BC45D599)) 
    g26_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g26_b4__1_n_0));
  LUT6 #(
    .INIT(64'h044E0A79BC45D599)) 
    g26_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g26_b4__2_n_0));
  LUT6 #(
    .INIT(64'h044E0A79BC45D599)) 
    g26_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g26_b4__3_n_0));
  LUT6 #(
    .INIT(64'h044E0A79BC45D599)) 
    g26_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g26_b4__4_n_0));
  LUT6 #(
    .INIT(64'h8C0AA22D9E5477C8)) 
    g26_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g26_b4__5_n_0));
  LUT6 #(
    .INIT(64'h8C0AA22D9E5477C8)) 
    g26_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g26_b4__6_n_0));
  LUT6 #(
    .INIT(64'h040AE62DBED46788)) 
    g26_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g26_b4__7_n_0));
  LUT6 #(
    .INIT(64'h2CA8CE05AA85739C)) 
    g26_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g26_b4__8_n_0));
  LUT6 #(
    .INIT(64'h34BF53C77E38FDE0)) 
    g26_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g26_b5_n_0));
  LUT6 #(
    .INIT(64'h25EF1B7ABD85F754)) 
    g26_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g26_b5__0_n_0));
  LUT6 #(
    .INIT(64'h25EF1B7ABD85F754)) 
    g26_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g26_b5__1_n_0));
  LUT6 #(
    .INIT(64'h25EF1B7ABD85F754)) 
    g26_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g26_b5__2_n_0));
  LUT6 #(
    .INIT(64'h25EF1B7ABD85F754)) 
    g26_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g26_b5__3_n_0));
  LUT6 #(
    .INIT(64'h25EF1B7ABD85F754)) 
    g26_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g26_b5__4_n_0));
  LUT6 #(
    .INIT(64'h8FBAB12F1FD4FD51)) 
    g26_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g26_b5__5_n_0));
  LUT6 #(
    .INIT(64'h8FBAB12F1FD4FD51)) 
    g26_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g26_b5__6_n_0));
  LUT6 #(
    .INIT(64'h271AE57FBFF6AD40)) 
    g26_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g26_b5__7_n_0));
  LUT6 #(
    .INIT(64'h2FB84FD5BBA7F815)) 
    g26_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g26_b5__8_n_0));
  LUT6 #(
    .INIT(64'h3CBF73C7FE3EF9F8)) 
    g26_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g26_b7_n_0));
  LUT6 #(
    .INIT(64'hA5EF1F7AFDADD7D5)) 
    g26_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g26_b7__0_n_0));
  LUT6 #(
    .INIT(64'hA5EF1F7AFDADD7D5)) 
    g26_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g26_b7__1_n_0));
  LUT6 #(
    .INIT(64'hA5EF1F7AFDADD7D5)) 
    g26_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g26_b7__2_n_0));
  LUT6 #(
    .INIT(64'hA5EF1F7AFDADD7D5)) 
    g26_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g26_b7__3_n_0));
  LUT6 #(
    .INIT(64'hA5EF1F7AFDADD7D5)) 
    g26_b7__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g26_b7__4_n_0));
  LUT6 #(
    .INIT(64'h8FFAB52F5FFCFFC1)) 
    g26_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g26_b7__5_n_0));
  LUT6 #(
    .INIT(64'h8FFAB52F5FFCFFC1)) 
    g26_b7__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g26_b7__6_n_0));
  LUT6 #(
    .INIT(64'h2F5AE57FFFD6AFD4)) 
    g26_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g26_b7__7_n_0));
  LUT6 #(
    .INIT(64'hAFF84FFDBF87FA95)) 
    g26_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g26_b7__8_n_0));
  LUT6 #(
    .INIT(64'h424077CB708051D6)) 
    g27_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g27_b0_n_0));
  LUT6 #(
    .INIT(64'h18103FDA15401379)) 
    g27_b0__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g27_b0__0_n_0));
  LUT6 #(
    .INIT(64'h18103FDA15401379)) 
    g27_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g27_b0__1_n_0));
  LUT6 #(
    .INIT(64'h18103FDA15401379)) 
    g27_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g27_b0__2_n_0));
  LUT6 #(
    .INIT(64'h18103FDA15401379)) 
    g27_b0__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g27_b0__3_n_0));
  LUT6 #(
    .INIT(64'h18103FDA15401379)) 
    g27_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g27_b0__4_n_0));
  LUT6 #(
    .INIT(64'h3004B59F9500B329)) 
    g27_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g27_b0__5_n_0));
  LUT6 #(
    .INIT(64'h3004B59F9500B329)) 
    g27_b0__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g27_b0__6_n_0));
  LUT6 #(
    .INIT(64'h3A2EB08A3702E228)) 
    g27_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g27_b0__7_n_0));
  LUT6 #(
    .INIT(64'h3A0490003717F26D)) 
    g27_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g27_b0__8_n_0));
  LUT6 #(
    .INIT(64'h5011D42AE1772818)) 
    g27_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g27_b1_n_0));
  LUT6 #(
    .INIT(64'h1103718C563F8481)) 
    g27_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g27_b1__0_n_0));
  LUT6 #(
    .INIT(64'h1103718C563F8481)) 
    g27_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g27_b1__1_n_0));
  LUT6 #(
    .INIT(64'h1103718C563F8481)) 
    g27_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g27_b1__2_n_0));
  LUT6 #(
    .INIT(64'h1103718C563F8481)) 
    g27_b1__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g27_b1__3_n_0));
  LUT6 #(
    .INIT(64'h1103718C563F8481)) 
    g27_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g27_b1__4_n_0));
  LUT6 #(
    .INIT(64'h130259987E2B06C0)) 
    g27_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g27_b1__5_n_0));
  LUT6 #(
    .INIT(64'h130259987E2B06C0)) 
    g27_b1__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g27_b1__6_n_0));
  LUT6 #(
    .INIT(64'hB32009895C811795)) 
    g27_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g27_b1__7_n_0));
  LUT6 #(
    .INIT(64'hB9022B2B599006C4)) 
    g27_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g27_b1__8_n_0));
  LUT6 #(
    .INIT(64'h94458D51732D2371)) 
    g27_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g27_b2_n_0));
  LUT6 #(
    .INIT(64'h6132E2131FA60E17)) 
    g27_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g27_b2__0_n_0));
  LUT6 #(
    .INIT(64'h6132E2131FA60E17)) 
    g27_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g27_b2__1_n_0));
  LUT6 #(
    .INIT(64'h6132E2131FA60E17)) 
    g27_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g27_b2__2_n_0));
  LUT6 #(
    .INIT(64'h6132E2131FA60E17)) 
    g27_b2__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g27_b2__3_n_0));
  LUT6 #(
    .INIT(64'h6132E2131FA60E17)) 
    g27_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g27_b2__4_n_0));
  LUT6 #(
    .INIT(64'h613262531DA72E07)) 
    g27_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g27_b2__5_n_0));
  LUT6 #(
    .INIT(64'h613262531DA72E07)) 
    g27_b2__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g27_b2__6_n_0));
  LUT6 #(
    .INIT(64'hC1B232131D0F2E53)) 
    g27_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g27_b2__7_n_0));
  LUT6 #(
    .INIT(64'h6B1A18B3485B3B03)) 
    g27_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g27_b2__8_n_0));
  LUT6 #(
    .INIT(64'hF3141546C60A0833)) 
    g27_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g27_b3_n_0));
  LUT6 #(
    .INIT(64'h5F2123387888800F)) 
    g27_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g27_b3__0_n_0));
  LUT6 #(
    .INIT(64'h5F2123387888800F)) 
    g27_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g27_b3__1_n_0));
  LUT6 #(
    .INIT(64'h5F2123387888800F)) 
    g27_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g27_b3__2_n_0));
  LUT6 #(
    .INIT(64'h5F2123387888800F)) 
    g27_b3__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g27_b3__3_n_0));
  LUT6 #(
    .INIT(64'h5F2123387888800F)) 
    g27_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g27_b3__4_n_0));
  LUT6 #(
    .INIT(64'h57252139509C0A4A)) 
    g27_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g27_b3__5_n_0));
  LUT6 #(
    .INIT(64'h57252139509C0A4A)) 
    g27_b3__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g27_b3__6_n_0));
  LUT6 #(
    .INIT(64'h5727213850940A4E)) 
    g27_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g27_b3__7_n_0));
  LUT6 #(
    .INIT(64'hF52D019801911A1E)) 
    g27_b3__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g27_b3__8_n_0));
  LUT6 #(
    .INIT(64'h6A406C089F81BC35)) 
    g27_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g27_b4_n_0));
  LUT6 #(
    .INIT(64'h9C10B480EB42E527)) 
    g27_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g27_b4__0_n_0));
  LUT6 #(
    .INIT(64'h9C10B480EB42E527)) 
    g27_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g27_b4__1_n_0));
  LUT6 #(
    .INIT(64'h9C10B480EB42E527)) 
    g27_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g27_b4__2_n_0));
  LUT6 #(
    .INIT(64'h9C10B480EB42E527)) 
    g27_b4__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g27_b4__3_n_0));
  LUT6 #(
    .INIT(64'h9C10B480EB42E527)) 
    g27_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g27_b4__4_n_0));
  LUT6 #(
    .INIT(64'h344414D0C1574F72)) 
    g27_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g27_b4__5_n_0));
  LUT6 #(
    .INIT(64'h344414D0C1574F72)) 
    g27_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g27_b4__6_n_0));
  LUT6 #(
    .INIT(64'h3CE41080CBF54A23)) 
    g27_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g27_b4__7_n_0));
  LUT6 #(
    .INIT(64'h96EE90029EF00A62)) 
    g27_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g27_b4__8_n_0));
  LUT6 #(
    .INIT(64'h99C07C04FB203031)) 
    g27_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g27_b5_n_0));
  LUT6 #(
    .INIT(64'hC350B520DF040507)) 
    g27_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g27_b5__0_n_0));
  LUT6 #(
    .INIT(64'hC350B520DF040507)) 
    g27_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g27_b5__1_n_0));
  LUT6 #(
    .INIT(64'hC350B520DF040507)) 
    g27_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g27_b5__2_n_0));
  LUT6 #(
    .INIT(64'hC350B520DF040507)) 
    g27_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g27_b5__3_n_0));
  LUT6 #(
    .INIT(64'hC350B520DF040507)) 
    g27_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g27_b5__4_n_0));
  LUT6 #(
    .INIT(64'hE14115705D450F02)) 
    g27_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g27_b5__5_n_0));
  LUT6 #(
    .INIT(64'hE14115705D450F02)) 
    g27_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g27_b5__6_n_0));
  LUT6 #(
    .INIT(64'h6BE150205F450E02)) 
    g27_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g27_b5__7_n_0));
  LUT6 #(
    .INIT(64'hEBCB58001F500A12)) 
    g27_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g27_b5__8_n_0));
  LUT6 #(
    .INIT(64'hE7C07C1CFCE03F31)) 
    g27_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g27_b6_n_0));
  LUT6 #(
    .INIT(64'h7E50B5A1F554AF07)) 
    g27_b6__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g27_b6__0_n_0));
  LUT6 #(
    .INIT(64'h7E50B5A1F554AF07)) 
    g27_b6__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g27_b6__1_n_0));
  LUT6 #(
    .INIT(64'h7E50B5A1F554AF07)) 
    g27_b6__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g27_b6__2_n_0));
  LUT6 #(
    .INIT(64'h7E50B5A1F554AF07)) 
    g27_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g27_b6__3_n_0));
  LUT6 #(
    .INIT(64'h7E50B5A1F554AF07)) 
    g27_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g27_b6__4_n_0));
  LUT6 #(
    .INIT(64'hF41517F0FD500F57)) 
    g27_b6__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g27_b6__5_n_0));
  LUT6 #(
    .INIT(64'hF41517F0FD500F57)) 
    g27_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g27_b6__6_n_0));
  LUT6 #(
    .INIT(64'h7EB552A05FFA5E02)) 
    g27_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g27_b6__7_n_0));
  LUT6 #(
    .INIT(64'hFEB5F8001FFA0B52)) 
    g27_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g27_b6__8_n_0));
  LUT6 #(
    .INIT(64'hFFC07C1CFFE03F31)) 
    g27_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g27_b7_n_0));
  LUT6 #(
    .INIT(64'hFF50B5A1FF54AF07)) 
    g27_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g27_b7__0_n_0));
  LUT6 #(
    .INIT(64'hFF50B5A1FF54AF07)) 
    g27_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g27_b7__1_n_0));
  LUT6 #(
    .INIT(64'hFF50B5A1FF54AF07)) 
    g27_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g27_b7__2_n_0));
  LUT6 #(
    .INIT(64'hFF50B5A1FF54AF07)) 
    g27_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g27_b7__3_n_0));
  LUT6 #(
    .INIT(64'hFF50B5A1FF54AF07)) 
    g27_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g27_b7__4_n_0));
  LUT6 #(
    .INIT(64'hF55517F0FD550F57)) 
    g27_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g27_b7__5_n_0));
  LUT6 #(
    .INIT(64'hF55517F0FD550F57)) 
    g27_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g27_b7__6_n_0));
  LUT6 #(
    .INIT(64'h7FF552A05FFF5E02)) 
    g27_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g27_b7__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFF8001FFA0B52)) 
    g27_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g27_b7__8_n_0));
  LUT6 #(
    .INIT(64'hEA8EB31038FE4DD3)) 
    g28_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g28_b0_n_0));
  LUT6 #(
    .INIT(64'hDCE84F0185FDB25B)) 
    g28_b0__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g28_b0__0_n_0));
  LUT6 #(
    .INIT(64'hDCE84F0185FDB25B)) 
    g28_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g28_b0__1_n_0));
  LUT6 #(
    .INIT(64'hDCE84F0185FDB25B)) 
    g28_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g28_b0__2_n_0));
  LUT6 #(
    .INIT(64'hDCE84F0185FDB25B)) 
    g28_b0__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g28_b0__3_n_0));
  LUT6 #(
    .INIT(64'hDCE84F0185FDB25B)) 
    g28_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g28_b0__4_n_0));
  LUT6 #(
    .INIT(64'hD4EC4705AFE8B25B)) 
    g28_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g28_b0__5_n_0));
  LUT6 #(
    .INIT(64'hD4EC4705AFE8B25B)) 
    g28_b0__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g28_b0__6_n_0));
  LUT6 #(
    .INIT(64'hDE4E425425E2F75E)) 
    g28_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g28_b0__7_n_0));
  LUT6 #(
    .INIT(64'h5EC4EAFC65A7A30A)) 
    g28_b0__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g28_b0__8_n_0));
  LUT6 #(
    .INIT(64'h143801ACC4F6D194)) 
    g28_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g28_b1_n_0));
  LUT6 #(
    .INIT(64'h218502E4707D5361)) 
    g28_b1__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g28_b1__0_n_0));
  LUT6 #(
    .INIT(64'h218502E4707D5361)) 
    g28_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g28_b1__1_n_0));
  LUT6 #(
    .INIT(64'h218502E4707D5361)) 
    g28_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g28_b1__2_n_0));
  LUT6 #(
    .INIT(64'h218502E4707D5361)) 
    g28_b1__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g28_b1__3_n_0));
  LUT6 #(
    .INIT(64'h218502E4707D5361)) 
    g28_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g28_b1__4_n_0));
  LUT6 #(
    .INIT(64'h0B9088A1FA38D321)) 
    g28_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g28_b1__5_n_0));
  LUT6 #(
    .INIT(64'h0B9088A1FA38D321)) 
    g28_b1__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g28_b1__6_n_0));
  LUT6 #(
    .INIT(64'h01128DE0F212D734)) 
    g28_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g28_b1__7_n_0));
  LUT6 #(
    .INIT(64'hA130AF68A203C670)) 
    g28_b1__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g28_b1__8_n_0));
  LUT6 #(
    .INIT(64'hF404049E9B9E853B)) 
    g28_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g28_b2_n_0));
  LUT6 #(
    .INIT(64'h752020E9CBE9628F)) 
    g28_b2__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g28_b2__0_n_0));
  LUT6 #(
    .INIT(64'h752020E9CBE9628F)) 
    g28_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g28_b2__1_n_0));
  LUT6 #(
    .INIT(64'h752020E9CBE9628F)) 
    g28_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g28_b2__2_n_0));
  LUT6 #(
    .INIT(64'h752020E9CBE9628F)) 
    g28_b2__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g28_b2__3_n_0));
  LUT6 #(
    .INIT(64'h752020E9CBE9628F)) 
    g28_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g28_b2__4_n_0));
  LUT6 #(
    .INIT(64'h553082B8C3ED4A9B)) 
    g28_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g28_b2__5_n_0));
  LUT6 #(
    .INIT(64'h553082B8C3ED4A9B)) 
    g28_b2__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g28_b2__6_n_0));
  LUT6 #(
    .INIT(64'h553082B8C1674BDE)) 
    g28_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g28_b2__7_n_0));
  LUT6 #(
    .INIT(64'hD79A82B880324BDE)) 
    g28_b2__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g28_b2__8_n_0));
  LUT6 #(
    .INIT(64'h9B1C061BACEDB4FA)) 
    g28_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g28_b3_n_0));
  LUT6 #(
    .INIT(64'hCBA1288BE4F665DD)) 
    g28_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g28_b3__0_n_0));
  LUT6 #(
    .INIT(64'hCBA1288BE4F665DD)) 
    g28_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g28_b3__1_n_0));
  LUT6 #(
    .INIT(64'hCBA1288BE4F665DD)) 
    g28_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g28_b3__2_n_0));
  LUT6 #(
    .INIT(64'hCBA1288BE4F665DD)) 
    g28_b3__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g28_b3__3_n_0));
  LUT6 #(
    .INIT(64'hCBA1288BE4F665DD)) 
    g28_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g28_b3__4_n_0));
  LUT6 #(
    .INIT(64'h43E5029EECF2EF98)) 
    g28_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g28_b3__5_n_0));
  LUT6 #(
    .INIT(64'h43E5029EECF2EF98)) 
    g28_b3__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g28_b3__6_n_0));
  LUT6 #(
    .INIT(64'h416D03DACE70FED9)) 
    g28_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g28_b3__7_n_0));
  LUT6 #(
    .INIT(64'hC9E5A9F28A34ABCD)) 
    g28_b3__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g28_b3__8_n_0));
  LUT6 #(
    .INIT(64'h2B999D876CD3279C)) 
    g28_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g28_b4_n_0));
  LUT6 #(
    .INIT(64'h8EC3E36AB45B2EE1)) 
    g28_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g28_b4__0_n_0));
  LUT6 #(
    .INIT(64'h8EC3E36AB45B2EE1)) 
    g28_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g28_b4__1_n_0));
  LUT6 #(
    .INIT(64'h8EC3E36AB45B2EE1)) 
    g28_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g28_b4__2_n_0));
  LUT6 #(
    .INIT(64'h8EC3E36AB45B2EE1)) 
    g28_b4__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g28_b4__3_n_0));
  LUT6 #(
    .INIT(64'h8EC3E36AB45B2EE1)) 
    g28_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g28_b4__4_n_0));
  LUT6 #(
    .INIT(64'h86C7C17BB65A86B5)) 
    g28_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g28_b4__5_n_0));
  LUT6 #(
    .INIT(64'h86C7C17BB65A86B5)) 
    g28_b4__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g28_b4__6_n_0));
  LUT6 #(
    .INIT(64'h86E7C16B1C7AD3A5)) 
    g28_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g28_b4__7_n_0));
  LUT6 #(
    .INIT(64'h2CE5E34B497BC2B5)) 
    g28_b4__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g28_b4__8_n_0));
  LUT6 #(
    .INIT(64'h809C1387941CD794)) 
    g28_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g28_b5_n_0));
  LUT6 #(
    .INIT(64'h40E10B6A61A17B61)) 
    g28_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g28_b5__0_n_0));
  LUT6 #(
    .INIT(64'h40E10B6A61A17B61)) 
    g28_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g28_b5__1_n_0));
  LUT6 #(
    .INIT(64'h40E10B6A61A17B61)) 
    g28_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g28_b5__2_n_0));
  LUT6 #(
    .INIT(64'h40E10B6A61A17B61)) 
    g28_b5__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g28_b5__3_n_0));
  LUT6 #(
    .INIT(64'h40E10B6A61A17B61)) 
    g28_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g28_b5__4_n_0));
  LUT6 #(
    .INIT(64'hC2A0812F43B0D335)) 
    g28_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g28_b5__5_n_0));
  LUT6 #(
    .INIT(64'hC2A0812F43B0D335)) 
    g28_b5__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g28_b5__6_n_0));
  LUT6 #(
    .INIT(64'h420AC17AE33A8370)) 
    g28_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g28_b5__7_n_0));
  LUT6 #(
    .INIT(64'hC22043F0A32FC235)) 
    g28_b5__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g28_b5__8_n_0));
  LUT6 #(
    .INIT(64'h839C1F87FC1FF79C)) 
    g28_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g28_b7_n_0));
  LUT6 #(
    .INIT(64'h4AE1AB6AF5AB7FE1)) 
    g28_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g28_b7__0_n_0));
  LUT6 #(
    .INIT(64'h4AE1AB6AF5AB7FE1)) 
    g28_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g28_b7__1_n_0));
  LUT6 #(
    .INIT(64'h4AE1AB6AF5AB7FE1)) 
    g28_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g28_b7__2_n_0));
  LUT6 #(
    .INIT(64'h4AE1AB6AF5AB7FE1)) 
    g28_b7__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g28_b7__3_n_0));
  LUT6 #(
    .INIT(64'h4AE1AB6AF5AB7FE1)) 
    g28_b7__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g28_b7__4_n_0));
  LUT6 #(
    .INIT(64'hC2A5817F57FAD7B5)) 
    g28_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g28_b7__5_n_0));
  LUT6 #(
    .INIT(64'hC2A5817F57FAD7B5)) 
    g28_b7__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g28_b7__6_n_0));
  LUT6 #(
    .INIT(64'h42AFC17AFF7A83F5)) 
    g28_b7__7
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g28_b7__7_n_0));
  LUT6 #(
    .INIT(64'hEAA543FAAB7FC2B5)) 
    g28_b7__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g28_b7__8_n_0));
  LUT6 #(
    .INIT(64'h3E406A1A8F6F5B5F)) 
    g29_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g29_b0_n_0));
  LUT6 #(
    .INIT(64'hAD109C89EABE9BBB)) 
    g29_b0__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g29_b0__0_n_0));
  LUT6 #(
    .INIT(64'hAD109C89EABE9BBB)) 
    g29_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g29_b0__1_n_0));
  LUT6 #(
    .INIT(64'hAD109C89EABE9BBB)) 
    g29_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g29_b0__2_n_0));
  LUT6 #(
    .INIT(64'hAD109C89EABE9BBB)) 
    g29_b0__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g29_b0__3_n_0));
  LUT6 #(
    .INIT(64'hAD109C89EABE9BBB)) 
    g29_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g29_b0__4_n_0));
  LUT6 #(
    .INIT(64'h255416CC68FF33EF)) 
    g29_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g29_b0__5_n_0));
  LUT6 #(
    .INIT(64'h255416CC68FF33EF)) 
    g29_b0__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g29_b0__6_n_0));
  LUT6 #(
    .INIT(64'h2DDC128862DF36FF)) 
    g29_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g29_b0__7_n_0));
  LUT6 #(
    .INIT(64'h85FE38AA36CE23EE)) 
    g29_b0__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g29_b0__8_n_0));
  LUT6 #(
    .INIT(64'hF5840C317D4B49CC)) 
    g29_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g29_b1_n_0));
  LUT6 #(
    .INIT(64'h7760A007B79A92F0)) 
    g29_b1__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g29_b1__0_n_0));
  LUT6 #(
    .INIT(64'h7760A007B79A92F0)) 
    g29_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g29_b1__1_n_0));
  LUT6 #(
    .INIT(64'h7760A007B79A92F0)) 
    g29_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g29_b1__2_n_0));
  LUT6 #(
    .INIT(64'h7760A007B79A92F0)) 
    g29_b1__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g29_b1__3_n_0));
  LUT6 #(
    .INIT(64'h7760A007B79A92F0)) 
    g29_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g29_b1__4_n_0));
  LUT6 #(
    .INIT(64'hD5310A5235DBB0E1)) 
    g29_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g29_b1__5_n_0));
  LUT6 #(
    .INIT(64'hD5310A5235DBB0E1)) 
    g29_b1__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g29_b1__6_n_0));
  LUT6 #(
    .INIT(64'h55B14A1235D3B0E5)) 
    g29_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g29_b1__7_n_0));
  LUT6 #(
    .INIT(64'h7FB3609A20D2A5A1)) 
    g29_b1__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g29_b1__8_n_0));
  LUT6 #(
    .INIT(64'hA5A29CE6E0F9C15A)) 
    g29_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g29_b2_n_0));
  LUT6 #(
    .INIT(64'h664CE17C54D75299)) 
    g29_b2__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g29_b2__0_n_0));
  LUT6 #(
    .INIT(64'h664CE17C54D75299)) 
    g29_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g29_b2__1_n_0));
  LUT6 #(
    .INIT(64'h664CE17C54D75299)) 
    g29_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g29_b2__2_n_0));
  LUT6 #(
    .INIT(64'h664CE17C54D75299)) 
    g29_b2__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g29_b2__3_n_0));
  LUT6 #(
    .INIT(64'h664CE17C54D75299)) 
    g29_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g29_b2__4_n_0));
  LUT6 #(
    .INIT(64'hCC19E978FE827289)) 
    g29_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g29_b2__5_n_0));
  LUT6 #(
    .INIT(64'hCC19E978FE827289)) 
    g29_b2__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g29_b2__6_n_0));
  LUT6 #(
    .INIT(64'hC6B1EC2CF40277C9)) 
    g29_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g29_b2__7_n_0));
  LUT6 #(
    .INIT(64'hEC11EE86E152769C)) 
    g29_b2__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g29_b2__8_n_0));
  LUT6 #(
    .INIT(64'h437350BE165F5E01)) 
    g29_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g29_b3_n_0));
  LUT6 #(
    .INIT(64'h1A1F11ED29BBB902)) 
    g29_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g29_b3__0_n_0));
  LUT6 #(
    .INIT(64'h1A1F11ED29BBB902)) 
    g29_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g29_b3__1_n_0));
  LUT6 #(
    .INIT(64'h1A1F11ED29BBB902)) 
    g29_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g29_b3__2_n_0));
  LUT6 #(
    .INIT(64'h1A1F11ED29BBB902)) 
    g29_b3__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g29_b3__3_n_0));
  LUT6 #(
    .INIT(64'h1A1F11ED29BBB902)) 
    g29_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g29_b3__4_n_0));
  LUT6 #(
    .INIT(64'h3A0F9BA823BE1156)) 
    g29_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g29_b3__5_n_0));
  LUT6 #(
    .INIT(64'h3A0F9BA823BE1156)) 
    g29_b3__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g29_b3__6_n_0));
  LUT6 #(
    .INIT(64'h32059FAD23BC1157)) 
    g29_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g29_b3__7_n_0));
  LUT6 #(
    .INIT(64'h122D37AF33A84556)) 
    g29_b3__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g29_b3__8_n_0));
  LUT6 #(
    .INIT(64'h9B9DF7D598EABC7A)) 
    g29_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g29_b4_n_0));
  LUT6 #(
    .INIT(64'hCBE37F73C1DCE59D)) 
    g29_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g29_b4__0_n_0));
  LUT6 #(
    .INIT(64'hCBE37F73C1DCE59D)) 
    g29_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g29_b4__1_n_0));
  LUT6 #(
    .INIT(64'hCBE37F73C1DCE59D)) 
    g29_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g29_b4__2_n_0));
  LUT6 #(
    .INIT(64'hCBE37F73C1DCE59D)) 
    g29_b4__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g29_b4__3_n_0));
  LUT6 #(
    .INIT(64'hCBE37F73C1DCE59D)) 
    g29_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g29_b4__4_n_0));
  LUT6 #(
    .INIT(64'hC3E7F737E9C86FD8)) 
    g29_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g29_b4__5_n_0));
  LUT6 #(
    .INIT(64'hC3E7F737E9C86FD8)) 
    g29_b4__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g29_b4__6_n_0));
  LUT6 #(
    .INIT(64'hEB6FE373CBE07ECC)) 
    g29_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g29_b4__7_n_0));
  LUT6 #(
    .INIT(64'hC3C5E9D9DFB57B99)) 
    g29_b4__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g29_b4__8_n_0));
  LUT6 #(
    .INIT(64'hBFFE77ED98F23CE4)) 
    g29_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g29_b5_n_0));
  LUT6 #(
    .INIT(64'hEFFD3FF6C15DA574)) 
    g29_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g29_b5__0_n_0));
  LUT6 #(
    .INIT(64'hEFFD3FF6C15DA574)) 
    g29_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g29_b5__1_n_0));
  LUT6 #(
    .INIT(64'hEFFD3FF6C15DA574)) 
    g29_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g29_b5__2_n_0));
  LUT6 #(
    .INIT(64'hEFFD3FF6C15DA574)) 
    g29_b5__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g29_b5__3_n_0));
  LUT6 #(
    .INIT(64'hEFFD3FF6C15DA574)) 
    g29_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g29_b5__4_n_0));
  LUT6 #(
    .INIT(64'hEFFDBDB7EB48AD70)) 
    g29_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g29_b5__5_n_0));
  LUT6 #(
    .INIT(64'hEFFDBDB7EB48AD70)) 
    g29_b5__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g29_b5__6_n_0));
  LUT6 #(
    .INIT(64'h6F7FFDF64BE0FD24)) 
    g29_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g29_b5__7_n_0));
  LUT6 #(
    .INIT(64'hC7D5FF5C1FB5FC71)) 
    g29_b5__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g29_b5__8_n_0));
  LUT6 #(
    .INIT(64'hBFFFF7FB98EA3CA0)) 
    g29_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g29_b6_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FDFC1DCA544)) 
    g29_b6__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g29_b6__0_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FDFC1DCA544)) 
    g29_b6__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g29_b6__1_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FDFC1DCA544)) 
    g29_b6__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g29_b6__2_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FDFC1DCA544)) 
    g29_b6__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g29_b6__3_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FDFC1DCA544)) 
    g29_b6__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g29_b6__4_n_0));
  LUT6 #(
    .INIT(64'hEFFFFF9FE9C88D50)) 
    g29_b6__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g29_b6__5_n_0));
  LUT6 #(
    .INIT(64'hEFFFFF9FE9C88D50)) 
    g29_b6__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g29_b6__6_n_0));
  LUT6 #(
    .INIT(64'hEF7FFFDF4BE0DC44)) 
    g29_b6__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g29_b6__7_n_0));
  LUT6 #(
    .INIT(64'hC7D5FDDD5FB5DD45)) 
    g29_b6__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g29_b6__8_n_0));
  LUT6 #(
    .INIT(64'hBFFFF7FF98FA3CE0)) 
    g29_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g29_b7_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FFFC1DDA554)) 
    g29_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g29_b7__0_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FFFC1DDA554)) 
    g29_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g29_b7__1_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FFFC1DDA554)) 
    g29_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g29_b7__2_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FFFC1DDA554)) 
    g29_b7__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g29_b7__3_n_0));
  LUT6 #(
    .INIT(64'hEFFF7FFFC1DDA554)) 
    g29_b7__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g29_b7__4_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFBFEBC8AD50)) 
    g29_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g29_b7__5_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFBFEBC8AD50)) 
    g29_b7__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g29_b7__6_n_0));
  LUT6 #(
    .INIT(64'hEF7FFFFF4BE0FD44)) 
    g29_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g29_b7__7_n_0));
  LUT6 #(
    .INIT(64'hC7D5FFDD5FB5FD55)) 
    g29_b7__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g29_b7__8_n_0));
  LUT6 #(
    .INIT(64'hF9C18A1C32B109F4)) 
    g2_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g2_b0_n_0));
  LUT6 #(
    .INIT(64'hD752C8A10D478275)) 
    g2_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g2_b0__0_n_0));
  LUT6 #(
    .INIT(64'hD752C8A10D478275)) 
    g2_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g2_b0__1_n_0));
  LUT6 #(
    .INIT(64'hD752C8A10D478275)) 
    g2_b0__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g2_b0__2_n_0));
  LUT6 #(
    .INIT(64'hD752C8A10D478275)) 
    g2_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g2_b0__3_n_0));
  LUT6 #(
    .INIT(64'hD752C8A10D478275)) 
    g2_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g2_b0__4_n_0));
  LUT6 #(
    .INIT(64'hF54342E48F06AA61)) 
    g2_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g2_b0__5_n_0));
  LUT6 #(
    .INIT(64'hF54342E48F06AA61)) 
    g2_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g2_b0__6_n_0));
  LUT6 #(
    .INIT(64'hD5C952A10586EF21)) 
    g2_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g2_b0__7_n_0));
  LUT6 #(
    .INIT(64'h5F49DA0340C6AB70)) 
    g2_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g2_b0__8_n_0));
  LUT6 #(
    .INIT(64'hD5A8F80D116D6B54)) 
    g2_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g2_b1_n_0));
  LUT6 #(
    .INIT(64'h73C4D5A203B69E31)) 
    g2_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g2_b1__0_n_0));
  LUT6 #(
    .INIT(64'h73C4D5A203B69E31)) 
    g2_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g2_b1__1_n_0));
  LUT6 #(
    .INIT(64'h73C4D5A203B69E31)) 
    g2_b1__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g2_b1__2_n_0));
  LUT6 #(
    .INIT(64'h73C4D5A203B69E31)) 
    g2_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g2_b1__3_n_0));
  LUT6 #(
    .INIT(64'h73C4D5A203B69E31)) 
    g2_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g2_b1__4_n_0));
  LUT6 #(
    .INIT(64'hD99155E229A33665)) 
    g2_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g2_b1__5_n_0));
  LUT6 #(
    .INIT(64'hD99155E229A33665)) 
    g2_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g2_b1__6_n_0));
  LUT6 #(
    .INIT(64'hFB9144E2298B3671)) 
    g2_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g2_b1__7_n_0));
  LUT6 #(
    .INIT(64'h53136CE27DCA2271)) 
    g2_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g2_b1__8_n_0));
  LUT6 #(
    .INIT(64'h30BD2580EEFD5E10)) 
    g2_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g2_b2_n_0));
  LUT6 #(
    .INIT(64'h05E72640FCF7B901)) 
    g2_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g2_b2__0_n_0));
  LUT6 #(
    .INIT(64'h05E72640FCF7B901)) 
    g2_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g2_b2__1_n_0));
  LUT6 #(
    .INIT(64'h05E72640FCF7B901)) 
    g2_b2__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g2_b2__2_n_0));
  LUT6 #(
    .INIT(64'h05E72640FCF7B901)) 
    g2_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g2_b2__3_n_0));
  LUT6 #(
    .INIT(64'h05E72640FCF7B901)) 
    g2_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g2_b2__4_n_0));
  LUT6 #(
    .INIT(64'h8FA28411FEF61354)) 
    g2_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g2_b2__5_n_0));
  LUT6 #(
    .INIT(64'h8FA28411FEF61354)) 
    g2_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g2_b2__6_n_0));
  LUT6 #(
    .INIT(64'h0D22C55176FC5751)) 
    g2_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g2_b2__7_n_0));
  LUT6 #(
    .INIT(64'hADA8EFF326B94200)) 
    g2_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g2_b2__8_n_0));
  LUT6 #(
    .INIT(64'h600206B99A517BA4)) 
    g2_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g2_b3_n_0));
  LUT6 #(
    .INIT(64'h140828C7C9139F64)) 
    g2_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g2_b3__0_n_0));
  LUT6 #(
    .INIT(64'h140828C7C9139F64)) 
    g2_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g2_b3__1_n_0));
  LUT6 #(
    .INIT(64'h140828C7C9139F64)) 
    g2_b3__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g2_b3__2_n_0));
  LUT6 #(
    .INIT(64'h140828C7C9139F64)) 
    g2_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g2_b3__3_n_0));
  LUT6 #(
    .INIT(64'h140828C7C9139F64)) 
    g2_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g2_b3__4_n_0));
  LUT6 #(
    .INIT(64'h14088A9663469D65)) 
    g2_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g2_b3__5_n_0));
  LUT6 #(
    .INIT(64'h14088A9663469D65)) 
    g2_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g2_b3__6_n_0));
  LUT6 #(
    .INIT(64'h14288A866BCE9921)) 
    g2_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g2_b3__7_n_0));
  LUT6 #(
    .INIT(64'h968822062A9ECD61)) 
    g2_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g2_b3__8_n_0));
  LUT6 #(
    .INIT(64'hF5FC8BAB86D44AAC)) 
    g2_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g2_b4_n_0));
  LUT6 #(
    .INIT(64'h77F5CACE687198E4)) 
    g2_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g2_b4__0_n_0));
  LUT6 #(
    .INIT(64'h77F5CACE687198E4)) 
    g2_b4__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g2_b4__1_n_0));
  LUT6 #(
    .INIT(64'h77F5CACE687198E4)) 
    g2_b4__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g2_b4__2_n_0));
  LUT6 #(
    .INIT(64'h77F5CACE687198E4)) 
    g2_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g2_b4__3_n_0));
  LUT6 #(
    .INIT(64'h77F5CACE687198E4)) 
    g2_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g2_b4__4_n_0));
  LUT6 #(
    .INIT(64'hFFB1C8CFE23498E4)) 
    g2_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g2_b4__5_n_0));
  LUT6 #(
    .INIT(64'hFFB1C8CFE23498E4)) 
    g2_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g2_b4__6_n_0));
  LUT6 #(
    .INIT(64'hD59BDDDA609CD9B0)) 
    g2_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g2_b4__7_n_0));
  LUT6 #(
    .INIT(64'hD539F77060CDCCE5)) 
    g2_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g2_b4__8_n_0));
  LUT6 #(
    .INIT(64'h03FC0BB89ED17AE4)) 
    g2_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g2_b5_n_0));
  LUT6 #(
    .INIT(64'h0AF58AC5E9539D74)) 
    g2_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g2_b5__0_n_0));
  LUT6 #(
    .INIT(64'h0AF58AC5E9539D74)) 
    g2_b5__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g2_b5__1_n_0));
  LUT6 #(
    .INIT(64'h0AF58AC5E9539D74)) 
    g2_b5__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g2_b5__2_n_0));
  LUT6 #(
    .INIT(64'h0AF58AC5E9539D74)) 
    g2_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g2_b5__3_n_0));
  LUT6 #(
    .INIT(64'h0AF58AC5E9539D74)) 
    g2_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g2_b5__4_n_0));
  LUT6 #(
    .INIT(64'hAAA58AC5E356BD64)) 
    g2_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g2_b5__5_n_0));
  LUT6 #(
    .INIT(64'hAAA58AC5E356BD64)) 
    g2_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g2_b5__6_n_0));
  LUT6 #(
    .INIT(64'h008FDFD06BDCF921)) 
    g2_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g2_b5__7_n_0));
  LUT6 #(
    .INIT(64'h82ADF7522ACDED60)) 
    g2_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g2_b5__8_n_0));
  LUT6 #(
    .INIT(64'hFFFC0FB89ED17AE4)) 
    g2_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g2_b7_n_0));
  LUT6 #(
    .INIT(64'hFFF5AAC5E9539D74)) 
    g2_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g2_b7__0_n_0));
  LUT6 #(
    .INIT(64'hFFF5AAC5E9539D74)) 
    g2_b7__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g2_b7__1_n_0));
  LUT6 #(
    .INIT(64'hFFF5AAC5E9539D74)) 
    g2_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g2_b7__2_n_0));
  LUT6 #(
    .INIT(64'hFFF5AAC5E9539D74)) 
    g2_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g2_b7__3_n_0));
  LUT6 #(
    .INIT(64'hFFF5AAC5E9539D74)) 
    g2_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g2_b7__4_n_0));
  LUT6 #(
    .INIT(64'hFFF58AD5E356BD64)) 
    g2_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g2_b7__5_n_0));
  LUT6 #(
    .INIT(64'hFFF58AD5E356BD64)) 
    g2_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g2_b7__6_n_0));
  LUT6 #(
    .INIT(64'h55FFDFD06BDCF921)) 
    g2_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g2_b7__7_n_0));
  LUT6 #(
    .INIT(64'hD7FDF7522ADDED60)) 
    g2_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g2_b7__8_n_0));
  LUT6 #(
    .INIT(64'h00036803EF7B5DDD)) 
    g30_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g30_b0_n_0));
  LUT6 #(
    .INIT(64'h000A940AFE9FB3F3)) 
    g30_b0__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g30_b0__0_n_0));
  LUT6 #(
    .INIT(64'h000A940AFE9FB3F3)) 
    g30_b0__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g30_b0__1_n_0));
  LUT6 #(
    .INIT(64'h000A940AFE9FB3F3)) 
    g30_b0__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g30_b0__2_n_0));
  LUT6 #(
    .INIT(64'h000A940AFE9FB3F3)) 
    g30_b0__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g30_b0__3_n_0));
  LUT6 #(
    .INIT(64'h000A940AFE9FB3F3)) 
    g30_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g30_b0__4_n_0));
  LUT6 #(
    .INIT(64'h000A144A7EDFB3F3)) 
    g30_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g30_b0__5_n_0));
  LUT6 #(
    .INIT(64'h000A144A7EDFB3F3)) 
    g30_b0__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g30_b0__6_n_0));
  LUT6 #(
    .INIT(64'h2880000F76F7B7E7)) 
    g30_b0__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g30_b0__7_n_0));
  LUT6 #(
    .INIT(64'hA8AA2A8F36E2A2A7)) 
    g30_b0__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g30_b0__8_n_0));
  LUT6 #(
    .INIT(64'h0003D27FE86A0491)) 
    g30_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g30_b1_n_0));
  LUT6 #(
    .INIT(64'h000A59BFD49C2043)) 
    g30_b1__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g30_b1__0_n_0));
  LUT6 #(
    .INIT(64'h000A59BFD49C2043)) 
    g30_b1__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g30_b1__1_n_0));
  LUT6 #(
    .INIT(64'h000A59BFD49C2043)) 
    g30_b1__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g30_b1__2_n_0));
  LUT6 #(
    .INIT(64'h000A59BFD49C2043)) 
    g30_b1__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g30_b1__3_n_0));
  LUT6 #(
    .INIT(64'h000A59BFD49C2043)) 
    g30_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g30_b1__4_n_0));
  LUT6 #(
    .INIT(64'h000A7BAE7CC88212)) 
    g30_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g30_b1__5_n_0));
  LUT6 #(
    .INIT(64'h000A7BAE7CC88212)) 
    g30_b1__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g30_b1__6_n_0));
  LUT6 #(
    .INIT(64'hA2082AAF54609646)) 
    g30_b1__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g30_b1__7_n_0));
  LUT6 #(
    .INIT(64'hA880288D51249757)) 
    g30_b1__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g30_b1__8_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    g30_b1_i_1
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .O(g30_b1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b1_i_1__0
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000DC82A851A444)) 
    g30_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g30_b2_n_0));
  LUT6 #(
    .INIT(64'h0000F148C4136430)) 
    g30_b2__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g30_b2__0_n_0));
  LUT6 #(
    .INIT(64'h0000F148C4136430)) 
    g30_b2__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g30_b2__1_n_0));
  LUT6 #(
    .INIT(64'h0000F148C4136430)) 
    g30_b2__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g30_b2__2_n_0));
  LUT6 #(
    .INIT(64'h0000F148C4136430)) 
    g30_b2__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g30_b2__3_n_0));
  LUT6 #(
    .INIT(64'h0000F148C4136430)) 
    g30_b2__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(addra_reg__0[1]),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g30_b2__4_n_0));
  LUT6 #(
    .INIT(64'h0000D15866426430)) 
    g30_b2__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g30_b2__5_n_0));
  LUT6 #(
    .INIT(64'h0000D15866426430)) 
    g30_b2__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g30_b2__6_n_0));
  LUT6 #(
    .INIT(64'hA2A08008CC603121)) 
    g30_b2__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g30_b2__7_n_0));
  LUT6 #(
    .INIT(64'h88802202D9706024)) 
    g30_b2__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g30_b2__8_n_0));
  LUT6 #(
    .INIT(64'h0005E723A7B2DC3D)) 
    g30_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g30_b3_n_0));
  LUT6 #(
    .INIT(64'h00227E0E6E4DF1A7)) 
    g30_b3__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g30_b3__0_n_0));
  LUT6 #(
    .INIT(64'h00227E0E6E4DF1A7)) 
    g30_b3__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g30_b3__1_n_0));
  LUT6 #(
    .INIT(64'h00227E0E6E4DF1A7)) 
    g30_b3__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g30_b3__2_n_0));
  LUT6 #(
    .INIT(64'h00227E0E6E4DF1A7)) 
    g30_b3__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g30_b3__3_n_0));
  LUT6 #(
    .INIT(64'h00227E0E6E4DF1A7)) 
    g30_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g30_b3__4_n_0));
  LUT6 #(
    .INIT(64'h00225C1FCE1D5BF2)) 
    g30_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g30_b3__5_n_0));
  LUT6 #(
    .INIT(64'h00225C1FCE1D5BF2)) 
    g30_b3__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g30_b3__6_n_0));
  LUT6 #(
    .INIT(64'hA82A081BE6B54FA6)) 
    g30_b3__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g30_b3__7_n_0));
  LUT6 #(
    .INIT(64'h882A8A19F6B50EA7)) 
    g30_b3__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g30_b3__8_n_0));
  LUT6 #(
    .INIT(64'h0001836DB332974A)) 
    g30_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g30_b4_n_0));
  LUT6 #(
    .INIT(64'h00024AB64F0D6B98)) 
    g30_b4__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g30_b4__0_n_0));
  LUT6 #(
    .INIT(64'h00024AB64F0D6B98)) 
    g30_b4__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g30_b4__1_n_0));
  LUT6 #(
    .INIT(64'h00024AB64F0D6B98)) 
    g30_b4__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g30_b4__2_n_0));
  LUT6 #(
    .INIT(64'h00024AB64F0D6B98)) 
    g30_b4__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g30_b4__3_n_0));
  LUT6 #(
    .INIT(64'h00024AB64F0D6B98)) 
    g30_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g30_b4__4_n_0));
  LUT6 #(
    .INIT(64'h000268A74F0D619D)) 
    g30_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g30_b4__5_n_0));
  LUT6 #(
    .INIT(64'h000268A74F0D619D)) 
    g30_b4__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g30_b4__6_n_0));
  LUT6 #(
    .INIT(64'h800A28A3C72F258C)) 
    g30_b4__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b4_i_1__2_n_0),
        .O(g30_b4__7_n_0));
  LUT6 #(
    .INIT(64'h8A0A0A09C22F34D9)) 
    g30_b4__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g30_b4__8_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    g30_b4_i_1
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .O(g30_b4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b4_i_1__0
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    g30_b4_i_1__1
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__0_n_0 ),
        .O(g30_b4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b4_i_1__2
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(addra_reg__0__0[5]),
        .O(g30_b4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b4_i_1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b4_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h15EA)) 
    g30_b4_i_2
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(addra_reg__0__0[5]),
        .O(g30_b4_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    g30_b4_i_2__0
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .O(g30_b4_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9555)) 
    g30_b4_i_2__1
       (.I0(addra_reg__0__0[5]),
        .I1(addra_reg__0[4]),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b4_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    g30_b4_i_2__2
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__0_n_0 ),
        .I2(addra_reg__0__0[5]),
        .O(g30_b4_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    g30_b4_i_3
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h0000D710403287FF)) 
    g30_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g30_b5_n_0));
  LUT6 #(
    .INIT(64'h00007B01100D6AFF)) 
    g30_b5__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g30_b5__0_n_0));
  LUT6 #(
    .INIT(64'h00007B01100D6AFF)) 
    g30_b5__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g30_b5__1_n_0));
  LUT6 #(
    .INIT(64'h00007B01100D6AFF)) 
    g30_b5__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g30_b5__2_n_0));
  LUT6 #(
    .INIT(64'h00007B01100D6AFF)) 
    g30_b5__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g30_b5__3_n_0));
  LUT6 #(
    .INIT(64'h00007B01100D6AFF)) 
    g30_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g30_b5__4_n_0));
  LUT6 #(
    .INIT(64'h000053151A08EABF)) 
    g30_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g30_b5__5_n_0));
  LUT6 #(
    .INIT(64'h000053151A08EABF)) 
    g30_b5__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g30_b5__6_n_0));
  LUT6 #(
    .INIT(64'hA22A0200902AAFAE)) 
    g30_b5__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(addra_reg__0[3]),
        .I5(g30_b7_i_1__3_n_0),
        .O(g30_b5__7_n_0));
  LUT6 #(
    .INIT(64'h20000A08D13FABAA)) 
    g30_b5__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g30_b5__8_n_0));
  LUT6 #(
    .INIT(64'h00029300003287FF)) 
    g30_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g30_b7_n_0));
  LUT6 #(
    .INIT(64'h00084B00000D6AFF)) 
    g30_b7__0
       (.I0(\addra_reg[2]_rep__10_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g30_b7__0_n_0));
  LUT6 #(
    .INIT(64'h00084B00000D6AFF)) 
    g30_b7__1
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g30_b7__1_n_0));
  LUT6 #(
    .INIT(64'h00084B00000D6AFF)) 
    g30_b7__2
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g30_b7__2_n_0));
  LUT6 #(
    .INIT(64'h00084B00000D6AFF)) 
    g30_b7__3
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g30_b7__3_n_0));
  LUT6 #(
    .INIT(64'h00084B00000D6AFF)) 
    g30_b7__4
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g30_b7__4_n_0));
  LUT6 #(
    .INIT(64'h000841050A08EABF)) 
    g30_b7__5
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g30_b7__5_n_0));
  LUT6 #(
    .INIT(64'h000841050A08EABF)) 
    g30_b7__6
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g30_b7__6_n_0));
  LUT6 #(
    .INIT(64'h820A0004802AAFAE)) 
    g30_b7__7
       (.I0(\addra_reg[4]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__10_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g30_b7__7_n_0));
  LUT6 #(
    .INIT(64'h00000A0CC12FAAAA)) 
    g30_b7__8
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g30_b7__8_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    g30_b7_i_1
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .O(g30_b7_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b7_i_1__0
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b7_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b7_i_1__1
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b7_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    g30_b7_i_1__2
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__0_n_0 ),
        .O(g30_b7_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    g30_b7_i_1__3
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(addra_reg__0__0[5]),
        .O(g30_b7_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    g30_b7_i_2
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .O(g30_b7_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    g30_b7_i_2__0
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .O(g30_b7_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    g30_b7_i_2__1
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__0_n_0 ),
        .I2(addra_reg__0__0[5]),
        .O(g30_b7_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h15EA)) 
    g30_b7_i_3
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(addra_reg__0__0[5]),
        .O(g30_b7_i_3_n_0));
  LUT4 #(
    .INIT(16'h9555)) 
    g30_b7_i_3__0
       (.I0(addra_reg__0__0[5]),
        .I1(addra_reg__0[4]),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .O(g30_b7_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h2C3DC22A185F5ACC)) 
    g3_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g3_b0_n_0));
  LUT6 #(
    .INIT(64'hA4A7588C81BB99F0)) 
    g3_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g3_b0__0_n_0));
  LUT6 #(
    .INIT(64'hA4A7588C81BB99F0)) 
    g3_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g3_b0__1_n_0));
  LUT6 #(
    .INIT(64'hA4A7588C81BB99F0)) 
    g3_b0__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g3_b0__2_n_0));
  LUT6 #(
    .INIT(64'hA4A7588C81BB99F0)) 
    g3_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g3_b0__3_n_0));
  LUT6 #(
    .INIT(64'hA4A7588C81BB99F0)) 
    g3_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g3_b0__4_n_0));
  LUT6 #(
    .INIT(64'h0EF2588C23EAB1E4)) 
    g3_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g3_b0__5_n_0));
  LUT6 #(
    .INIT(64'h0EF2588C23EAB1E4)) 
    g3_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g3_b0__6_n_0));
  LUT6 #(
    .INIT(64'hA4580DD923C8B1F5)) 
    g3_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g3_b0__7_n_0));
  LUT6 #(
    .INIT(64'h06D027FB728CA4E4)) 
    g3_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g3_b0__8_n_0));
  LUT6 #(
    .INIT(64'h15064079EB20249F)) 
    g3_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g3_b1_n_0));
  LUT6 #(
    .INIT(64'h23281097DE0424EB)) 
    g3_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g3_b1__0_n_0));
  LUT6 #(
    .INIT(64'h23281097DE0424EB)) 
    g3_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g3_b1__1_n_0));
  LUT6 #(
    .INIT(64'h23281097DE0424EB)) 
    g3_b1__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g3_b1__2_n_0));
  LUT6 #(
    .INIT(64'h23281097DE0424EB)) 
    g3_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g3_b1__3_n_0));
  LUT6 #(
    .INIT(64'h23281097DE0424EB)) 
    g3_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g3_b1__4_n_0));
  LUT6 #(
    .INIT(64'h01393A825C4586BA)) 
    g3_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g3_b1__5_n_0));
  LUT6 #(
    .INIT(64'h01393A825C4586BA)) 
    g3_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g3_b1__6_n_0));
  LUT6 #(
    .INIT(64'h21112A965C6586AA)) 
    g3_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g3_b1__7_n_0));
  LUT6 #(
    .INIT(64'hA99B0814182097EB)) 
    g3_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g3_b1__8_n_0));
  LUT6 #(
    .INIT(64'h79C845BE39F70E10)) 
    g3_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g3_b2_n_0));
  LUT6 #(
    .INIT(64'h97D032ED877FA801)) 
    g3_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g3_b2__0_n_0));
  LUT6 #(
    .INIT(64'h97D032ED877FA801)) 
    g3_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g3_b2__1_n_0));
  LUT6 #(
    .INIT(64'h97D032ED877FA801)) 
    g3_b2__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g3_b2__2_n_0));
  LUT6 #(
    .INIT(64'h97D032ED877FA801)) 
    g3_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g3_b2__3_n_0));
  LUT6 #(
    .INIT(64'h97D032ED877FA801)) 
    g3_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g3_b2__4_n_0));
  LUT6 #(
    .INIT(64'hB5C19AB9AF6B0254)) 
    g3_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g3_b2__5_n_0));
  LUT6 #(
    .INIT(64'hB5C19AB9AF6B0254)) 
    g3_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g3_b2__6_n_0));
  LUT6 #(
    .INIT(64'h3563DAE805E95715)) 
    g3_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g3_b2__7_n_0));
  LUT6 #(
    .INIT(64'h1FC3FA6A10B94754)) 
    g3_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g3_b2__8_n_0));
  LUT6 #(
    .INIT(64'h2CDEC12C5AAF0474)) 
    g3_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g3_b3_n_0));
  LUT6 #(
    .INIT(64'hA4F952A499EE2035)) 
    g3_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g3_b3__0_n_0));
  LUT6 #(
    .INIT(64'hA4F952A499EE2035)) 
    g3_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g3_b3__1_n_0));
  LUT6 #(
    .INIT(64'hA4F952A499EE2035)) 
    g3_b3__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g3_b3__2_n_0));
  LUT6 #(
    .INIT(64'hA4F952A499EE2035)) 
    g3_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g3_b3__3_n_0));
  LUT6 #(
    .INIT(64'hA4F952A499EE2035)) 
    g3_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g3_b3__4_n_0));
  LUT6 #(
    .INIT(64'hA6F858A199EE2A30)) 
    g3_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g3_b3__5_n_0));
  LUT6 #(
    .INIT(64'hA6F858A199EE2A30)) 
    g3_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g3_b3__6_n_0));
  LUT6 #(
    .INIT(64'hA45259F411646E75)) 
    g3_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g3_b3__7_n_0));
  LUT6 #(
    .INIT(64'h26D8D9FE50212E70)) 
    g3_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g3_b3__8_n_0));
  LUT6 #(
    .INIT(64'h95269F548CAD1174)) 
    g3_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g3_b4_n_0));
  LUT6 #(
    .INIT(64'h632CEB31E0E60335)) 
    g3_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g3_b4__0_n_0));
  LUT6 #(
    .INIT(64'h632CEB31E0E60335)) 
    g3_b4__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g3_b4__1_n_0));
  LUT6 #(
    .INIT(64'h632CEB31E0E60335)) 
    g3_b4__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g3_b4__2_n_0));
  LUT6 #(
    .INIT(64'h632CEB31E0E60335)) 
    g3_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g3_b4__3_n_0));
  LUT6 #(
    .INIT(64'h632CEB31E0E60335)) 
    g3_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g3_b4__4_n_0));
  LUT6 #(
    .INIT(64'h49396375C8F22B21)) 
    g3_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g3_b4__5_n_0));
  LUT6 #(
    .INIT(64'h49396375C8F22B21)) 
    g3_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g3_b4__6_n_0));
  LUT6 #(
    .INIT(64'hC3BB263442526E71)) 
    g3_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g3_b4__7_n_0));
  LUT6 #(
    .INIT(64'hC1B18CB643573B30)) 
    g3_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g3_b4__8_n_0));
  LUT6 #(
    .INIT(64'h4DFA4772F9113898)) 
    g3_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g3_b5_n_0));
  LUT6 #(
    .INIT(64'hB2DD3A1DD70385C1)) 
    g3_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g3_b5__0_n_0));
  LUT6 #(
    .INIT(64'hB2DD3A1DD70385C1)) 
    g3_b5__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g3_b5__1_n_0));
  LUT6 #(
    .INIT(64'hB2DD3A1DD70385C1)) 
    g3_b5__2
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g3_b5__2_n_0));
  LUT6 #(
    .INIT(64'hB2DD3A1DD70385C1)) 
    g3_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g3_b5__3_n_0));
  LUT6 #(
    .INIT(64'hB2DD3A1DD70385C1)) 
    g3_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g3_b5__4_n_0));
  LUT6 #(
    .INIT(64'hBAD93A1D574387C0)) 
    g3_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g3_b5__5_n_0));
  LUT6 #(
    .INIT(64'hBAD93A1D574387C0)) 
    g3_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g3_b5__6_n_0));
  LUT6 #(
    .INIT(64'h307B7F4C5FC18381)) 
    g3_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g3_b5__7_n_0));
  LUT6 #(
    .INIT(64'hBAD357461A959784)) 
    g3_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g3_b5__8_n_0));
  LUT6 #(
    .INIT(64'hDDFE4770F981001F)) 
    g3_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g3_b7_n_0));
  LUT6 #(
    .INIT(64'hF3FD3A15D74200AB)) 
    g3_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g3_b7__0_n_0));
  LUT6 #(
    .INIT(64'hF3FD3A15D74200AB)) 
    g3_b7__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g3_b7__1_n_0));
  LUT6 #(
    .INIT(64'hF3FD3A15D74200AB)) 
    g3_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g3_b7__2_n_0));
  LUT6 #(
    .INIT(64'hF3FD3A15D74200AB)) 
    g3_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g3_b7__3_n_0));
  LUT6 #(
    .INIT(64'hF3FD3A15D74200AB)) 
    g3_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g3_b7__4_n_0));
  LUT6 #(
    .INIT(64'hFBF93A15D54302AA)) 
    g3_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g3_b7__5_n_0));
  LUT6 #(
    .INIT(64'hFBF93A15D54302AA)) 
    g3_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g3_b7__6_n_0));
  LUT6 #(
    .INIT(64'h717B7F54554142AB)) 
    g3_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g3_b7__7_n_0));
  LUT6 #(
    .INIT(64'hFBD3D556101517AA)) 
    g3_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g3_b7__8_n_0));
  LUT6 #(
    .INIT(64'hA9BF4DC61632CCCF)) 
    g4_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g4_b0_n_0));
  LUT6 #(
    .INIT(64'hC6EFB278290DF0FA)) 
    g4_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g4_b0__0_n_0));
  LUT6 #(
    .INIT(64'hC6EFB278290DF0FA)) 
    g4_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g4_b0__1_n_0));
  LUT6 #(
    .INIT(64'hC6EFB278290DF0FA)) 
    g4_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g4_b0__2_n_0));
  LUT6 #(
    .INIT(64'hC6EFB278290DF0FA)) 
    g4_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g4_b0__3_n_0));
  LUT6 #(
    .INIT(64'hC6EFB278290DF0FA)) 
    g4_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g4_b0__4_n_0));
  LUT6 #(
    .INIT(64'hCEEBB0790B1CF0FA)) 
    g4_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g4_b0__5_n_0));
  LUT6 #(
    .INIT(64'hCEEBB0790B1CF0FA)) 
    g4_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g4_b0__6_n_0));
  LUT6 #(
    .INIT(64'h64E3E57DA1B4A5AE)) 
    g4_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g4_b0__7_n_0));
  LUT6 #(
    .INIT(64'h46694F5DB0F1F0BE)) 
    g4_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g4_b0__8_n_0));
  LUT6 #(
    .INIT(64'h5433F58E668C1C54)) 
    g4_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g4_b1_n_0));
  LUT6 #(
    .INIT(64'h310F77E83CE0A131)) 
    g4_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g4_b1__0_n_0));
  LUT6 #(
    .INIT(64'h310F77E83CE0A131)) 
    g4_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g4_b1__1_n_0));
  LUT6 #(
    .INIT(64'h310F77E83CE0A131)) 
    g4_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g4_b1__2_n_0));
  LUT6 #(
    .INIT(64'h310F77E83CE0A131)) 
    g4_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g4_b1__3_n_0));
  LUT6 #(
    .INIT(64'h310F77E83CE0A131)) 
    g4_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g4_b1__4_n_0));
  LUT6 #(
    .INIT(64'h1B1AD5B994B42370)) 
    g4_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g4_b1__5_n_0));
  LUT6 #(
    .INIT(64'h1B1AD5B994B42370)) 
    g4_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g4_b1__6_n_0));
  LUT6 #(
    .INIT(64'hBB3285AD16B46270)) 
    g4_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g4_b1__7_n_0));
  LUT6 #(
    .INIT(64'h393885A557B16274)) 
    g4_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g4_b1__8_n_0));
  LUT6 #(
    .INIT(64'hA32FD2C552AEB3B2)) 
    g4_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g4_b2_n_0));
  LUT6 #(
    .INIT(64'h4EAE597219EC4F4D)) 
    g4_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g4_b2__0_n_0));
  LUT6 #(
    .INIT(64'h4EAE597219EC4F4D)) 
    g4_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g4_b2__1_n_0));
  LUT6 #(
    .INIT(64'h4EAE597219EC4F4D)) 
    g4_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g4_b2__2_n_0));
  LUT6 #(
    .INIT(64'h4EAE597219EC4F4D)) 
    g4_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g4_b2__3_n_0));
  LUT6 #(
    .INIT(64'h4EAE597219EC4F4D)) 
    g4_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g4_b2__4_n_0));
  LUT6 #(
    .INIT(64'h4CAFF12699ACCF0D)) 
    g4_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g4_b2__5_n_0));
  LUT6 #(
    .INIT(64'h4CAFF12699ACCF0D)) 
    g4_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g4_b2__6_n_0));
  LUT6 #(
    .INIT(64'hE60DA4779B0ECE5C)) 
    g4_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g4_b2__7_n_0));
  LUT6 #(
    .INIT(64'h660D8CFDDB0EDA19)) 
    g4_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g4_b2__8_n_0));
  LUT6 #(
    .INIT(64'h9F6DE0E8944DFE22)) 
    g4_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g4_b3_n_0));
  LUT6 #(
    .INIT(64'hEBB654D461B2FD0C)) 
    g4_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g4_b3__0_n_0));
  LUT6 #(
    .INIT(64'hEBB654D461B2FD0C)) 
    g4_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g4_b3__1_n_0));
  LUT6 #(
    .INIT(64'hEBB654D461B2FD0C)) 
    g4_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g4_b3__2_n_0));
  LUT6 #(
    .INIT(64'hEBB654D461B2FD0C)) 
    g4_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g4_b3__3_n_0));
  LUT6 #(
    .INIT(64'hEBB654D461B2FD0C)) 
    g4_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g4_b3__4_n_0));
  LUT6 #(
    .INIT(64'h69F7FC8061B25D5C)) 
    g4_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g4_b3__5_n_0));
  LUT6 #(
    .INIT(64'h69F7FC8061B25D5C)) 
    g4_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g4_b3__6_n_0));
  LUT6 #(
    .INIT(64'hE955BCD1EBB81859)) 
    g4_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g4_b3__7_n_0));
  LUT6 #(
    .INIT(64'hC37534F3FEA85C48)) 
    g4_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g4_b3__8_n_0));
  LUT6 #(
    .INIT(64'h30AE5FC862388FEE)) 
    g4_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g4_b4_n_0));
  LUT6 #(
    .INIT(64'h05ECBBD01C85EAFC)) 
    g4_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g4_b4__0_n_0));
  LUT6 #(
    .INIT(64'h05ECBBD01C85EAFC)) 
    g4_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g4_b4__1_n_0));
  LUT6 #(
    .INIT(64'h05ECBBD01C85EAFC)) 
    g4_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g4_b4__2_n_0));
  LUT6 #(
    .INIT(64'h05ECBBD01C85EAFC)) 
    g4_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g4_b4__3_n_0));
  LUT6 #(
    .INIT(64'h05ECBBD01C85EAFC)) 
    g4_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g4_b4__4_n_0));
  LUT6 #(
    .INIT(64'h8DA8B1D51E84E8FD)) 
    g4_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g4_b4__5_n_0));
  LUT6 #(
    .INIT(64'h8DA8B1D51E84E8FD)) 
    g4_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g4_b4__6_n_0));
  LUT6 #(
    .INIT(64'h27AAE4D494AEADE8)) 
    g4_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g4_b4__7_n_0));
  LUT6 #(
    .INIT(64'h2D084ED491FFF8E8)) 
    g4_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g4_b4__8_n_0));
  LUT6 #(
    .INIT(64'hA7CE0A6F2875D5EF)) 
    g4_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g4_b5_n_0));
  LUT6 #(
    .INIT(64'h6EF888BE843773FE)) 
    g4_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g4_b5__0_n_0));
  LUT6 #(
    .INIT(64'h6EF888BE843773FE)) 
    g4_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g4_b5__1_n_0));
  LUT6 #(
    .INIT(64'h6EF888BE843773FE)) 
    g4_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g4_b5__2_n_0));
  LUT6 #(
    .INIT(64'h6EF888BE843773FE)) 
    g4_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g4_b5__3_n_0));
  LUT6 #(
    .INIT(64'h6EF888BE843773FE)) 
    g4_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g4_b5__4_n_0));
  LUT6 #(
    .INIT(64'hE4BD28EE2E62F9BB)) 
    g4_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g4_b5__5_n_0));
  LUT6 #(
    .INIT(64'hE4BD28EE2E62F9BB)) 
    g4_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g4_b5__6_n_0));
  LUT6 #(
    .INIT(64'h449D78FEA662BDBB)) 
    g4_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g4_b5__7_n_0));
  LUT6 #(
    .INIT(64'h4C957A76A266BCFF)) 
    g4_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g4_b5__8_n_0));
  LUT6 #(
    .INIT(64'hE74F1A6C69F1F3EF)) 
    g4_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g4_b6_n_0));
  LUT6 #(
    .INIT(64'h7EBA89B496575FFE)) 
    g4_b6__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g4_b6__0_n_0));
  LUT6 #(
    .INIT(64'h7EBA89B496575FFE)) 
    g4_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g4_b6__1_n_0));
  LUT6 #(
    .INIT(64'h7EBA89B496575FFE)) 
    g4_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g4_b6__2_n_0));
  LUT6 #(
    .INIT(64'h7EBA89B496575FFE)) 
    g4_b6__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g4_b6__3_n_0));
  LUT6 #(
    .INIT(64'h7EBA89B496575FFE)) 
    g4_b6__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g4_b6__4_n_0));
  LUT6 #(
    .INIT(64'h74BF29E4BE43FDAF)) 
    g4_b6__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g4_b6__5_n_0));
  LUT6 #(
    .INIT(64'h74BF29E4BE43FDAF)) 
    g4_b6__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g4_b6__6_n_0));
  LUT6 #(
    .INIT(64'h569D38F5BE4BFDAB)) 
    g4_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g4_b6__7_n_0));
  LUT6 #(
    .INIT(64'h7C97BA57AB4EBCFA)) 
    g4_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g4_b6__8_n_0));
  LUT6 #(
    .INIT(64'hE7CF1A6C69F1F7EF)) 
    g4_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g4_b7_n_0));
  LUT6 #(
    .INIT(64'h7EFA89B496577FFE)) 
    g4_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g4_b7__0_n_0));
  LUT6 #(
    .INIT(64'h7EFA89B496577FFE)) 
    g4_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g4_b7__1_n_0));
  LUT6 #(
    .INIT(64'h7EFA89B496577FFE)) 
    g4_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g4_b7__2_n_0));
  LUT6 #(
    .INIT(64'h7EFA89B496577FFE)) 
    g4_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g4_b7__3_n_0));
  LUT6 #(
    .INIT(64'h7EFA89B496577FFE)) 
    g4_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g4_b7__4_n_0));
  LUT6 #(
    .INIT(64'hF4BF29E4BE43FDBF)) 
    g4_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g4_b7__5_n_0));
  LUT6 #(
    .INIT(64'hF4BF29E4BE43FDBF)) 
    g4_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g4_b7__6_n_0));
  LUT6 #(
    .INIT(64'h569D78F5BE6BFDAB)) 
    g4_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g4_b7__7_n_0));
  LUT6 #(
    .INIT(64'h7C97FA57AB6EBCFA)) 
    g4_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g4_b7__8_n_0));
  LUT6 #(
    .INIT(64'h1403653F6B93170E)) 
    g5_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g5_b0_n_0));
  LUT6 #(
    .INIT(64'h210A36AF9E4B2BA8)) 
    g5_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g5_b0__0_n_0));
  LUT6 #(
    .INIT(64'h210A36AF9E4B2BA8)) 
    g5_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g5_b0__1_n_0));
  LUT6 #(
    .INIT(64'h210A36AF9E4B2BA8)) 
    g5_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g5_b0__2_n_0));
  LUT6 #(
    .INIT(64'h210A36AF9E4B2BA8)) 
    g5_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g5_b0__3_n_0));
  LUT6 #(
    .INIT(64'h210A36AF9E4B2BA8)) 
    g5_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g5_b0__4_n_0));
  LUT6 #(
    .INIT(64'h011A1EBB964F01BD)) 
    g5_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g5_b0__5_n_0));
  LUT6 #(
    .INIT(64'h011A1EBB964F01BD)) 
    g5_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g5_b0__6_n_0));
  LUT6 #(
    .INIT(64'h29320AAF166F41AD)) 
    g5_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g5_b0__7_n_0));
  LUT6 #(
    .INIT(64'h299A820F163B05FD)) 
    g5_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g5_b0__8_n_0));
  LUT6 #(
    .INIT(64'h307792552106556F)) 
    g5_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g5_b1_n_0));
  LUT6 #(
    .INIT(64'h053F4933062833BE)) 
    g5_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g5_b1__0_n_0));
  LUT6 #(
    .INIT(64'h053F4933062833BE)) 
    g5_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g5_b1__1_n_0));
  LUT6 #(
    .INIT(64'h053F4933062833BE)) 
    g5_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g5_b1__2_n_0));
  LUT6 #(
    .INIT(64'h053F4933062833BE)) 
    g5_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g5_b1__3_n_0));
  LUT6 #(
    .INIT(64'h053F4933062833BE)) 
    g5_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g5_b1__4_n_0));
  LUT6 #(
    .INIT(64'h2F2A6326042939BB)) 
    g5_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g5_b1__5_n_0));
  LUT6 #(
    .INIT(64'h2F2A6326042939BB)) 
    g5_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g5_b1__6_n_0));
  LUT6 #(
    .INIT(64'h87083737262328BE)) 
    g5_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g5_b1__7_n_0));
  LUT6 #(
    .INIT(64'h0D02153D632639BB)) 
    g5_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g5_b1__8_n_0));
  LUT6 #(
    .INIT(64'h3F81ED8B401EE344)) 
    g5_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g5_b2_n_0));
  LUT6 #(
    .INIT(64'hAF42F6CA10A95E30)) 
    g5_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g5_b2__0_n_0));
  LUT6 #(
    .INIT(64'hAF42F6CA10A95E30)) 
    g5_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g5_b2__1_n_0));
  LUT6 #(
    .INIT(64'hAF42F6CA10A95E30)) 
    g5_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g5_b2__2_n_0));
  LUT6 #(
    .INIT(64'hAF42F6CA10A95E30)) 
    g5_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g5_b2__3_n_0));
  LUT6 #(
    .INIT(64'hAF42F6CA10A95E30)) 
    g5_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g5_b2__4_n_0));
  LUT6 #(
    .INIT(64'h8557D4DB12A87425)) 
    g5_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g5_b2__5_n_0));
  LUT6 #(
    .INIT(64'h8557D4DB12A87425)) 
    g5_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g5_b2__6_n_0));
  LUT6 #(
    .INIT(64'hADF7C08BB80A2174)) 
    g5_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g5_b2__7_n_0));
  LUT6 #(
    .INIT(64'h255542A9FC5B6065)) 
    g5_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g5_b2__8_n_0));
  LUT6 #(
    .INIT(64'h0B11D8BCE2C8273D)) 
    g5_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g5_b3_n_0));
  LUT6 #(
    .INIT(64'h8A03D1E55CD02EA7)) 
    g5_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g5_b3__0_n_0));
  LUT6 #(
    .INIT(64'h8A03D1E55CD02EA7)) 
    g5_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g5_b3__1_n_0));
  LUT6 #(
    .INIT(64'h8A03D1E55CD02EA7)) 
    g5_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g5_b3__2_n_0));
  LUT6 #(
    .INIT(64'h8A03D1E55CD02EA7)) 
    g5_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g5_b3__3_n_0));
  LUT6 #(
    .INIT(64'h8A03D1E55CD02EA7)) 
    g5_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g5_b3__4_n_0));
  LUT6 #(
    .INIT(64'h0247DBE0F4840EB7)) 
    g5_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g5_b3__5_n_0));
  LUT6 #(
    .INIT(64'h0247DBE0F4840EB7)) 
    g5_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g5_b3__6_n_0));
  LUT6 #(
    .INIT(64'hA2C58BA15C2E5AE2)) 
    g5_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g5_b3__7_n_0));
  LUT6 #(
    .INIT(64'hA84DA181596A4FF2)) 
    g5_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g5_b3__8_n_0));
  LUT6 #(
    .INIT(64'hDCFD7673654AAE57)) 
    g5_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g5_b4_n_0));
  LUT6 #(
    .INIT(64'hF1F73D1F3698EC3B)) 
    g5_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g5_b4__0_n_0));
  LUT6 #(
    .INIT(64'hF1F73D1F3698EC3B)) 
    g5_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g5_b4__1_n_0));
  LUT6 #(
    .INIT(64'hF1F73D1F3698EC3B)) 
    g5_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g5_b4__2_n_0));
  LUT6 #(
    .INIT(64'hF1F73D1F3698EC3B)) 
    g5_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g5_b4__3_n_0));
  LUT6 #(
    .INIT(64'hF1F73D1F3698EC3B)) 
    g5_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g5_b4__4_n_0));
  LUT6 #(
    .INIT(64'hFBF23F1E3499667E)) 
    g5_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g5_b4__5_n_0));
  LUT6 #(
    .INIT(64'hFBF23F1E3499667E)) 
    g5_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g5_b4__6_n_0));
  LUT6 #(
    .INIT(64'h7B787F5B9CB9326E)) 
    g5_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g5_b4__7_n_0));
  LUT6 #(
    .INIT(64'h797275D99DBC372F)) 
    g5_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g5_b4__8_n_0));
  LUT6 #(
    .INIT(64'h339D4D702B489957)) 
    g5_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g5_b5_n_0));
  LUT6 #(
    .INIT(64'h0FE3B2158E90C33B)) 
    g5_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g5_b5__0_n_0));
  LUT6 #(
    .INIT(64'h0FE3B2158E90C33B)) 
    g5_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g5_b5__1_n_0));
  LUT6 #(
    .INIT(64'h0FE3B2158E90C33B)) 
    g5_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g5_b5__2_n_0));
  LUT6 #(
    .INIT(64'h0FE3B2158E90C33B)) 
    g5_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g5_b5__3_n_0));
  LUT6 #(
    .INIT(64'h0FE3B2158E90C33B)) 
    g5_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g5_b5__4_n_0));
  LUT6 #(
    .INIT(64'h87A73A5124C5636B)) 
    g5_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g5_b5__5_n_0));
  LUT6 #(
    .INIT(64'h87A73A5124C5636B)) 
    g5_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g5_b5__6_n_0));
  LUT6 #(
    .INIT(64'h25A76B5186C7326A)) 
    g5_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g5_b5__7_n_0));
  LUT6 #(
    .INIT(64'h0D8F61D192D3372A)) 
    g5_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g5_b5__8_n_0));
  LUT6 #(
    .INIT(64'hF39D4C7023489967)) 
    g5_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g5_b6_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33E)) 
    g5_b6__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g5_b6__0_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33E)) 
    g5_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g5_b6__1_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33E)) 
    g5_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g5_b6__2_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33E)) 
    g5_b6__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g5_b6__3_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33E)) 
    g5_b6__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g5_b6__4_n_0));
  LUT6 #(
    .INIT(64'hD7A73A502485696B)) 
    g5_b6__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g5_b6__5_n_0));
  LUT6 #(
    .INIT(64'hD7A73A502485696B)) 
    g5_b6__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g5_b6__6_n_0));
  LUT6 #(
    .INIT(64'h75A56B518687386A)) 
    g5_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g5_b6__7_n_0));
  LUT6 #(
    .INIT(64'h5D0F61D192D23D2A)) 
    g5_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g5_b6__8_n_0));
  LUT6 #(
    .INIT(64'hF39D4C7023489977)) 
    g5_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g5_b7_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33F)) 
    g5_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g5_b7__0_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33F)) 
    g5_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g5_b7__1_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33F)) 
    g5_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g5_b7__2_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33F)) 
    g5_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g5_b7__3_n_0));
  LUT6 #(
    .INIT(64'h5FE3B0150E90C33F)) 
    g5_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g5_b7__4_n_0));
  LUT6 #(
    .INIT(64'hD7A73A5024856B6B)) 
    g5_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g5_b7__5_n_0));
  LUT6 #(
    .INIT(64'hD7A73A5024856B6B)) 
    g5_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g5_b7__6_n_0));
  LUT6 #(
    .INIT(64'h75A56B5186873A6A)) 
    g5_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g5_b7__7_n_0));
  LUT6 #(
    .INIT(64'h5D0F61D192D23F2A)) 
    g5_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g5_b7__8_n_0));
  LUT6 #(
    .INIT(64'h184AD5D527483489)) 
    g6_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g6_b0_n_0));
  LUT6 #(
    .INIT(64'h819873732E9025C2)) 
    g6_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g6_b0__0_n_0));
  LUT6 #(
    .INIT(64'h819873732E9025C2)) 
    g6_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g6_b0__1_n_0));
  LUT6 #(
    .INIT(64'h819873732E9025C2)) 
    g6_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g6_b0__2_n_0));
  LUT6 #(
    .INIT(64'h819873732E9025C2)) 
    g6_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g6_b0__3_n_0));
  LUT6 #(
    .INIT(64'h819873732E9025C2)) 
    g6_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g6_b0__4_n_0));
  LUT6 #(
    .INIT(64'h21C8F33324958592)) 
    g6_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g6_b0__5_n_0));
  LUT6 #(
    .INIT(64'h21C8F33324958592)) 
    g6_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g6_b0__6_n_0));
  LUT6 #(
    .INIT(64'hA362B2660E3590C2)) 
    g6_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g6_b0__7_n_0));
  LUT6 #(
    .INIT(64'h096A30C45B31D193)) 
    g6_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g6_b0__8_n_0));
  LUT6 #(
    .INIT(64'hD938B55DC4021945)) 
    g6_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g6_b1_n_0));
  LUT6 #(
    .INIT(64'hD38567B370088332)) 
    g6_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g6_b1__0_n_0));
  LUT6 #(
    .INIT(64'hD38567B370088332)) 
    g6_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g6_b1__1_n_0));
  LUT6 #(
    .INIT(64'hD38567B370088332)) 
    g6_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g6_b1__2_n_0));
  LUT6 #(
    .INIT(64'hD38567B370088332)) 
    g6_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g6_b1__3_n_0));
  LUT6 #(
    .INIT(64'hD38567B370088332)) 
    g6_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g6_b1__4_n_0));
  LUT6 #(
    .INIT(64'h5BC167B350182163)) 
    g6_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g6_b1__5_n_0));
  LUT6 #(
    .INIT(64'h5BC167B350182163)) 
    g6_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g6_b1__6_n_0));
  LUT6 #(
    .INIT(64'hDB6327E252922026)) 
    g6_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g6_b1__7_n_0));
  LUT6 #(
    .INIT(64'hF161054847933173)) 
    g6_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g6_b1__8_n_0));
  LUT6 #(
    .INIT(64'hE38045101DE15113)) 
    g6_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g6_b2_n_0));
  LUT6 #(
    .INIT(64'h5E403201A356130B)) 
    g6_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g6_b2__0_n_0));
  LUT6 #(
    .INIT(64'h5E403201A356130B)) 
    g6_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g6_b2__1_n_0));
  LUT6 #(
    .INIT(64'h5E403201A356130B)) 
    g6_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g6_b2__2_n_0));
  LUT6 #(
    .INIT(64'h5E403201A356130B)) 
    g6_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g6_b2__3_n_0));
  LUT6 #(
    .INIT(64'h5E403201A356130B)) 
    g6_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g6_b2__4_n_0));
  LUT6 #(
    .INIT(64'hD4051211A953130B)) 
    g6_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g6_b2__5_n_0));
  LUT6 #(
    .INIT(64'hD4051211A953130B)) 
    g6_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g6_b2__6_n_0));
  LUT6 #(
    .INIT(64'h742742002353560B)) 
    g6_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g6_b2__7_n_0));
  LUT6 #(
    .INIT(64'h56A7E8023213030A)) 
    g6_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g6_b2__8_n_0));
  LUT6 #(
    .INIT(64'hEAE1AD34C8F4F6AB)) 
    g6_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g6_b3_n_0));
  LUT6 #(
    .INIT(64'hDC56E625D0757DCE)) 
    g6_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g6_b3__0_n_0));
  LUT6 #(
    .INIT(64'hDC56E625D0757DCE)) 
    g6_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g6_b3__1_n_0));
  LUT6 #(
    .INIT(64'hDC56E625D0757DCE)) 
    g6_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g6_b3__2_n_0));
  LUT6 #(
    .INIT(64'hDC56E625D0757DCE)) 
    g6_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g6_b3__3_n_0));
  LUT6 #(
    .INIT(64'hDC56E625D0757DCE)) 
    g6_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g6_b3__4_n_0));
  LUT6 #(
    .INIT(64'hFC464E71FA60DD9E)) 
    g6_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g6_b3__5_n_0));
  LUT6 #(
    .INIT(64'hFC464E71FA60DD9E)) 
    g6_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g6_b3__6_n_0));
  LUT6 #(
    .INIT(64'hDCE65E21FA68DD9A)) 
    g6_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g6_b3__7_n_0));
  LUT6 #(
    .INIT(64'hF4C4FE21EE798D9A)) 
    g6_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g6_b3__8_n_0));
  LUT6 #(
    .INIT(64'h7AC18530B9FCFE25)) 
    g6_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g6_b4_n_0));
  LUT6 #(
    .INIT(64'h9D526205C7F5FD26)) 
    g6_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g6_b4__0_n_0));
  LUT6 #(
    .INIT(64'h9D526205C7F5FD26)) 
    g6_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g6_b4__1_n_0));
  LUT6 #(
    .INIT(64'h9D526205C7F5FD26)) 
    g6_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g6_b4__2_n_0));
  LUT6 #(
    .INIT(64'h9D526205C7F5FD26)) 
    g6_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g6_b4__3_n_0));
  LUT6 #(
    .INIT(64'h9D526205C7F5FD26)) 
    g6_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g6_b4__4_n_0));
  LUT6 #(
    .INIT(64'hB5464A11EFE15D76)) 
    g6_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g6_b4__5_n_0));
  LUT6 #(
    .INIT(64'hB5464A11EFE15D76)) 
    g6_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g6_b4__6_n_0));
  LUT6 #(
    .INIT(64'h95665A01EFE95D72)) 
    g6_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g6_b4__7_n_0));
  LUT6 #(
    .INIT(64'h9FC6FAA1EAB90D22)) 
    g6_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g6_b4__8_n_0));
  LUT6 #(
    .INIT(64'hFAC7853E81FCFF21)) 
    g6_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g6_b5_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FF06)) 
    g6_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g6_b5__0_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FF06)) 
    g6_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g6_b5__1_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FF06)) 
    g6_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g6_b5__2_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FF06)) 
    g6_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g6_b5__3_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FF06)) 
    g6_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g6_b5__4_n_0));
  LUT6 #(
    .INIT(64'hF56E4AB9EAA15D57)) 
    g6_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g6_b5__5_n_0));
  LUT6 #(
    .INIT(64'hF56E4AB9EAA15D57)) 
    g6_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g6_b5__6_n_0));
  LUT6 #(
    .INIT(64'hD5665ABDEAAB5D52)) 
    g6_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g6_b5__7_n_0));
  LUT6 #(
    .INIT(64'hD546FAB5EABB0D56)) 
    g6_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g6_b5__8_n_0));
  LUT6 #(
    .INIT(64'hFAC7853E81FCFE3E)) 
    g6_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g6_b6_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAD)) 
    g6_b6__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g6_b6__0_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAD)) 
    g6_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g6_b6__1_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAD)) 
    g6_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g6_b6__2_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAD)) 
    g6_b6__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g6_b6__3_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAD)) 
    g6_b6__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g6_b6__4_n_0));
  LUT6 #(
    .INIT(64'hF56E4AB9EAA15FFC)) 
    g6_b6__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g6_b6__5_n_0));
  LUT6 #(
    .INIT(64'hF56E4AB9EAA15FFC)) 
    g6_b6__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g6_b6__6_n_0));
  LUT6 #(
    .INIT(64'hD5665ABDEAA95FF8)) 
    g6_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g6_b6__7_n_0));
  LUT6 #(
    .INIT(64'hD546FAB5EAB90FFC)) 
    g6_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g6_b6__8_n_0));
  LUT6 #(
    .INIT(64'hFAC7853E81FCFE3F)) 
    g6_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g6_b7_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAF)) 
    g6_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g6_b7__0_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAF)) 
    g6_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g6_b7__1_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAF)) 
    g6_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g6_b7__2_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAF)) 
    g6_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g6_b7__3_n_0));
  LUT6 #(
    .INIT(64'hDD7A62AD42F5FDAF)) 
    g6_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g6_b7__4_n_0));
  LUT6 #(
    .INIT(64'hF56E4AB9EAA15FFE)) 
    g6_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g6_b7__5_n_0));
  LUT6 #(
    .INIT(64'hF56E4AB9EAA15FFE)) 
    g6_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g6_b7__6_n_0));
  LUT6 #(
    .INIT(64'hD5665ABDEAA95FFA)) 
    g6_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g6_b7__7_n_0));
  LUT6 #(
    .INIT(64'hD546FAB5EAB90FFE)) 
    g6_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g6_b7__8_n_0));
  LUT6 #(
    .INIT(64'h4D243532EE2F59AD)) 
    g7_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g7_b0_n_0));
  LUT6 #(
    .INIT(64'hB224270DFCAE93E6)) 
    g7_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g7_b0__0_n_0));
  LUT6 #(
    .INIT(64'hB224270DFCAE93E6)) 
    g7_b0__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g7_b0__1_n_0));
  LUT6 #(
    .INIT(64'hB224270DFCAE93E6)) 
    g7_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g7_b0__2_n_0));
  LUT6 #(
    .INIT(64'hB224270DFCAE93E6)) 
    g7_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g7_b0__3_n_0));
  LUT6 #(
    .INIT(64'hB224270DFCAE93E6)) 
    g7_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g7_b0__4_n_0));
  LUT6 #(
    .INIT(64'h18710F195CFE99E3)) 
    g7_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g7_b0__5_n_0));
  LUT6 #(
    .INIT(64'h18710F195CFE99E3)) 
    g7_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g7_b0__6_n_0));
  LUT6 #(
    .INIT(64'h1A730E1876D68CF7)) 
    g7_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g7_b0__7_n_0));
  LUT6 #(
    .INIT(64'hB8F90CBA27938DA6)) 
    g7_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g7_b0__8_n_0));
  LUT6 #(
    .INIT(64'h2B4430960416E6C0)) 
    g7_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g7_b1_n_0));
  LUT6 #(
    .INIT(64'h8E30056920297C50)) 
    g7_b1__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g7_b1__0_n_0));
  LUT6 #(
    .INIT(64'h8E30056920297C50)) 
    g7_b1__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g7_b1__1_n_0));
  LUT6 #(
    .INIT(64'h8E30056920297C50)) 
    g7_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g7_b1__2_n_0));
  LUT6 #(
    .INIT(64'h8E30056920297C50)) 
    g7_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g7_b1__3_n_0));
  LUT6 #(
    .INIT(64'h8E30056920297C50)) 
    g7_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g7_b1__4_n_0));
  LUT6 #(
    .INIT(64'h246587280238F414)) 
    g7_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g7_b1__5_n_0));
  LUT6 #(
    .INIT(64'h246587280238F414)) 
    g7_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g7_b1__6_n_0));
  LUT6 #(
    .INIT(64'h0E459238A838A114)) 
    g7_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g7_b1__7_n_0));
  LUT6 #(
    .INIT(64'h04651238AD28E114)) 
    g7_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g7_b1__8_n_0));
  LUT6 #(
    .INIT(64'h3A8A01541F6A2FA4)) 
    g7_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g7_b2_n_0));
  LUT6 #(
    .INIT(64'h8DC80231AB9CAE64)) 
    g7_b2__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g7_b2__0_n_0));
  LUT6 #(
    .INIT(64'h8DC80231AB9CAE64)) 
    g7_b2__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g7_b2__1_n_0));
  LUT6 #(
    .INIT(64'h8DC80231AB9CAE64)) 
    g7_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g7_b2__2_n_0));
  LUT6 #(
    .INIT(64'h8DC80231AB9CAE64)) 
    g7_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g7_b2__3_n_0));
  LUT6 #(
    .INIT(64'h8DC80231AB9CAE64)) 
    g7_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g7_b2__4_n_0));
  LUT6 #(
    .INIT(64'h85CC222129DD8C75)) 
    g7_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g7_b2__5_n_0));
  LUT6 #(
    .INIT(64'h85CC222129DD8C75)) 
    g7_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g7_b2__6_n_0));
  LUT6 #(
    .INIT(64'h0546626409FF9C64)) 
    g7_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g7_b2__7_n_0));
  LUT6 #(
    .INIT(64'h07EE68CC08AB9930)) 
    g7_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g7_b2__8_n_0));
  LUT6 #(
    .INIT(64'h2D9A73D35747543F)) 
    g7_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g7_b3_n_0));
  LUT6 #(
    .INIT(64'hA6C91F5B3B3A31AF)) 
    g7_b3__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g7_b3__0_n_0));
  LUT6 #(
    .INIT(64'hA6C91F5B3B3A31AF)) 
    g7_b3__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g7_b3__1_n_0));
  LUT6 #(
    .INIT(64'hA6C91F5B3B3A31AF)) 
    g7_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g7_b3__2_n_0));
  LUT6 #(
    .INIT(64'hA6C91F5B3B3A31AF)) 
    g7_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g7_b3__3_n_0));
  LUT6 #(
    .INIT(64'hA6C91F5B3B3A31AF)) 
    g7_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g7_b3__4_n_0));
  LUT6 #(
    .INIT(64'h86D9B70F313F1BBA)) 
    g7_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g7_b3__5_n_0));
  LUT6 #(
    .INIT(64'h86D9B70F313F1BBA)) 
    g7_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g7_b3__6_n_0));
  LUT6 #(
    .INIT(64'h2E5BE34E33351ABF)) 
    g7_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g7_b3__7_n_0));
  LUT6 #(
    .INIT(64'h267B616E37255BAF)) 
    g7_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g7_b3__8_n_0));
  LUT6 #(
    .INIT(64'hA4D8D7D1E70B5400)) 
    g7_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g7_b4_n_0));
  LUT6 #(
    .INIT(64'h64D17B537E8A3100)) 
    g7_b4__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g7_b4__0_n_0));
  LUT6 #(
    .INIT(64'h64D17B537E8A3100)) 
    g7_b4__1
       (.I0(\addra_reg[2]_rep__6_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g7_b4__1_n_0));
  LUT6 #(
    .INIT(64'h64D17B537E8A3100)) 
    g7_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g7_b4__2_n_0));
  LUT6 #(
    .INIT(64'h64D17B537E8A3100)) 
    g7_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g7_b4__3_n_0));
  LUT6 #(
    .INIT(64'h64D17B537E8A3100)) 
    g7_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g7_b4__4_n_0));
  LUT6 #(
    .INIT(64'hE690F317549F1110)) 
    g7_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g7_b4__5_n_0));
  LUT6 #(
    .INIT(64'hE690F317549F1110)) 
    g7_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g7_b4__6_n_0));
  LUT6 #(
    .INIT(64'hE63AF34276350045)) 
    g7_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g7_b4__7_n_0));
  LUT6 #(
    .INIT(64'hEC3A51CA73355101)) 
    g7_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g7_b4__8_n_0));
  LUT6 #(
    .INIT(64'h20D8F7EE3F7E7404)) 
    g7_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g7_b5_n_0));
  LUT6 #(
    .INIT(64'h04D17FFCAFBD3520)) 
    g7_b5__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g7_b5__0_n_0));
  LUT6 #(
    .INIT(64'h04D17FFCAFBD3520)) 
    g7_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g7_b5__1_n_0));
  LUT6 #(
    .INIT(64'h04D17FFCAFBD3520)) 
    g7_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g7_b5__2_n_0));
  LUT6 #(
    .INIT(64'h04D17FFCAFBD3520)) 
    g7_b5__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g7_b5__3_n_0));
  LUT6 #(
    .INIT(64'h04D17FFCAFBD3520)) 
    g7_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g7_b5__4_n_0));
  LUT6 #(
    .INIT(64'hA680FDBD2FFD1530)) 
    g7_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g7_b5__5_n_0));
  LUT6 #(
    .INIT(64'hA680FDBD2FFD1530)) 
    g7_b5__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g7_b5__6_n_0));
  LUT6 #(
    .INIT(64'hAE2AF9E82F751574)) 
    g7_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g7_b5__7_n_0));
  LUT6 #(
    .INIT(64'h0EAA7BE87F355474)) 
    g7_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g7_b5__8_n_0));
  LUT6 #(
    .INIT(64'h21D8F3FFFF7E3401)) 
    g7_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g7_b6_n_0));
  LUT6 #(
    .INIT(64'h06D15FFFFFBD2502)) 
    g7_b6__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g7_b6__0_n_0));
  LUT6 #(
    .INIT(64'h06D15FFFFFBD2502)) 
    g7_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g7_b6__1_n_0));
  LUT6 #(
    .INIT(64'h06D15FFFFFBD2502)) 
    g7_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g7_b6__2_n_0));
  LUT6 #(
    .INIT(64'h06D15FFFFFBD2502)) 
    g7_b6__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g7_b6__3_n_0));
  LUT6 #(
    .INIT(64'h06D15FFFFFBD2502)) 
    g7_b6__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g7_b6__4_n_0));
  LUT6 #(
    .INIT(64'hA681FFAF7FFD0512)) 
    g7_b6__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g7_b6__5_n_0));
  LUT6 #(
    .INIT(64'hA681FFAF7FFD0512)) 
    g7_b6__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g7_b6__6_n_0));
  LUT6 #(
    .INIT(64'hAE0BFBEA5F751556)) 
    g7_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g7_b6__7_n_0));
  LUT6 #(
    .INIT(64'hAEAB7BE85F255557)) 
    g7_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g7_b6__8_n_0));
  LUT6 #(
    .INIT(64'h20D8F3FFFF7E7401)) 
    g7_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g7_b7_n_0));
  LUT6 #(
    .INIT(64'h04D15FFFFFBD3502)) 
    g7_b7__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g7_b7__0_n_0));
  LUT6 #(
    .INIT(64'h04D15FFFFFBD3502)) 
    g7_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g7_b7__1_n_0));
  LUT6 #(
    .INIT(64'h04D15FFFFFBD3502)) 
    g7_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g7_b7__2_n_0));
  LUT6 #(
    .INIT(64'h04D15FFFFFBD3502)) 
    g7_b7__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g7_b7__3_n_0));
  LUT6 #(
    .INIT(64'h04D15FFFFFBD3502)) 
    g7_b7__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g7_b7__4_n_0));
  LUT6 #(
    .INIT(64'hA680FFAF7FFD1512)) 
    g7_b7__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g7_b7__5_n_0));
  LUT6 #(
    .INIT(64'hA680FFAF7FFD1512)) 
    g7_b7__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g7_b7__6_n_0));
  LUT6 #(
    .INIT(64'hAE0AFBEA7F751556)) 
    g7_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g7_b7__7_n_0));
  LUT6 #(
    .INIT(64'hAEAA7BE87F255557)) 
    g7_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g7_b7__8_n_0));
  LUT6 #(
    .INIT(64'h11BD814827FBE795)) 
    g8_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g8_b0_n_0));
  LUT6 #(
    .INIT(64'h03E742902EDF7E63)) 
    g8_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g8_b0__0_n_0));
  LUT6 #(
    .INIT(64'h03E742902EDF7E63)) 
    g8_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g8_b0__1_n_0));
  LUT6 #(
    .INIT(64'h03E742902EDF7E63)) 
    g8_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g8_b0__2_n_0));
  LUT6 #(
    .INIT(64'h03E742902EDF7E63)) 
    g8_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g8_b0__3_n_0));
  LUT6 #(
    .INIT(64'h03E742902EDF7E63)) 
    g8_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g8_b0__4_n_0));
  LUT6 #(
    .INIT(64'h8BA36081AE9FD637)) 
    g8_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g8_b0__5_n_0));
  LUT6 #(
    .INIT(64'h8BA36081AE9FD637)) 
    g8_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g8_b0__6_n_0));
  LUT6 #(
    .INIT(64'h810365D1AC3FD767)) 
    g8_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g8_b0__7_n_0));
  LUT6 #(
    .INIT(64'h092BEFDBE82B9262)) 
    g8_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g8_b0__8_n_0));
  LUT6 #(
    .INIT(64'h29DC70A3EC701505)) 
    g8_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g8_b1_n_0));
  LUT6 #(
    .INIT(64'h86F1154EF4152322)) 
    g8_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g8_b1__0_n_0));
  LUT6 #(
    .INIT(64'h86F1154EF4152322)) 
    g8_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g8_b1__1_n_0));
  LUT6 #(
    .INIT(64'h86F1154EF4152322)) 
    g8_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g8_b1__2_n_0));
  LUT6 #(
    .INIT(64'h86F1154EF4152322)) 
    g8_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g8_b1__3_n_0));
  LUT6 #(
    .INIT(64'h86F1154EF4152322)) 
    g8_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g8_b1__4_n_0));
  LUT6 #(
    .INIT(64'hA6E19D0A7E500133)) 
    g8_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g8_b1__5_n_0));
  LUT6 #(
    .INIT(64'hA6E19D0A7E500133)) 
    g8_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g8_b1__6_n_0));
  LUT6 #(
    .INIT(64'h2E41D95A56721522)) 
    g8_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g8_b1__7_n_0));
  LUT6 #(
    .INIT(64'hACE17B5017224427)) 
    g8_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g8_b1__8_n_0));
  LUT6 #(
    .INIT(64'h171EB1BF20E5D9B6)) 
    g8_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g8_b2_n_0));
  LUT6 #(
    .INIT(64'h2BA947EF0476D36D)) 
    g8_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g8_b2__0_n_0));
  LUT6 #(
    .INIT(64'h2BA947EF0476D36D)) 
    g8_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g8_b2__1_n_0));
  LUT6 #(
    .INIT(64'h2BA947EF0476D36D)) 
    g8_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g8_b2__2_n_0));
  LUT6 #(
    .INIT(64'h2BA947EF0476D36D)) 
    g8_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g8_b2__3_n_0));
  LUT6 #(
    .INIT(64'h2BA947EF0476D36D)) 
    g8_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g8_b2__4_n_0));
  LUT6 #(
    .INIT(64'h03BDCFABAC22DB69)) 
    g8_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g8_b2__5_n_0));
  LUT6 #(
    .INIT(64'h03BDCFABAC22DB69)) 
    g8_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g8_b2__6_n_0));
  LUT6 #(
    .INIT(64'h8B178BFEA682DE39)) 
    g8_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g8_b2__7_n_0));
  LUT6 #(
    .INIT(64'h0915A976E783CF7D)) 
    g8_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g8_b2__8_n_0));
  LUT6 #(
    .INIT(64'h0F30F0CE6E2D1EF3)) 
    g8_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g8_b3_n_0));
  LUT6 #(
    .INIT(64'hAA0555F8BCA6A95F)) 
    g8_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g8_b3__0_n_0));
  LUT6 #(
    .INIT(64'hAA0555F8BCA6A95F)) 
    g8_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g8_b3__1_n_0));
  LUT6 #(
    .INIT(64'hAA0555F8BCA6A95F)) 
    g8_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g8_b3__2_n_0));
  LUT6 #(
    .INIT(64'hAA0555F8BCA6A95F)) 
    g8_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g8_b3__3_n_0));
  LUT6 #(
    .INIT(64'hAA0555F8BCA6A95F)) 
    g8_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g8_b3__4_n_0));
  LUT6 #(
    .INIT(64'h0A55F5A81CF6AB5E)) 
    g8_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g8_b3__5_n_0));
  LUT6 #(
    .INIT(64'h0A55F5A81CF6AB5E)) 
    g8_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g8_b3__6_n_0));
  LUT6 #(
    .INIT(64'hAA55A5A816FCAE5B)) 
    g8_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g8_b3__7_n_0));
  LUT6 #(
    .INIT(64'h28FD0DA257A8FA5E)) 
    g8_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g8_b3__8_n_0));
  LUT6 #(
    .INIT(64'h233F040CA0392912)) 
    g8_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g8_b4_n_0));
  LUT6 #(
    .INIT(64'h0EAF20A044878609)) 
    g8_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g8_b4__0_n_0));
  LUT6 #(
    .INIT(64'h0EAF20A044878609)) 
    g8_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g8_b4__1_n_0));
  LUT6 #(
    .INIT(64'h0EAF20A044878609)) 
    g8_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g8_b4__2_n_0));
  LUT6 #(
    .INIT(64'h0EAF20A044878609)) 
    g8_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g8_b4__3_n_0));
  LUT6 #(
    .INIT(64'h0EAF20A044878609)) 
    g8_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g8_b4__4_n_0));
  LUT6 #(
    .INIT(64'h0EAF00B04E820649)) 
    g8_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g8_b4__5_n_0));
  LUT6 #(
    .INIT(64'h0EAF00B04E820649)) 
    g8_b4__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g8_b4__6_n_0));
  LUT6 #(
    .INIT(64'h042505F54C820749)) 
    g8_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g8_b4__7_n_0));
  LUT6 #(
    .INIT(64'h8C050FD708920258)) 
    g8_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g8_b4__8_n_0));
  LUT6 #(
    .INIT(64'h433E040820310892)) 
    g8_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g8_b5_n_0));
  LUT6 #(
    .INIT(64'h1AAD208004078049)) 
    g8_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g8_b5__0_n_0));
  LUT6 #(
    .INIT(64'h1AAD208004078049)) 
    g8_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g8_b5__1_n_0));
  LUT6 #(
    .INIT(64'h1AAD208004078049)) 
    g8_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g8_b5__2_n_0));
  LUT6 #(
    .INIT(64'h1AAD208004078049)) 
    g8_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g8_b5__3_n_0));
  LUT6 #(
    .INIT(64'h1AAD208004078049)) 
    g8_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g8_b5__4_n_0));
  LUT6 #(
    .INIT(64'h1AAD00900E028248)) 
    g8_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g8_b5__5_n_0));
  LUT6 #(
    .INIT(64'h1AAD00900E028248)) 
    g8_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g8_b5__6_n_0));
  LUT6 #(
    .INIT(64'h102505D404808709)) 
    g8_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g8_b5__7_n_0));
  LUT6 #(
    .INIT(64'h18050F5600908248)) 
    g8_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g8_b5__8_n_0));
  LUT6 #(
    .INIT(64'h033E0408202108D2)) 
    g8_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g8_b6_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068059)) 
    g8_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g8_b6__0_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068059)) 
    g8_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g8_b6__1_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068059)) 
    g8_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g8_b6__2_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068059)) 
    g8_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g8_b6__3_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068059)) 
    g8_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g8_b6__4_n_0));
  LUT6 #(
    .INIT(64'h0AAD00900C02A248)) 
    g8_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g8_b6__5_n_0));
  LUT6 #(
    .INIT(64'h0AAD00900C02A248)) 
    g8_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g8_b6__6_n_0));
  LUT6 #(
    .INIT(64'h002505D40480A609)) 
    g8_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g8_b6__7_n_0));
  LUT6 #(
    .INIT(64'h08050D560090A248)) 
    g8_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g8_b6__8_n_0));
  LUT6 #(
    .INIT(64'h033E040820210892)) 
    g8_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g8_b7_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068049)) 
    g8_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g8_b7__0_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068049)) 
    g8_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g8_b7__1_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068049)) 
    g8_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g8_b7__2_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068049)) 
    g8_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g8_b7__3_n_0));
  LUT6 #(
    .INIT(64'h0AAD208004068049)) 
    g8_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g8_b7__4_n_0));
  LUT6 #(
    .INIT(64'h0AAD00900C028248)) 
    g8_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g8_b7__5_n_0));
  LUT6 #(
    .INIT(64'h0AAD00900C028248)) 
    g8_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g8_b7__6_n_0));
  LUT6 #(
    .INIT(64'h002505D404808609)) 
    g8_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g8_b7__7_n_0));
  LUT6 #(
    .INIT(64'h08050D5600908248)) 
    g8_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g8_b7__8_n_0));
  LUT6 #(
    .INIT(64'h2050022ADD64604D)) 
    g9_b0
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g9_b0_n_0));
  LUT6 #(
    .INIT(64'h0411088CF33414B2)) 
    g9_b0__0
       (.I0(\addra_reg[2]_rep__8_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g9_b0__0_n_0));
  LUT6 #(
    .INIT(64'h0411088CF33414B2)) 
    g9_b0__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g9_b0__1_n_0));
  LUT6 #(
    .INIT(64'h0411088CF33414B2)) 
    g9_b0__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g9_b0__2_n_0));
  LUT6 #(
    .INIT(64'h0411088CF33414B2)) 
    g9_b0__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b0_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g9_b0__3_n_0));
  LUT6 #(
    .INIT(64'h0411088CF33414B2)) 
    g9_b0__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g9_b0__4_n_0));
  LUT6 #(
    .INIT(64'h2600088C797134A2)) 
    g9_b0__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__9_n_0 ),
        .I2(\addra_reg[1]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g9_b0__5_n_0));
  LUT6 #(
    .INIT(64'h2600088C797134A2)) 
    g9_b0__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g9_b0__6_n_0));
  LUT6 #(
    .INIT(64'h04081988795134B2)) 
    g9_b0__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g9_b0__7_n_0));
  LUT6 #(
    .INIT(64'hA6A23920280424E6)) 
    g9_b0__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g9_b0__8_n_0));
  LUT6 #(
    .INIT(64'h8512B9FB459FED00)) 
    g9_b1
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g9_b1_n_0));
  LUT6 #(
    .INIT(64'h6209C7DF32EBF600)) 
    g9_b1__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g9_b1__0_n_0));
  LUT6 #(
    .INIT(64'h6209C7DF32EBF600)) 
    g9_b1__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__3_n_0 ),
        .I2(\addra_reg[1]_rep__10_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g9_b1__1_n_0));
  LUT6 #(
    .INIT(64'h6209C7DF32EBF600)) 
    g9_b1__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g9_b1__2_n_0));
  LUT6 #(
    .INIT(64'h6209C7DF32EBF600)) 
    g9_b1__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g9_b1__3_n_0));
  LUT6 #(
    .INIT(64'h6209C7DF32EBF600)) 
    g9_b1__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g9_b1__4_n_0));
  LUT6 #(
    .INIT(64'h4219EFCB92BB5451)) 
    g9_b1__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g9_b1__5_n_0));
  LUT6 #(
    .INIT(64'h4219EFCB92BB5451)) 
    g9_b1__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g9_b1__6_n_0));
  LUT6 #(
    .INIT(64'hCA93AB8EB8B34155)) 
    g9_b1__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g9_b1__7_n_0));
  LUT6 #(
    .INIT(64'h603383AEEDE35545)) 
    g9_b1__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g9_b1__8_n_0));
  LUT6 #(
    .INIT(64'h98C4A547B770C55C)) 
    g9_b2
       (.I0(\addra_reg_rep[0]_rep_n_0 ),
        .I1(\addra_reg_rep[1]_rep_n_0 ),
        .I2(\addra_reg_rep[2]_rep_n_0 ),
        .I3(\addra_reg_rep[3]_rep_n_0 ),
        .I4(\addra_reg_rep[4]_rep_n_0 ),
        .I5(\addra_reg_rep[5]_rep_n_0 ),
        .O(g9_b2_n_0));
  LUT6 #(
    .INIT(64'hC170663A6F1572B1)) 
    g9_b2__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__5_n_0 ),
        .I2(\addra_reg[1]_rep__8_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g9_b2__0_n_0));
  LUT6 #(
    .INIT(64'hC170663A6F1572B1)) 
    g9_b2__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g9_b2__1_n_0));
  LUT6 #(
    .INIT(64'hC170663A6F1572B1)) 
    g9_b2__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g9_b2__2_n_0));
  LUT6 #(
    .INIT(64'hC170663A6F1572B1)) 
    g9_b2__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b0_i_2_n_0),
        .I5(g0_b0_i_3_n_0),
        .O(g9_b2__3_n_0));
  LUT6 #(
    .INIT(64'hC170663A6F1572B1)) 
    g9_b2__4
       (.I0(\addra_reg[2]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep_n_0 ),
        .I2(\addra_reg[1]_rep__14_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b0_i_1__0_n_0),
        .I5(g0_b0_i_2__0_n_0),
        .O(g9_b2__4_n_0));
  LUT6 #(
    .INIT(64'hE160643B6F1572B1)) 
    g9_b2__5
       (.I0(\addra_reg[3]_rep__2_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(\addra_reg[2]_rep__14_n_0 ),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g9_b2__5_n_0));
  LUT6 #(
    .INIT(64'hE160643B6F1572B1)) 
    g9_b2__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b0_i_1__1_n_0),
        .I5(g0_b0_i_2__1_n_0),
        .O(g9_b2__6_n_0));
  LUT6 #(
    .INIT(64'hC962703AE53737A0)) 
    g9_b2__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g9_b2__7_n_0));
  LUT6 #(
    .INIT(64'hCB6A7A10E43332B5)) 
    g9_b2__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g9_b2__8_n_0));
  LUT6 #(
    .INIT(64'h3F89C1AFDD96E980)) 
    g9_b3
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g9_b3_n_0));
  LUT6 #(
    .INIT(64'hAFC252EEF369D640)) 
    g9_b3__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g9_b3__0_n_0));
  LUT6 #(
    .INIT(64'hAFC252EEF369D640)) 
    g9_b3__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g9_b3__1_n_0));
  LUT6 #(
    .INIT(64'hAFC252EEF369D640)) 
    g9_b3__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g9_b3__2_n_0));
  LUT6 #(
    .INIT(64'hAFC252EEF369D640)) 
    g9_b3__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g9_b3__3_n_0));
  LUT6 #(
    .INIT(64'hAFC252EEF369D640)) 
    g9_b3__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g9_b3__4_n_0));
  LUT6 #(
    .INIT(64'h85D7D8ABD379D441)) 
    g9_b3__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g9_b3__5_n_0));
  LUT6 #(
    .INIT(64'h85D7D8ABD379D441)) 
    g9_b3__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g9_b3__6_n_0));
  LUT6 #(
    .INIT(64'hA557C8EBF9D3C114)) 
    g9_b3__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g9_b3__7_n_0));
  LUT6 #(
    .INIT(64'hA7F7C269F883C455)) 
    g9_b3__8
       (.I0(\addra_reg[5]_rep__0_n_0 ),
        .I1(\addra_reg[0]_rep__14_n_0 ),
        .I2(\addra_reg[1]_rep_n_0 ),
        .I3(\addra_reg[2]_rep_n_0 ),
        .I4(\addra_reg[3]_rep_n_0 ),
        .I5(\addra_reg[4]_rep__1_n_0 ),
        .O(g9_b3__8_n_0));
  LUT6 #(
    .INIT(64'h1118AE203EE8F8AA)) 
    g9_b4
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g9_b4_n_0));
  LUT6 #(
    .INIT(64'h0381EC04ADD4D5CC)) 
    g9_b4__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b4_i_1__3_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b4_i_2__1_n_0),
        .O(g9_b4__0_n_0));
  LUT6 #(
    .INIT(64'h0381EC04ADD4D5CC)) 
    g9_b4__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b4_i_1_n_0),
        .I5(g30_b4_i_2_n_0),
        .O(g9_b4__1_n_0));
  LUT6 #(
    .INIT(64'h0381EC04ADD4D5CC)) 
    g9_b4__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b4_i_1__0_n_0),
        .I4(g30_b4_i_2__0_n_0),
        .I5(sel[5]),
        .O(g9_b4__2_n_0));
  LUT6 #(
    .INIT(64'h0381EC04ADD4D5CC)) 
    g9_b4__3
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__1_n_0 ),
        .I2(\addra_reg[1]_rep__12_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g9_b4__3_n_0));
  LUT6 #(
    .INIT(64'h0381EC04ADD4D5CC)) 
    g9_b4__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g9_b4__4_n_0));
  LUT6 #(
    .INIT(64'h03814C54ADD4DDC8)) 
    g9_b4__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__8_n_0 ),
        .I2(\addra_reg[1]_rep__5_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b4_i_1__1_n_0),
        .I5(g30_b4_i_2__2_n_0),
        .O(g9_b4__5_n_0));
  LUT6 #(
    .INIT(64'h03814C54ADD4DDC8)) 
    g9_b4__6
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g9_b4__6_n_0));
  LUT6 #(
    .INIT(64'h89A90940AFD4DCC8)) 
    g9_b4__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b4_i_1__2_n_0),
        .O(g9_b4__7_n_0));
  LUT6 #(
    .INIT(64'h0BA9A9C0EED48C88)) 
    g9_b4__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g9_b4__8_n_0));
  LUT6 #(
    .INIT(64'h00B8A26011FF0FA9)) 
    g9_b5
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g9_b5_n_0));
  LUT6 #(
    .INIT(64'h00C54C1403FFAAC6)) 
    g9_b5__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g9_b5__0_n_0));
  LUT6 #(
    .INIT(64'h00C54C1403FFAAC6)) 
    g9_b5__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g9_b5__1_n_0));
  LUT6 #(
    .INIT(64'h00C54C1403FFAAC6)) 
    g9_b5__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g9_b5__2_n_0));
  LUT6 #(
    .INIT(64'h00C54C1403FFAAC6)) 
    g9_b5__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b1_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g9_b5__3_n_0));
  LUT6 #(
    .INIT(64'h00C54C1403FFAAC6)) 
    g9_b5__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g9_b5__4_n_0));
  LUT6 #(
    .INIT(64'h8A806C04ABAB88D7)) 
    g9_b5__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g9_b5__5_n_0));
  LUT6 #(
    .INIT(64'h8A806C04ABAB88D7)) 
    g9_b5__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__12_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g9_b5__6_n_0));
  LUT6 #(
    .INIT(64'h88086D4001ABDDD7)) 
    g9_b5__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__11_n_0 ),
        .I2(\addra_reg[1]_rep__2_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g9_b5__7_n_0));
  LUT6 #(
    .INIT(64'h0202EFEA44AE9C82)) 
    g9_b5__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g9_b5__8_n_0));
  LUT6 #(
    .INIT(64'h00F8A3E01FFFEFB7)) 
    g9_b6
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g9_b6_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFE6F)) 
    g9_b6__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g9_b6__0_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFE6F)) 
    g9_b6__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g9_b6__1_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFE6F)) 
    g9_b6__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g9_b6__2_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFE6F)) 
    g9_b6__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g9_b6__3_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFE6F)) 
    g9_b6__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g9_b6__4_n_0));
  LUT6 #(
    .INIT(64'hAA80EC05ABFFDE7F)) 
    g9_b6__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g9_b6__5_n_0));
  LUT6 #(
    .INIT(64'hAA80EC05ABFFDE7F)) 
    g9_b6__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g9_b6__6_n_0));
  LUT6 #(
    .INIT(64'h880AFD40A9FFDF7F)) 
    g9_b6__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g9_b6__7_n_0));
  LUT6 #(
    .INIT(64'h02AAFFEAECAFDE2A)) 
    g9_b6__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g9_b6__8_n_0));
  LUT6 #(
    .INIT(64'h00F8A3E01FFFEFBF)) 
    g9_b7
       (.I0(addra[0]),
        .I1(addra[1]),
        .I2(addra[2]),
        .I3(addra[3]),
        .I4(addra[4]),
        .I5(addra[5]),
        .O(g9_b7_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFEEF)) 
    g9_b7__0
       (.I0(\addra_reg[2]_rep__9_n_0 ),
        .I1(\addra_reg[0]_rep__6_n_0 ),
        .I2(\addra_reg[1]_rep__7_n_0 ),
        .I3(g30_b7_i_1__1_n_0),
        .I4(g30_b7_i_2__0_n_0),
        .I5(g30_b7_i_3__0_n_0),
        .O(g9_b7__0_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFEEF)) 
    g9_b7__1
       (.I0(\addra_reg[2]_rep__7_n_0 ),
        .I1(\addra_reg[0]_rep__4_n_0 ),
        .I2(\addra_reg[1]_rep__9_n_0 ),
        .I3(g30_b7_i_1__0_n_0),
        .I4(g30_b7_i_2_n_0),
        .I5(g30_b7_i_3_n_0),
        .O(g9_b7__1_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFEEF)) 
    g9_b7__2
       (.I0(\addra_reg[2]_rep__5_n_0 ),
        .I1(\addra_reg[0]_rep__2_n_0 ),
        .I2(\addra_reg[1]_rep__11_n_0 ),
        .I3(g30_b1_i_1__0_n_0),
        .I4(g30_b1_i_1_n_0),
        .I5(g30_b7_i_1_n_0),
        .O(g9_b7__2_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFEEF)) 
    g9_b7__3
       (.I0(\addra_reg[2]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__0_n_0 ),
        .I2(\addra_reg[1]_rep__13_n_0 ),
        .I3(g0_b6_i_1_n_0),
        .I4(g0_b3_i_1__0_n_0),
        .I5(g0_b3_i_2_n_0),
        .O(g9_b7__3_n_0));
  LUT6 #(
    .INIT(64'h00D54E54ABFFFEEF)) 
    g9_b7__4
       (.I0(\addra_reg[2]_rep__1_n_0 ),
        .I1(addra_reg__0[0]),
        .I2(addra_reg__0[1]),
        .I3(g0_b3_i_1_n_0),
        .I4(g0_b3_i_2__0_n_0),
        .I5(g0_b3_i_3_n_0),
        .O(g9_b7__4_n_0));
  LUT6 #(
    .INIT(64'hAA80EC05ABFFDEFF)) 
    g9_b7__5
       (.I0(\addra_reg[3]_rep__1_n_0 ),
        .I1(\addra_reg[0]_rep__7_n_0 ),
        .I2(\addra_reg[1]_rep__6_n_0 ),
        .I3(addra_reg__0[2]),
        .I4(g30_b7_i_1__2_n_0),
        .I5(g30_b7_i_2__1_n_0),
        .O(g9_b7__5_n_0));
  LUT6 #(
    .INIT(64'hAA80EC05ABFFDEFF)) 
    g9_b7__6
       (.I0(\addra_reg[3]_rep__3_n_0 ),
        .I1(\addra_reg[0]_rep__10_n_0 ),
        .I2(\addra_reg[1]_rep__3_n_0 ),
        .I3(\addra_reg[2]_rep__13_n_0 ),
        .I4(g0_b3_i_1__1_n_0),
        .I5(g0_b3_i_2__1_n_0),
        .O(g9_b7__6_n_0));
  LUT6 #(
    .INIT(64'h880AFD40A9FFDFFF)) 
    g9_b7__7
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__12_n_0 ),
        .I2(\addra_reg[1]_rep__1_n_0 ),
        .I3(\addra_reg[2]_rep__11_n_0 ),
        .I4(\addra_reg[3]_rep__5_n_0 ),
        .I5(g30_b7_i_1__3_n_0),
        .O(g9_b7__7_n_0));
  LUT6 #(
    .INIT(64'h02AAFFEAECAFDEAA)) 
    g9_b7__8
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(\addra_reg[0]_rep__13_n_0 ),
        .I2(\addra_reg[1]_rep__0_n_0 ),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__0_n_0 ),
        .I5(\addra_reg[4]_rep__2_n_0 ),
        .O(g9_b7__8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[0]_i_2 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_5_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[0]_i_6_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[0]_i_3 
       (.I0(\p_0_out_inferred__0/w2[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_9_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[0]_i_10_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/w2[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[0]_i_8 
       (.I0(g28_b0__2_n_0),
        .I1(g29_b0__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[10]_i_1 
       (.I0(\p_0_out_inferred__0/w2_reg[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[10]_i_3_n_0 ),
        .I2(sel[10]),
        .I3(\p_0_out_inferred__0/w2[10]_i_5_n_0 ),
        .I4(sel[9]),
        .I5(\p_0_out_inferred__0/w2[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[10]_i_10 
       (.I0(g28_b7__2_n_0),
        .I1(g29_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[10]_i_11 
       (.I0(g16_b7__2_n_0),
        .I1(g17_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g18_b7__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g19_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[10]_i_12 
       (.I0(g20_b7__2_n_0),
        .I1(g21_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g22_b7__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g23_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[10]_i_15 
       (.I0(g8_b7__2_n_0),
        .I1(g9_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g10_b7__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g11_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[10]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__0/w2[10]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[10]_i_14_n_0 ),
        .I1(sel[8]),
        .I2(\p_0_out_inferred__0/w2[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[10]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[10]_i_17_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[10]_i_18_n_0 ),
        .I2(sel[8]),
        .I3(\p_0_out_inferred__0/w2_reg[10]_i_19_n_0 ),
        .I4(\w2[10]_i_20_n_0 ),
        .I5(\p_0_out_inferred__0/w2_reg[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[10]_i_9 
       (.I0(g24_b7__2_n_0),
        .I1(g25_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g26_b7__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g27_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[1]_i_2 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_5_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[1]_i_6_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[1]_i_3 
       (.I0(\p_0_out_inferred__0/w2[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_9_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[1]_i_10_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/w2[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[1]_i_8 
       (.I0(g28_b1__2_n_0),
        .I1(g29_b1__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[2]_i_2 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_5_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[2]_i_6_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[2]_i_3 
       (.I0(\p_0_out_inferred__0/w2[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_9_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[2]_i_10_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/w2[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[2]_i_8 
       (.I0(g28_b2__2_n_0),
        .I1(g29_b2__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[3]_i_2 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_5_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[3]_i_6_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[3]_i_3 
       (.I0(\p_0_out_inferred__0/w2[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_9_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[3]_i_10_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/w2[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[3]_i_8 
       (.I0(g28_b3__2_n_0),
        .I1(g29_b3__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[4]_i_2 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_5_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[4]_i_6_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[4]_i_3 
       (.I0(\p_0_out_inferred__0/w2[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_9_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[4]_i_10_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/w2[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[4]_i_8 
       (.I0(g28_b4__2_n_0),
        .I1(g29_b4__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[5]_i_2 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_5_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[5]_i_6_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[5]_i_3 
       (.I0(\p_0_out_inferred__0/w2[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_9_n_0 ),
        .I2(sel[9]),
        .I3(\p_0_out_inferred__0/w2_reg[5]_i_10_n_0 ),
        .I4(sel[8]),
        .I5(\p_0_out_inferred__0/w2_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/w2[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[5]_i_8 
       (.I0(g28_b5__2_n_0),
        .I1(g29_b5__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[6]_i_1 
       (.I0(\p_0_out_inferred__0/w2_reg[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[6]_i_3_n_0 ),
        .I2(sel[10]),
        .I3(\p_0_out_inferred__0/w2[6]_i_4_n_0 ),
        .I4(sel[9]),
        .I5(\p_0_out_inferred__0/w2[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__0/w2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[6]_i_10 
       (.I0(g8_b6__2_n_0),
        .I1(g9_b6__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g10_b6__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g11_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__0/w2[6]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[10]_i_14_n_0 ),
        .I1(sel[8]),
        .I2(\p_0_out_inferred__0/w2[6]_i_10_n_0 ),
        .O(\p_0_out_inferred__0/w2[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[6]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[6]_i_11_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[6]_i_12_n_0 ),
        .I2(sel[8]),
        .I3(\p_0_out_inferred__0/w2_reg[6]_i_13_n_0 ),
        .I4(\w2[10]_i_20_n_0 ),
        .I5(\p_0_out_inferred__0/w2_reg[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[6]_i_6 
       (.I0(g24_b6__2_n_0),
        .I1(g25_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g26_b7__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g27_b6__2_n_0),
        .O(\p_0_out_inferred__0/w2[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__0/w2[6]_i_7 
       (.I0(g28_b7__2_n_0),
        .I1(g29_b6__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(\w2[10]_i_22_n_0 ),
        .I4(g30_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[6]_i_8 
       (.I0(g16_b6__2_n_0),
        .I1(g17_b7__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g18_b6__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g19_b6__2_n_0),
        .O(\p_0_out_inferred__0/w2[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/w2[6]_i_9 
       (.I0(g20_b7__2_n_0),
        .I1(g21_b6__2_n_0),
        .I2(\w2[10]_i_20_n_0 ),
        .I3(g22_b6__2_n_0),
        .I4(\w2[10]_i_22_n_0 ),
        .I5(g23_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_1 
       (.I0(\p_0_out_inferred__0/w2[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_1_n_0 ),
        .S(sel[10]));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_10 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_10_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_11 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_11_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_12 
       (.I0(g15_b0__2_n_0),
        .I1(g14_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_13 
       (.I0(g13_b0__2_n_0),
        .I1(g12_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_14 
       (.I0(g11_b0__2_n_0),
        .I1(g10_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_14_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_15 
       (.I0(g9_b0__2_n_0),
        .I1(g8_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_15_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_16 
       (.I0(g7_b0__2_n_0),
        .I1(g6_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_16_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_17 
       (.I0(g5_b0__2_n_0),
        .I1(g4_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_18 
       (.I0(g3_b0__2_n_0),
        .I1(g2_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_19 
       (.I0(g1_b0__2_n_0),
        .I1(g0_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_20 
       (.I0(g27_b0__2_n_0),
        .I1(g26_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_20_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_21 
       (.I0(g25_b0__2_n_0),
        .I1(g24_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_22 
       (.I0(g23_b0__2_n_0),
        .I1(g22_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_22_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_23 
       (.I0(g21_b0__2_n_0),
        .I1(g20_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_24 
       (.I0(g19_b0__2_n_0),
        .I1(g18_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[0]_i_25 
       (.I0(g17_b0__2_n_0),
        .I1(g16_b0__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_25_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_4_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_5_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_6 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_6_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_7_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[0]_i_9 
       (.I0(\p_0_out_inferred__0/w2_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[0]_i_9_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[10]_i_14 
       (.I0(\p_0_out_inferred__0/w2_reg[10]_i_23_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[10]_i_24_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_14_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_17 
       (.I0(g5_b7__2_n_0),
        .I1(g4_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_18 
       (.I0(g7_b7__2_n_0),
        .I1(g6_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_19 
       (.I0(g1_b7__2_n_0),
        .I1(g0_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_2 
       (.I0(\p_0_out_inferred__0/w2[10]_i_9_n_0 ),
        .I1(\p_0_out_inferred__0/w2[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_2_n_0 ),
        .S(sel[8]));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_21 
       (.I0(g3_b7__2_n_0),
        .I1(g2_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_23 
       (.I0(g15_b7__2_n_0),
        .I1(g14_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_24 
       (.I0(g13_b7__2_n_0),
        .I1(g12_b7__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[10]_i_3 
       (.I0(\p_0_out_inferred__0/w2[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__0/w2[10]_i_12_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[10]_i_3_n_0 ),
        .S(sel[8]));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_1 
       (.I0(\p_0_out_inferred__0/w2[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_1_n_0 ),
        .S(sel[10]));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_10 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_10_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_11 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_11_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_12 
       (.I0(g15_b1__2_n_0),
        .I1(g14_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_13 
       (.I0(g13_b1__2_n_0),
        .I1(g12_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_14 
       (.I0(g11_b1__2_n_0),
        .I1(g10_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_14_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_15 
       (.I0(g9_b1__2_n_0),
        .I1(g8_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_15_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_16 
       (.I0(g7_b1__2_n_0),
        .I1(g6_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_16_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_17 
       (.I0(g5_b1__2_n_0),
        .I1(g4_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_18 
       (.I0(g3_b1__2_n_0),
        .I1(g2_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_19 
       (.I0(g1_b1__2_n_0),
        .I1(g0_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_20 
       (.I0(g27_b1__2_n_0),
        .I1(g26_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_20_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_21 
       (.I0(g25_b1__2_n_0),
        .I1(g24_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_22 
       (.I0(g23_b1__2_n_0),
        .I1(g22_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_22_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_23 
       (.I0(g21_b1__2_n_0),
        .I1(g20_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_24 
       (.I0(g19_b1__2_n_0),
        .I1(g18_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[1]_i_25 
       (.I0(g17_b1__2_n_0),
        .I1(g16_b1__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_25_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_4_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_5_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_6 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_6_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_7_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[1]_i_9 
       (.I0(\p_0_out_inferred__0/w2_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[1]_i_9_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_1 
       (.I0(\p_0_out_inferred__0/w2[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_1_n_0 ),
        .S(sel[10]));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_10 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_10_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_11 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_11_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_12 
       (.I0(g15_b2__2_n_0),
        .I1(g14_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_13 
       (.I0(g13_b2__2_n_0),
        .I1(g12_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_14 
       (.I0(g11_b2__2_n_0),
        .I1(g10_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_14_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_15 
       (.I0(g9_b2__2_n_0),
        .I1(g8_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_15_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_16 
       (.I0(g7_b2__2_n_0),
        .I1(g6_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_16_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_17 
       (.I0(g5_b2__2_n_0),
        .I1(g4_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_18 
       (.I0(g3_b2__2_n_0),
        .I1(g2_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_19 
       (.I0(g1_b2__2_n_0),
        .I1(g0_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_20 
       (.I0(g27_b2__2_n_0),
        .I1(g26_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_20_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_21 
       (.I0(g25_b2__2_n_0),
        .I1(g24_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_22 
       (.I0(g23_b2__2_n_0),
        .I1(g22_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_22_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_23 
       (.I0(g21_b2__2_n_0),
        .I1(g20_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_24 
       (.I0(g19_b2__2_n_0),
        .I1(g18_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[2]_i_25 
       (.I0(g17_b2__2_n_0),
        .I1(g16_b2__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_25_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_4_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_5_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_6 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_6_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_7_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[2]_i_9 
       (.I0(\p_0_out_inferred__0/w2_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[2]_i_9_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_1 
       (.I0(\p_0_out_inferred__0/w2[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_1_n_0 ),
        .S(sel[10]));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_10 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_10_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_11 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_11_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_12 
       (.I0(g15_b3__2_n_0),
        .I1(g14_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_13 
       (.I0(g13_b3__2_n_0),
        .I1(g12_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_14 
       (.I0(g11_b3__2_n_0),
        .I1(g10_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_14_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_15 
       (.I0(g9_b3__2_n_0),
        .I1(g8_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_15_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_16 
       (.I0(g7_b3__2_n_0),
        .I1(g6_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_16_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_17 
       (.I0(g5_b3__2_n_0),
        .I1(g4_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_18 
       (.I0(g3_b3__2_n_0),
        .I1(g2_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_19 
       (.I0(g1_b3__2_n_0),
        .I1(g0_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_20 
       (.I0(g27_b3__2_n_0),
        .I1(g26_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_20_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_21 
       (.I0(g25_b3__2_n_0),
        .I1(g24_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_22 
       (.I0(g23_b3__2_n_0),
        .I1(g22_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_22_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_23 
       (.I0(g21_b3__2_n_0),
        .I1(g20_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_24 
       (.I0(g19_b3__2_n_0),
        .I1(g18_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[3]_i_25 
       (.I0(g17_b3__2_n_0),
        .I1(g16_b3__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_25_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_4_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_5_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_6 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_6_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_7_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[3]_i_9 
       (.I0(\p_0_out_inferred__0/w2_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[3]_i_9_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_1 
       (.I0(\p_0_out_inferred__0/w2[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_1_n_0 ),
        .S(sel[10]));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_10 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_10_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_11 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_11_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_12 
       (.I0(g15_b4__2_n_0),
        .I1(g14_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_13 
       (.I0(g13_b4__2_n_0),
        .I1(g12_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_14 
       (.I0(g11_b4__2_n_0),
        .I1(g10_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_14_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_15 
       (.I0(g9_b4__2_n_0),
        .I1(g8_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_15_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_16 
       (.I0(g7_b4__2_n_0),
        .I1(g6_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_16_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_17 
       (.I0(g5_b4__2_n_0),
        .I1(g4_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_18 
       (.I0(g3_b4__2_n_0),
        .I1(g2_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_19 
       (.I0(g1_b4__2_n_0),
        .I1(g0_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_20 
       (.I0(g27_b4__2_n_0),
        .I1(g26_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_20_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_21 
       (.I0(g25_b4__2_n_0),
        .I1(g24_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_22 
       (.I0(g23_b4__2_n_0),
        .I1(g22_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_22_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_23 
       (.I0(g21_b4__2_n_0),
        .I1(g20_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_24 
       (.I0(g19_b4__2_n_0),
        .I1(g18_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[4]_i_25 
       (.I0(g17_b4__2_n_0),
        .I1(g16_b4__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_25_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_4_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_5_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_6 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_6_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_7_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[4]_i_9 
       (.I0(\p_0_out_inferred__0/w2_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[4]_i_9_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_1 
       (.I0(\p_0_out_inferred__0/w2[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/w2[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_1_n_0 ),
        .S(sel[10]));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_10 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_10_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_11 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_11_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_12 
       (.I0(g15_b5__2_n_0),
        .I1(g14_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_13 
       (.I0(g13_b5__2_n_0),
        .I1(g12_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_14 
       (.I0(g11_b5__2_n_0),
        .I1(g10_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_14_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_15 
       (.I0(g9_b5__2_n_0),
        .I1(g8_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_15_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_16 
       (.I0(g7_b5__2_n_0),
        .I1(g6_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_16_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_17 
       (.I0(g5_b5__2_n_0),
        .I1(g4_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_17_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_18 
       (.I0(g3_b5__2_n_0),
        .I1(g2_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_18_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_19 
       (.I0(g1_b5__2_n_0),
        .I1(g0_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_19_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_20 
       (.I0(g27_b5__2_n_0),
        .I1(g26_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_20_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_21 
       (.I0(g25_b5__2_n_0),
        .I1(g24_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_21_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_22 
       (.I0(g23_b5__2_n_0),
        .I1(g22_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_22_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_23 
       (.I0(g21_b5__2_n_0),
        .I1(g20_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_23_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_24 
       (.I0(g19_b5__2_n_0),
        .I1(g18_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_24_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[5]_i_25 
       (.I0(g17_b5__2_n_0),
        .I1(g16_b5__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_25_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_4 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_4_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_5 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_5_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_6 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_6_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_7 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_7_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF8 \p_0_out_inferred__0/w2_reg[5]_i_9 
       (.I0(\p_0_out_inferred__0/w2_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/w2_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[5]_i_9_n_0 ),
        .S(\w2[10]_i_20_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[6]_i_11 
       (.I0(g5_b6__2_n_0),
        .I1(g4_b6__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[6]_i_11_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[6]_i_12 
       (.I0(g7_b6__2_n_0),
        .I1(g6_b6__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[6]_i_12_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[6]_i_13 
       (.I0(g1_b6__2_n_0),
        .I1(g0_b6__2_n_0),
        .O(\p_0_out_inferred__0/w2_reg[6]_i_13_n_0 ),
        .S(\w2[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__0/w2_reg[6]_i_2 
       (.I0(\p_0_out_inferred__0/w2[6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/w2[6]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[6]_i_2_n_0 ),
        .S(sel[8]));
  MUXF7 \p_0_out_inferred__0/w2_reg[6]_i_3 
       (.I0(\p_0_out_inferred__0/w2[6]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/w2[6]_i_9_n_0 ),
        .O(\p_0_out_inferred__0/w2_reg[6]_i_3_n_0 ),
        .S(sel[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[0]_i_2 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_5_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[0]_i_6_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[0]_i_3 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[0]_i_9_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[0]_i_10_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__1/w3[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[0]_i_9 
       (.I0(g29_b0__6_n_0),
        .I1(g28_b0__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b0__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[10]_i_1 
       (.I0(\p_0_out_inferred__1/w3_reg[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[10]_i_3_n_0 ),
        .I2(\w3[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__1/w3[10]_i_5_n_0 ),
        .I4(\w3[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__1/w3[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[10]_i_10 
       (.I0(g25_b7__6_n_0),
        .I1(g24_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g27_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g26_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[10]_i_11 
       (.I0(g21_b7__6_n_0),
        .I1(g20_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g23_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g22_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[10]_i_12 
       (.I0(g17_b7__6_n_0),
        .I1(g16_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g19_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g18_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[10]_i_14 
       (.I0(g9_b7__6_n_0),
        .I1(g8_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g11_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g10_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__1/w3[10]_i_5 
       (.I0(\p_0_out_inferred__1/w3[10]_i_14_n_0 ),
        .I1(\w3[10]_i_8_n_0 ),
        .I2(\p_0_out_inferred__1/w3_reg[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[10]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[10]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[10]_i_17_n_0 ),
        .I2(\w3[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[10]_i_18_n_0 ),
        .I4(\w3[10]_i_19_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__1/w3[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[10]_i_9 
       (.I0(g29_b7__6_n_0),
        .I1(g28_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[1]_i_2 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_5_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[1]_i_6_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[1]_i_3 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[1]_i_9_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[1]_i_10_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__1/w3[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[1]_i_9 
       (.I0(g29_b1__6_n_0),
        .I1(g28_b1__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b1__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[2]_i_2 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_5_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[2]_i_6_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[2]_i_3 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[2]_i_9_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[2]_i_10_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__1/w3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[2]_i_9 
       (.I0(g29_b2__6_n_0),
        .I1(g28_b2__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b2__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[3]_i_2 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_5_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[3]_i_6_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[3]_i_3 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[3]_i_9_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[3]_i_10_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__1/w3[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[3]_i_9 
       (.I0(g29_b3__6_n_0),
        .I1(g28_b3__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b3__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[4]_i_2 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_5_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[4]_i_6_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[4]_i_3 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[4]_i_9_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[4]_i_10_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__1/w3[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[4]_i_9 
       (.I0(g29_b4__6_n_0),
        .I1(g28_b4__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b4__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[5]_i_2 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_5_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[5]_i_6_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[5]_i_3 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[5]_i_9_n_0 ),
        .I2(\w3[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[5]_i_10_n_0 ),
        .I4(\w3[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__1/w3[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[5]_i_9 
       (.I0(g29_b5__6_n_0),
        .I1(g28_b5__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b5__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[6]_i_1 
       (.I0(\p_0_out_inferred__1/w3_reg[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[6]_i_3_n_0 ),
        .I2(\w3[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__1/w3[6]_i_4_n_0 ),
        .I4(\w3[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__1/w3[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__1/w3[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[6]_i_10 
       (.I0(g9_b6__6_n_0),
        .I1(g8_b6__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g11_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g10_b6__6_n_0),
        .O(\p_0_out_inferred__1/w3[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__1/w3[6]_i_4 
       (.I0(\p_0_out_inferred__1/w3[6]_i_10_n_0 ),
        .I1(\w3[10]_i_8_n_0 ),
        .I2(\p_0_out_inferred__1/w3_reg[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[6]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[6]_i_11_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[10]_i_17_n_0 ),
        .I2(\w3[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__1/w3_reg[6]_i_12_n_0 ),
        .I4(\w3[10]_i_19_n_0 ),
        .I5(\p_0_out_inferred__1/w3_reg[6]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__1/w3[6]_i_6 
       (.I0(g29_b6__6_n_0),
        .I1(g28_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g30_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[6]_i_7 
       (.I0(g25_b7__6_n_0),
        .I1(g24_b6__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g27_b6__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g26_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[6]_i_8 
       (.I0(g21_b6__6_n_0),
        .I1(g20_b7__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g23_b7__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g22_b6__6_n_0),
        .O(\p_0_out_inferred__1/w3[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__1/w3[6]_i_9 
       (.I0(g17_b7__6_n_0),
        .I1(g16_b6__6_n_0),
        .I2(\w3[10]_i_19_n_0 ),
        .I3(g19_b6__6_n_0),
        .I4(\w3[10]_i_21_n_0 ),
        .I5(g18_b6__6_n_0),
        .O(\p_0_out_inferred__1/w3[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_1 
       (.I0(\p_0_out_inferred__1/w3[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_1_n_0 ),
        .S(\w3[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_10 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_10_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_11 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_11_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_12 
       (.I0(g10_b0__6_n_0),
        .I1(g11_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_13 
       (.I0(g8_b0__6_n_0),
        .I1(g9_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_14 
       (.I0(g14_b0__6_n_0),
        .I1(g15_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_14_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_15 
       (.I0(g12_b0__6_n_0),
        .I1(g13_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_15_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_16 
       (.I0(g2_b0__6_n_0),
        .I1(g3_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_17 
       (.I0(g0_b0__6_n_0),
        .I1(g1_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_18 
       (.I0(g6_b0__6_n_0),
        .I1(g7_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_19 
       (.I0(g4_b0__6_n_0),
        .I1(g5_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_19_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_20 
       (.I0(g26_b0__6_n_0),
        .I1(g27_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_21 
       (.I0(g24_b0__6_n_0),
        .I1(g25_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_21_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_22 
       (.I0(g18_b0__6_n_0),
        .I1(g19_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_23 
       (.I0(g16_b0__6_n_0),
        .I1(g17_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_24 
       (.I0(g22_b0__6_n_0),
        .I1(g23_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_24_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[0]_i_25 
       (.I0(g20_b0__6_n_0),
        .I1(g21_b0__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_25_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_4 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_4_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_5_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_6 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_6_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_7_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[0]_i_8 
       (.I0(\p_0_out_inferred__1/w3_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[0]_i_8_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[10]_i_15 
       (.I0(\p_0_out_inferred__1/w3_reg[10]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_15_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_16 
       (.I0(g0_b7__6_n_0),
        .I1(g1_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_17 
       (.I0(g2_b7__6_n_0),
        .I1(g3_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_18 
       (.I0(g4_b7__6_n_0),
        .I1(g5_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_2 
       (.I0(\p_0_out_inferred__1/w3[10]_i_9_n_0 ),
        .I1(\p_0_out_inferred__1/w3[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_2_n_0 ),
        .S(\w3[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_20 
       (.I0(g6_b7__6_n_0),
        .I1(g7_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_22 
       (.I0(g14_b7__6_n_0),
        .I1(g15_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_23 
       (.I0(g12_b7__6_n_0),
        .I1(g13_b7__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[10]_i_3 
       (.I0(\p_0_out_inferred__1/w3[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__1/w3[10]_i_12_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[10]_i_3_n_0 ),
        .S(\w3[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_1 
       (.I0(\p_0_out_inferred__1/w3[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_1_n_0 ),
        .S(\w3[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_10 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_10_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_11 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_11_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_12 
       (.I0(g10_b1__6_n_0),
        .I1(g11_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_13 
       (.I0(g8_b1__6_n_0),
        .I1(g9_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_14 
       (.I0(g14_b1__6_n_0),
        .I1(g15_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_14_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_15 
       (.I0(g12_b1__6_n_0),
        .I1(g13_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_15_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_16 
       (.I0(g2_b1__6_n_0),
        .I1(g3_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_17 
       (.I0(g0_b1__6_n_0),
        .I1(g1_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_18 
       (.I0(g6_b1__6_n_0),
        .I1(g7_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_19 
       (.I0(g4_b1__6_n_0),
        .I1(g5_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_19_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_20 
       (.I0(g26_b1__6_n_0),
        .I1(g27_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_21 
       (.I0(g24_b1__6_n_0),
        .I1(g25_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_21_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_22 
       (.I0(g18_b1__6_n_0),
        .I1(g19_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_23 
       (.I0(g16_b1__6_n_0),
        .I1(g17_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_24 
       (.I0(g22_b1__6_n_0),
        .I1(g23_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_24_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[1]_i_25 
       (.I0(g20_b1__6_n_0),
        .I1(g21_b1__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_25_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_4 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_4_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_5_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_6 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_6_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_7_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[1]_i_8 
       (.I0(\p_0_out_inferred__1/w3_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[1]_i_8_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_1 
       (.I0(\p_0_out_inferred__1/w3[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_1_n_0 ),
        .S(\w3[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_10 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_10_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_11 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_11_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_12 
       (.I0(g10_b2__6_n_0),
        .I1(g11_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_13 
       (.I0(g8_b2__6_n_0),
        .I1(g9_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_14 
       (.I0(g14_b2__6_n_0),
        .I1(g15_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_14_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_15 
       (.I0(g12_b2__6_n_0),
        .I1(g13_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_15_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_16 
       (.I0(g2_b2__6_n_0),
        .I1(g3_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_17 
       (.I0(g0_b2__6_n_0),
        .I1(g1_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_18 
       (.I0(g6_b2__6_n_0),
        .I1(g7_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_19 
       (.I0(g4_b2__6_n_0),
        .I1(g5_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_19_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_20 
       (.I0(g26_b2__6_n_0),
        .I1(g27_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_21 
       (.I0(g24_b2__6_n_0),
        .I1(g25_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_21_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_22 
       (.I0(g18_b2__6_n_0),
        .I1(g19_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_23 
       (.I0(g16_b2__6_n_0),
        .I1(g17_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_24 
       (.I0(g22_b2__6_n_0),
        .I1(g23_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_24_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[2]_i_25 
       (.I0(g20_b2__6_n_0),
        .I1(g21_b2__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_25_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_4 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_4_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_5_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_6 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_6_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_7_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[2]_i_8 
       (.I0(\p_0_out_inferred__1/w3_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[2]_i_8_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_1 
       (.I0(\p_0_out_inferred__1/w3[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_1_n_0 ),
        .S(\w3[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_10 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_10_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_11 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_11_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_12 
       (.I0(g10_b3__6_n_0),
        .I1(g11_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_13 
       (.I0(g8_b3__6_n_0),
        .I1(g9_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_14 
       (.I0(g14_b3__6_n_0),
        .I1(g15_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_14_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_15 
       (.I0(g12_b3__6_n_0),
        .I1(g13_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_15_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_16 
       (.I0(g2_b3__6_n_0),
        .I1(g3_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_17 
       (.I0(g0_b3__6_n_0),
        .I1(g1_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_18 
       (.I0(g6_b3__6_n_0),
        .I1(g7_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_19 
       (.I0(g4_b3__6_n_0),
        .I1(g5_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_19_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_20 
       (.I0(g26_b3__6_n_0),
        .I1(g27_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_21 
       (.I0(g24_b3__6_n_0),
        .I1(g25_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_21_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_22 
       (.I0(g18_b3__6_n_0),
        .I1(g19_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_23 
       (.I0(g16_b3__6_n_0),
        .I1(g17_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_24 
       (.I0(g22_b3__6_n_0),
        .I1(g23_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_24_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[3]_i_25 
       (.I0(g20_b3__6_n_0),
        .I1(g21_b3__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_25_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_4 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_4_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_5_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_6 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_6_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_7_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[3]_i_8 
       (.I0(\p_0_out_inferred__1/w3_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[3]_i_8_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_1 
       (.I0(\p_0_out_inferred__1/w3[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_1_n_0 ),
        .S(\w3[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_10 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_10_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_11 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_11_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_12 
       (.I0(g10_b4__6_n_0),
        .I1(g11_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_13 
       (.I0(g8_b4__6_n_0),
        .I1(g9_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_14 
       (.I0(g14_b4__6_n_0),
        .I1(g15_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_14_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_15 
       (.I0(g12_b4__6_n_0),
        .I1(g13_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_15_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_16 
       (.I0(g2_b4__6_n_0),
        .I1(g3_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_17 
       (.I0(g0_b4__6_n_0),
        .I1(g1_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_18 
       (.I0(g6_b4__6_n_0),
        .I1(g7_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_19 
       (.I0(g4_b4__6_n_0),
        .I1(g5_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_19_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_20 
       (.I0(g26_b4__6_n_0),
        .I1(g27_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_21 
       (.I0(g24_b4__6_n_0),
        .I1(g25_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_21_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_22 
       (.I0(g18_b4__6_n_0),
        .I1(g19_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_23 
       (.I0(g16_b4__6_n_0),
        .I1(g17_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_24 
       (.I0(g22_b4__6_n_0),
        .I1(g23_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_24_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[4]_i_25 
       (.I0(g20_b4__6_n_0),
        .I1(g21_b4__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_25_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_4 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_4_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_5_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_6 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_6_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_7_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[4]_i_8 
       (.I0(\p_0_out_inferred__1/w3_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[4]_i_8_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_1 
       (.I0(\p_0_out_inferred__1/w3[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__1/w3[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_1_n_0 ),
        .S(\w3[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_10 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_10_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_11 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_11_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_12 
       (.I0(g10_b5__6_n_0),
        .I1(g11_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_13 
       (.I0(g8_b5__6_n_0),
        .I1(g9_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_14 
       (.I0(g14_b5__6_n_0),
        .I1(g15_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_14_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_15 
       (.I0(g12_b5__6_n_0),
        .I1(g13_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_15_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_16 
       (.I0(g2_b5__6_n_0),
        .I1(g3_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_16_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_17 
       (.I0(g0_b5__6_n_0),
        .I1(g1_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_17_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_18 
       (.I0(g6_b5__6_n_0),
        .I1(g7_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_18_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_19 
       (.I0(g4_b5__6_n_0),
        .I1(g5_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_19_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_20 
       (.I0(g26_b5__6_n_0),
        .I1(g27_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_20_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_21 
       (.I0(g24_b5__6_n_0),
        .I1(g25_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_21_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_22 
       (.I0(g18_b5__6_n_0),
        .I1(g19_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_22_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_23 
       (.I0(g16_b5__6_n_0),
        .I1(g17_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_23_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_24 
       (.I0(g22_b5__6_n_0),
        .I1(g23_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_24_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[5]_i_25 
       (.I0(g20_b5__6_n_0),
        .I1(g21_b5__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_25_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_4 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_4_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_5 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_5_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_6 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_6_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_7 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_7_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF8 \p_0_out_inferred__1/w3_reg[5]_i_8 
       (.I0(\p_0_out_inferred__1/w3_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__1/w3_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[5]_i_8_n_0 ),
        .S(\w3[10]_i_19_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[6]_i_11 
       (.I0(g0_b6__6_n_0),
        .I1(g1_b6__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[6]_i_11_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[6]_i_12 
       (.I0(g4_b6__6_n_0),
        .I1(g5_b6__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[6]_i_12_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[6]_i_13 
       (.I0(g6_b6__6_n_0),
        .I1(g7_b6__6_n_0),
        .O(\p_0_out_inferred__1/w3_reg[6]_i_13_n_0 ),
        .S(\w3[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[6]_i_2 
       (.I0(\p_0_out_inferred__1/w3[6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__1/w3[6]_i_7_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[6]_i_2_n_0 ),
        .S(\w3[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__1/w3_reg[6]_i_3 
       (.I0(\p_0_out_inferred__1/w3[6]_i_8_n_0 ),
        .I1(\p_0_out_inferred__1/w3[6]_i_9_n_0 ),
        .O(\p_0_out_inferred__1/w3_reg[6]_i_3_n_0 ),
        .S(\w3[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[0]_i_10 
       (.I0(g30_b0__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b0__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[0]_i_2 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_5_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[0]_i_6_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[0]_i_3 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_9_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4[0]_i_10_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/w4[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[10]_i_1 
       (.I0(\p_0_out_inferred__2/w4_reg[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[10]_i_3_n_0 ),
        .I2(\w4[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__2/w4[10]_i_5_n_0 ),
        .I4(\w4[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__2/w4[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[10]_i_10 
       (.I0(g22_b7__3_n_0),
        .I1(g23_b7__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g20_b7__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g21_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[10]_i_11 
       (.I0(g26_b7__3_n_0),
        .I1(g27_b7__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g24_b7__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g25_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[10]_i_12 
       (.I0(g30_b7__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b7__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[10]_i_20 
       (.I0(g10_b7__3_n_0),
        .I1(g11_b7__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g8_b7__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g9_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[10]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[10]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[10]_i_15_n_0 ),
        .I2(\w4[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[10]_i_16_n_0 ),
        .I4(\w4[10]_i_17_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[10]_i_18_n_0 ),
        .O(\p_0_out_inferred__2/w4[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__2/w4[10]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[10]_i_19_n_0 ),
        .I1(\w4[10]_i_8_n_0 ),
        .I2(\p_0_out_inferred__2/w4[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__2/w4[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[10]_i_9 
       (.I0(g18_b7__3_n_0),
        .I1(g19_b7__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g16_b7__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g17_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[1]_i_10 
       (.I0(g30_b1__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b1__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[1]_i_2 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_5_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[1]_i_6_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[1]_i_3 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_9_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4[1]_i_10_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/w4[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[2]_i_10 
       (.I0(g30_b2__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b2__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[2]_i_2 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_5_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[2]_i_6_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[2]_i_3 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_9_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4[2]_i_10_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/w4[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[3]_i_10 
       (.I0(g30_b3__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b3__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[3]_i_2 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_5_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[3]_i_6_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[3]_i_3 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_9_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4[3]_i_10_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/w4[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[4]_i_10 
       (.I0(g30_b4__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b4__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[4]_i_2 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_5_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[4]_i_6_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[4]_i_3 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_9_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4[4]_i_10_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/w4[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[5]_i_10 
       (.I0(g30_b5__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b5__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[5]_i_2 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_5_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[5]_i_6_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[5]_i_3 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_9_n_0 ),
        .I2(\w4[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__2/w4[5]_i_10_n_0 ),
        .I4(\w4[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/w4[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[6]_i_1 
       (.I0(\p_0_out_inferred__2/w4_reg[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[6]_i_3_n_0 ),
        .I2(\w4[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__2/w4[6]_i_4_n_0 ),
        .I4(\w4[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__2/w4[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__2/w4[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[6]_i_13 
       (.I0(g10_b6__3_n_0),
        .I1(g11_b7__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g8_b6__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g9_b6__3_n_0),
        .O(\p_0_out_inferred__2/w4[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[6]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[6]_i_11_n_0 ),
        .I2(\w4[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__2/w4_reg[10]_i_16_n_0 ),
        .I4(\w4[10]_i_17_n_0 ),
        .I5(\p_0_out_inferred__2/w4_reg[6]_i_12_n_0 ),
        .O(\p_0_out_inferred__2/w4[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__2/w4[6]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[10]_i_19_n_0 ),
        .I1(\w4[10]_i_8_n_0 ),
        .I2(\p_0_out_inferred__2/w4[6]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[6]_i_6 
       (.I0(g18_b6__3_n_0),
        .I1(g19_b6__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g16_b6__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g17_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[6]_i_7 
       (.I0(g22_b6__3_n_0),
        .I1(g23_b7__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g20_b7__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g21_b6__3_n_0),
        .O(\p_0_out_inferred__2/w4[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/w4[6]_i_8 
       (.I0(g26_b7__3_n_0),
        .I1(g27_b6__3_n_0),
        .I2(\w4[10]_i_17_n_0 ),
        .I3(g24_b6__3_n_0),
        .I4(\w4[10]_i_22_n_0 ),
        .I5(g25_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__2/w4[6]_i_9 
       (.I0(g30_b7__3_n_0),
        .I1(\w4[10]_i_17_n_0 ),
        .I2(g28_b7__3_n_0),
        .I3(\w4[10]_i_22_n_0 ),
        .I4(g29_b6__3_n_0),
        .O(\p_0_out_inferred__2/w4[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_1 
       (.I0(\p_0_out_inferred__2/w4[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_1_n_0 ),
        .S(\w4[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_11 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_11_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_12 
       (.I0(g5_b0__3_n_0),
        .I1(g4_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_13 
       (.I0(g7_b0__3_n_0),
        .I1(g6_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_13_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_14 
       (.I0(g1_b0__3_n_0),
        .I1(g0_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_15 
       (.I0(g3_b0__3_n_0),
        .I1(g2_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_16 
       (.I0(g13_b0__3_n_0),
        .I1(g12_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_17 
       (.I0(g15_b0__3_n_0),
        .I1(g14_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_17_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_18 
       (.I0(g9_b0__3_n_0),
        .I1(g8_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_19 
       (.I0(g11_b0__3_n_0),
        .I1(g10_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_19_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_20 
       (.I0(g21_b0__3_n_0),
        .I1(g20_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_20_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_21 
       (.I0(g23_b0__3_n_0),
        .I1(g22_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_21_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_22 
       (.I0(g17_b0__3_n_0),
        .I1(g16_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_22_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_23 
       (.I0(g19_b0__3_n_0),
        .I1(g18_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_24 
       (.I0(g25_b0__3_n_0),
        .I1(g24_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[0]_i_25 
       (.I0(g27_b0__3_n_0),
        .I1(g26_b0__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_25_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_4_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_5_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_6 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_6_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_7_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_8 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_8_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[0]_i_9 
       (.I0(\p_0_out_inferred__2/w4_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[0]_i_9_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_14 
       (.I0(g7_b7__3_n_0),
        .I1(g6_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_15 
       (.I0(g5_b7__3_n_0),
        .I1(g4_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_16 
       (.I0(g3_b7__3_n_0),
        .I1(g2_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_18 
       (.I0(g1_b7__3_n_0),
        .I1(g0_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[10]_i_19 
       (.I0(\p_0_out_inferred__2/w4_reg[10]_i_23_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[10]_i_24_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_19_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_2 
       (.I0(\p_0_out_inferred__2/w4[10]_i_9_n_0 ),
        .I1(\p_0_out_inferred__2/w4[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_2_n_0 ),
        .S(\w4[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_23 
       (.I0(g13_b7__3_n_0),
        .I1(g12_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_24 
       (.I0(g15_b7__3_n_0),
        .I1(g14_b7__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[10]_i_3 
       (.I0(\p_0_out_inferred__2/w4[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__2/w4[10]_i_12_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[10]_i_3_n_0 ),
        .S(\w4[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_1 
       (.I0(\p_0_out_inferred__2/w4[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_1_n_0 ),
        .S(\w4[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_11 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_11_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_12 
       (.I0(g5_b1__3_n_0),
        .I1(g4_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_13 
       (.I0(g7_b1__3_n_0),
        .I1(g6_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_13_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_14 
       (.I0(g1_b1__3_n_0),
        .I1(g0_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_15 
       (.I0(g3_b1__3_n_0),
        .I1(g2_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_16 
       (.I0(g13_b1__3_n_0),
        .I1(g12_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_17 
       (.I0(g15_b1__3_n_0),
        .I1(g14_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_17_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_18 
       (.I0(g9_b1__3_n_0),
        .I1(g8_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_19 
       (.I0(g11_b1__3_n_0),
        .I1(g10_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_19_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_20 
       (.I0(g21_b1__3_n_0),
        .I1(g20_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_20_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_21 
       (.I0(g23_b1__3_n_0),
        .I1(g22_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_21_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_22 
       (.I0(g17_b1__3_n_0),
        .I1(g16_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_22_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_23 
       (.I0(g19_b1__3_n_0),
        .I1(g18_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_24 
       (.I0(g25_b1__3_n_0),
        .I1(g24_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[1]_i_25 
       (.I0(g27_b1__3_n_0),
        .I1(g26_b1__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_25_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_4_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_5_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_6 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_6_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_7_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_8 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_8_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[1]_i_9 
       (.I0(\p_0_out_inferred__2/w4_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[1]_i_9_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_1 
       (.I0(\p_0_out_inferred__2/w4[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_1_n_0 ),
        .S(\w4[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_11 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_11_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_12 
       (.I0(g5_b2__3_n_0),
        .I1(g4_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_13 
       (.I0(g7_b2__3_n_0),
        .I1(g6_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_13_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_14 
       (.I0(g1_b2__3_n_0),
        .I1(g0_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_15 
       (.I0(g3_b2__3_n_0),
        .I1(g2_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_16 
       (.I0(g13_b2__3_n_0),
        .I1(g12_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_17 
       (.I0(g15_b2__3_n_0),
        .I1(g14_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_17_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_18 
       (.I0(g9_b2__3_n_0),
        .I1(g8_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_19 
       (.I0(g11_b2__3_n_0),
        .I1(g10_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_19_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_20 
       (.I0(g21_b2__3_n_0),
        .I1(g20_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_20_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_21 
       (.I0(g23_b2__3_n_0),
        .I1(g22_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_21_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_22 
       (.I0(g17_b2__3_n_0),
        .I1(g16_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_22_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_23 
       (.I0(g19_b2__3_n_0),
        .I1(g18_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_24 
       (.I0(g25_b2__3_n_0),
        .I1(g24_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[2]_i_25 
       (.I0(g27_b2__3_n_0),
        .I1(g26_b2__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_25_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_4_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_5_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_6 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_6_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_7_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_8 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_8_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[2]_i_9 
       (.I0(\p_0_out_inferred__2/w4_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[2]_i_9_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_1 
       (.I0(\p_0_out_inferred__2/w4[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_1_n_0 ),
        .S(\w4[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_11 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_11_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_12 
       (.I0(g5_b3__3_n_0),
        .I1(g4_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_13 
       (.I0(g7_b3__3_n_0),
        .I1(g6_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_13_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_14 
       (.I0(g1_b3__3_n_0),
        .I1(g0_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_15 
       (.I0(g3_b3__3_n_0),
        .I1(g2_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_16 
       (.I0(g13_b3__3_n_0),
        .I1(g12_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_17 
       (.I0(g15_b3__3_n_0),
        .I1(g14_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_17_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_18 
       (.I0(g9_b3__3_n_0),
        .I1(g8_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_19 
       (.I0(g11_b3__3_n_0),
        .I1(g10_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_19_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_20 
       (.I0(g21_b3__3_n_0),
        .I1(g20_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_20_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_21 
       (.I0(g23_b3__3_n_0),
        .I1(g22_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_21_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_22 
       (.I0(g17_b3__3_n_0),
        .I1(g16_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_22_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_23 
       (.I0(g19_b3__3_n_0),
        .I1(g18_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_24 
       (.I0(g25_b3__3_n_0),
        .I1(g24_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[3]_i_25 
       (.I0(g27_b3__3_n_0),
        .I1(g26_b3__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_25_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_4_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_5_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_6 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_6_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_7_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_8 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_8_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[3]_i_9 
       (.I0(\p_0_out_inferred__2/w4_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[3]_i_9_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_1 
       (.I0(\p_0_out_inferred__2/w4[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_1_n_0 ),
        .S(\w4[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_11 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_11_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_12 
       (.I0(g5_b4__3_n_0),
        .I1(g4_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_13 
       (.I0(g7_b4__3_n_0),
        .I1(g6_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_13_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_14 
       (.I0(g1_b4__3_n_0),
        .I1(g0_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_15 
       (.I0(g3_b4__3_n_0),
        .I1(g2_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_16 
       (.I0(g13_b4__3_n_0),
        .I1(g12_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_17 
       (.I0(g15_b4__3_n_0),
        .I1(g14_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_17_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_18 
       (.I0(g9_b4__3_n_0),
        .I1(g8_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_19 
       (.I0(g11_b4__3_n_0),
        .I1(g10_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_19_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_20 
       (.I0(g21_b4__3_n_0),
        .I1(g20_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_20_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_21 
       (.I0(g23_b4__3_n_0),
        .I1(g22_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_21_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_22 
       (.I0(g17_b4__3_n_0),
        .I1(g16_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_22_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_23 
       (.I0(g19_b4__3_n_0),
        .I1(g18_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_24 
       (.I0(g25_b4__3_n_0),
        .I1(g24_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[4]_i_25 
       (.I0(g27_b4__3_n_0),
        .I1(g26_b4__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_25_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_4_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_5_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_6 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_6_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_7_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_8 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_8_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[4]_i_9 
       (.I0(\p_0_out_inferred__2/w4_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[4]_i_9_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_1 
       (.I0(\p_0_out_inferred__2/w4[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/w4[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_1_n_0 ),
        .S(\w4[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_11 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_11_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_12 
       (.I0(g5_b5__3_n_0),
        .I1(g4_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_13 
       (.I0(g7_b5__3_n_0),
        .I1(g6_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_13_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_14 
       (.I0(g1_b5__3_n_0),
        .I1(g0_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_14_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_15 
       (.I0(g3_b5__3_n_0),
        .I1(g2_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_15_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_16 
       (.I0(g13_b5__3_n_0),
        .I1(g12_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_16_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_17 
       (.I0(g15_b5__3_n_0),
        .I1(g14_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_17_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_18 
       (.I0(g9_b5__3_n_0),
        .I1(g8_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_18_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_19 
       (.I0(g11_b5__3_n_0),
        .I1(g10_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_19_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_20 
       (.I0(g21_b5__3_n_0),
        .I1(g20_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_20_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_21 
       (.I0(g23_b5__3_n_0),
        .I1(g22_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_21_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_22 
       (.I0(g17_b5__3_n_0),
        .I1(g16_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_22_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_23 
       (.I0(g19_b5__3_n_0),
        .I1(g18_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_23_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_24 
       (.I0(g25_b5__3_n_0),
        .I1(g24_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_24_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[5]_i_25 
       (.I0(g27_b5__3_n_0),
        .I1(g26_b5__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_25_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_4 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_4_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_5 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_5_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_6 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_6_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_7 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_7_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_8 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_8_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__2/w4_reg[5]_i_9 
       (.I0(\p_0_out_inferred__2/w4_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/w4_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[5]_i_9_n_0 ),
        .S(\w4[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[6]_i_10 
       (.I0(g7_b6__3_n_0),
        .I1(g6_b6__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[6]_i_10_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[6]_i_11 
       (.I0(g5_b6__3_n_0),
        .I1(g4_b6__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[6]_i_11_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[6]_i_12 
       (.I0(g1_b6__3_n_0),
        .I1(g0_b6__3_n_0),
        .O(\p_0_out_inferred__2/w4_reg[6]_i_12_n_0 ),
        .S(\w4[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[6]_i_2 
       (.I0(\p_0_out_inferred__2/w4[6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/w4[6]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[6]_i_2_n_0 ),
        .S(\w4[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__2/w4_reg[6]_i_3 
       (.I0(\p_0_out_inferred__2/w4[6]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/w4[6]_i_9_n_0 ),
        .O(\p_0_out_inferred__2/w4_reg[6]_i_3_n_0 ),
        .S(\w4[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[0]_i_11 
       (.I0(g30_b0__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b0__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[0]_i_2 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[0]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__3/w5[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[0]_i_3 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_9_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[0]_i_10_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_12 
       (.I0(g19_b7__7_n_0),
        .I1(g18_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g17_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g16_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_13 
       (.I0(g23_b7__7_n_0),
        .I1(g22_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g21_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g20_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_14 
       (.I0(g27_b7__7_n_0),
        .I1(g26_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g25_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g24_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[10]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[10]_i_15 
       (.I0(g30_b7__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b7__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_3 
       (.I0(\p_0_out_inferred__3/w5[10]_i_6_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[10]_i_7_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5[10]_i_9_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[10]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_4 
       (.I0(\p_0_out_inferred__3/w5[10]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5[10]_i_13_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5[10]_i_14_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_6 
       (.I0(g3_b7__7_n_0),
        .I1(g2_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g1_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g0_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[10]_i_9 
       (.I0(g11_b7__7_n_0),
        .I1(g10_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g9_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g8_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[1]_i_11 
       (.I0(g30_b1__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b1__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[1]_i_2 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[1]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__3/w5[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[1]_i_3 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_9_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[1]_i_10_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[2]_i_11 
       (.I0(g30_b2__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b2__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[2]_i_2 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[2]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__3/w5[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[2]_i_3 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_9_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[2]_i_10_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[3]_i_11 
       (.I0(g30_b3__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b3__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[3]_i_2 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[3]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__3/w5[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[3]_i_3 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_9_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[3]_i_10_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[4]_i_11 
       (.I0(g30_b4__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b4__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[4]_i_2 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[4]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__3/w5[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[4]_i_3 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_9_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[4]_i_10_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[5]_i_11 
       (.I0(g30_b5__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b5__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[5]_i_2 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[5]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__3/w5[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[5]_i_3 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_9_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5_reg[5]_i_10_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \p_0_out_inferred__3/w5[6]_i_10 
       (.I0(g30_b7__7_n_0),
        .I1(\w5[10]_i_16_n_0 ),
        .I2(g29_b6__7_n_0),
        .I3(\w5[10]_i_17_n_0 ),
        .I4(g28_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_2 
       (.I0(\p_0_out_inferred__3/w5[6]_i_4_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[6]_i_5_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5[6]_i_6_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5_reg[10]_i_11_n_0 ),
        .O(\p_0_out_inferred__3/w5[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_3 
       (.I0(\p_0_out_inferred__3/w5[6]_i_7_n_0 ),
        .I1(\p_0_out_inferred__3/w5[6]_i_8_n_0 ),
        .I2(\w5[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__3/w5[6]_i_9_n_0 ),
        .I4(\w5[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__3/w5[6]_i_10_n_0 ),
        .O(\p_0_out_inferred__3/w5[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_4 
       (.I0(g3_b7__7_n_0),
        .I1(g2_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g1_b6__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g0_b6__7_n_0),
        .O(\p_0_out_inferred__3/w5[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_6 
       (.I0(g11_b7__7_n_0),
        .I1(g10_b6__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g9_b6__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g8_b6__7_n_0),
        .O(\p_0_out_inferred__3/w5[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_7 
       (.I0(g19_b6__7_n_0),
        .I1(g18_b6__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g17_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g16_b6__7_n_0),
        .O(\p_0_out_inferred__3/w5[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_8 
       (.I0(g23_b7__7_n_0),
        .I1(g22_b6__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g21_b6__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g20_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__3/w5[6]_i_9 
       (.I0(g27_b6__7_n_0),
        .I1(g26_b7__7_n_0),
        .I2(\w5[10]_i_16_n_0 ),
        .I3(g25_b7__7_n_0),
        .I4(\w5[10]_i_17_n_0 ),
        .I5(g24_b6__7_n_0),
        .O(\p_0_out_inferred__3/w5[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_1 
       (.I0(\p_0_out_inferred__3/w5[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_10 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_10_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_12 
       (.I0(g0_b0__7_n_0),
        .I1(g1_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_13 
       (.I0(g2_b0__7_n_0),
        .I1(g3_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_13_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_14 
       (.I0(g4_b0__7_n_0),
        .I1(g5_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_14_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_15 
       (.I0(g6_b0__7_n_0),
        .I1(g7_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_15_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_16 
       (.I0(g8_b0__7_n_0),
        .I1(g9_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_16_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_17 
       (.I0(g10_b0__7_n_0),
        .I1(g11_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_17_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_18 
       (.I0(g12_b0__7_n_0),
        .I1(g13_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_19 
       (.I0(g14_b0__7_n_0),
        .I1(g15_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_20 
       (.I0(g16_b0__7_n_0),
        .I1(g17_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_21 
       (.I0(g18_b0__7_n_0),
        .I1(g19_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_22 
       (.I0(g20_b0__7_n_0),
        .I1(g21_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_22_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_23 
       (.I0(g22_b0__7_n_0),
        .I1(g23_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_23_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_24 
       (.I0(g24_b0__7_n_0),
        .I1(g25_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_24_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[0]_i_25 
       (.I0(g26_b0__7_n_0),
        .I1(g27_b0__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_25_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_4 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_4_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_6 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_6_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_8 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_8_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[0]_i_9 
       (.I0(\p_0_out_inferred__3/w5_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[0]_i_9_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[10]_i_1 
       (.I0(\p_0_out_inferred__3/w5[10]_i_3_n_0 ),
        .I1(\p_0_out_inferred__3/w5[10]_i_4_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[10]_i_11 
       (.I0(\p_0_out_inferred__3/w5_reg[10]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[10]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_11_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[10]_i_18 
       (.I0(g4_b7__7_n_0),
        .I1(g5_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[10]_i_19 
       (.I0(g6_b7__7_n_0),
        .I1(g7_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[10]_i_20 
       (.I0(g12_b7__7_n_0),
        .I1(g13_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[10]_i_21 
       (.I0(g14_b7__7_n_0),
        .I1(g15_b7__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[10]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[10]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[10]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[10]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_1 
       (.I0(\p_0_out_inferred__3/w5[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_10 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_10_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_12 
       (.I0(g0_b1__7_n_0),
        .I1(g1_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_13 
       (.I0(g2_b1__7_n_0),
        .I1(g3_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_13_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_14 
       (.I0(g4_b1__7_n_0),
        .I1(g5_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_14_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_15 
       (.I0(g6_b1__7_n_0),
        .I1(g7_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_15_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_16 
       (.I0(g8_b1__7_n_0),
        .I1(g9_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_16_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_17 
       (.I0(g10_b1__7_n_0),
        .I1(g11_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_17_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_18 
       (.I0(g12_b1__7_n_0),
        .I1(g13_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_19 
       (.I0(g14_b1__7_n_0),
        .I1(g15_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_20 
       (.I0(g16_b1__7_n_0),
        .I1(g17_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_21 
       (.I0(g18_b1__7_n_0),
        .I1(g19_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_22 
       (.I0(g20_b1__7_n_0),
        .I1(g21_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_22_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_23 
       (.I0(g22_b1__7_n_0),
        .I1(g23_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_23_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_24 
       (.I0(g24_b1__7_n_0),
        .I1(g25_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_24_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[1]_i_25 
       (.I0(g26_b1__7_n_0),
        .I1(g27_b1__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_25_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_4 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_4_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_6 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_6_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_8 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_8_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[1]_i_9 
       (.I0(\p_0_out_inferred__3/w5_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[1]_i_9_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_1 
       (.I0(\p_0_out_inferred__3/w5[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_10 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_10_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_12 
       (.I0(g0_b2__7_n_0),
        .I1(g1_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_13 
       (.I0(g2_b2__7_n_0),
        .I1(g3_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_13_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_14 
       (.I0(g4_b2__7_n_0),
        .I1(g5_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_14_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_15 
       (.I0(g6_b2__7_n_0),
        .I1(g7_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_15_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_16 
       (.I0(g8_b2__7_n_0),
        .I1(g9_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_16_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_17 
       (.I0(g10_b2__7_n_0),
        .I1(g11_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_17_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_18 
       (.I0(g12_b2__7_n_0),
        .I1(g13_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_19 
       (.I0(g14_b2__7_n_0),
        .I1(g15_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_20 
       (.I0(g16_b2__7_n_0),
        .I1(g17_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_21 
       (.I0(g18_b2__7_n_0),
        .I1(g19_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_22 
       (.I0(g20_b2__7_n_0),
        .I1(g21_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_22_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_23 
       (.I0(g22_b2__7_n_0),
        .I1(g23_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_23_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_24 
       (.I0(g24_b2__7_n_0),
        .I1(g25_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_24_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[2]_i_25 
       (.I0(g26_b2__7_n_0),
        .I1(g27_b2__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_25_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_4 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_4_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_6 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_6_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_8 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_8_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[2]_i_9 
       (.I0(\p_0_out_inferred__3/w5_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[2]_i_9_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_1 
       (.I0(\p_0_out_inferred__3/w5[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_10 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_10_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_12 
       (.I0(g0_b3__7_n_0),
        .I1(g1_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_13 
       (.I0(g2_b3__7_n_0),
        .I1(g3_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_13_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_14 
       (.I0(g4_b3__7_n_0),
        .I1(g5_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_14_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_15 
       (.I0(g6_b3__7_n_0),
        .I1(g7_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_15_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_16 
       (.I0(g8_b3__7_n_0),
        .I1(g9_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_16_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_17 
       (.I0(g10_b3__7_n_0),
        .I1(g11_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_17_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_18 
       (.I0(g12_b3__7_n_0),
        .I1(g13_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_19 
       (.I0(g14_b3__7_n_0),
        .I1(g15_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_20 
       (.I0(g16_b3__7_n_0),
        .I1(g17_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_21 
       (.I0(g18_b3__7_n_0),
        .I1(g19_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_22 
       (.I0(g20_b3__7_n_0),
        .I1(g21_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_22_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_23 
       (.I0(g22_b3__7_n_0),
        .I1(g23_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_23_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_24 
       (.I0(g24_b3__7_n_0),
        .I1(g25_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_24_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[3]_i_25 
       (.I0(g26_b3__7_n_0),
        .I1(g27_b3__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_25_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_4 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_4_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_6 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_6_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_8 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_8_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[3]_i_9 
       (.I0(\p_0_out_inferred__3/w5_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[3]_i_9_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_1 
       (.I0(\p_0_out_inferred__3/w5[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_10 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_10_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_12 
       (.I0(g0_b4__7_n_0),
        .I1(g1_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_13 
       (.I0(g2_b4__7_n_0),
        .I1(g3_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_13_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_14 
       (.I0(g4_b4__7_n_0),
        .I1(g5_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_14_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_15 
       (.I0(g6_b4__7_n_0),
        .I1(g7_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_15_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_16 
       (.I0(g8_b4__7_n_0),
        .I1(g9_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_16_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_17 
       (.I0(g10_b4__7_n_0),
        .I1(g11_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_17_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_18 
       (.I0(g12_b4__7_n_0),
        .I1(g13_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_19 
       (.I0(g14_b4__7_n_0),
        .I1(g15_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_20 
       (.I0(g16_b4__7_n_0),
        .I1(g17_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_21 
       (.I0(g18_b4__7_n_0),
        .I1(g19_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_22 
       (.I0(g20_b4__7_n_0),
        .I1(g21_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_22_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_23 
       (.I0(g22_b4__7_n_0),
        .I1(g23_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_23_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_24 
       (.I0(g24_b4__7_n_0),
        .I1(g25_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_24_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[4]_i_25 
       (.I0(g26_b4__7_n_0),
        .I1(g27_b4__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_25_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_4 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_4_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_6 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_6_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_8 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_8_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[4]_i_9 
       (.I0(\p_0_out_inferred__3/w5_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[4]_i_9_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_1 
       (.I0(\p_0_out_inferred__3/w5[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_10 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_10_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_12 
       (.I0(g0_b5__7_n_0),
        .I1(g1_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_13 
       (.I0(g2_b5__7_n_0),
        .I1(g3_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_13_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_14 
       (.I0(g4_b5__7_n_0),
        .I1(g5_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_14_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_15 
       (.I0(g6_b5__7_n_0),
        .I1(g7_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_15_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_16 
       (.I0(g8_b5__7_n_0),
        .I1(g9_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_16_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_17 
       (.I0(g10_b5__7_n_0),
        .I1(g11_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_17_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_18 
       (.I0(g12_b5__7_n_0),
        .I1(g13_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_18_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_19 
       (.I0(g14_b5__7_n_0),
        .I1(g15_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_19_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_20 
       (.I0(g16_b5__7_n_0),
        .I1(g17_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_20_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_21 
       (.I0(g18_b5__7_n_0),
        .I1(g19_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_21_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_22 
       (.I0(g20_b5__7_n_0),
        .I1(g21_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_22_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_23 
       (.I0(g22_b5__7_n_0),
        .I1(g23_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_23_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_24 
       (.I0(g24_b5__7_n_0),
        .I1(g25_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_24_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[5]_i_25 
       (.I0(g26_b5__7_n_0),
        .I1(g27_b5__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_25_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_4 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_4_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_6 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_6_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_7 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_7_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_8 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_8_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[5]_i_9 
       (.I0(\p_0_out_inferred__3/w5_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[5]_i_9_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[6]_i_1 
       (.I0(\p_0_out_inferred__3/w5[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__3/w5[6]_i_3_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[6]_i_1_n_0 ),
        .S(\w5[10]_i_2_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[6]_i_11 
       (.I0(g4_b6__7_n_0),
        .I1(g5_b6__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[6]_i_11_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__3/w5_reg[6]_i_12 
       (.I0(g6_b6__7_n_0),
        .I1(g7_b6__7_n_0),
        .O(\p_0_out_inferred__3/w5_reg[6]_i_12_n_0 ),
        .S(\w5[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__3/w5_reg[6]_i_5 
       (.I0(\p_0_out_inferred__3/w5_reg[6]_i_11_n_0 ),
        .I1(\p_0_out_inferred__3/w5_reg[6]_i_12_n_0 ),
        .O(\p_0_out_inferred__3/w5_reg[6]_i_5_n_0 ),
        .S(\w5[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[0]_i_11 
       (.I0(g28_b0__1_n_0),
        .I1(g29_b0__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[0]_i_2 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_5_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[0]_i_6_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[0]_i_3 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_9_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[0]_i_10_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/w6[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[10]_i_1 
       (.I0(\p_0_out_inferred__4/w6_reg[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[10]_i_3_n_0 ),
        .I2(\w6[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__4/w6[10]_i_5_n_0 ),
        .I4(\w6[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__4/w6[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[10]_i_10 
       (.I0(g16_b7__1_n_0),
        .I1(g17_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g18_b7__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g19_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[10]_i_11 
       (.I0(g28_b7__1_n_0),
        .I1(g29_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[10]_i_12 
       (.I0(g24_b7__1_n_0),
        .I1(g25_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g26_b7__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g27_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[10]_i_19 
       (.I0(g8_b7__1_n_0),
        .I1(g9_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g10_b7__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g11_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[10]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[10]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[10]_i_15_n_0 ),
        .I2(\w6[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[10]_i_16_n_0 ),
        .I4(\w6[10]_i_17_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[10]_i_18_n_0 ),
        .O(\p_0_out_inferred__4/w6[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__4/w6[10]_i_7 
       (.I0(\p_0_out_inferred__4/w6[10]_i_19_n_0 ),
        .I1(\w6[10]_i_8_n_0 ),
        .I2(\p_0_out_inferred__4/w6_reg[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__4/w6[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[10]_i_9 
       (.I0(g20_b7__1_n_0),
        .I1(g21_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g22_b7__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g23_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[1]_i_11 
       (.I0(g28_b1__1_n_0),
        .I1(g29_b1__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[1]_i_2 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_5_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[1]_i_6_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[1]_i_3 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_9_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[1]_i_10_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/w6[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[2]_i_11 
       (.I0(g28_b2__1_n_0),
        .I1(g29_b2__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[2]_i_2 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_5_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[2]_i_6_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[2]_i_3 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_9_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[2]_i_10_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/w6[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[3]_i_11 
       (.I0(g28_b3__1_n_0),
        .I1(g29_b3__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[3]_i_2 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_5_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[3]_i_6_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[3]_i_3 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_9_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[3]_i_10_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/w6[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[4]_i_11 
       (.I0(g28_b4__1_n_0),
        .I1(g29_b4__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[4]_i_2 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_5_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[4]_i_6_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[4]_i_3 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_9_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[4]_i_10_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/w6[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[5]_i_11 
       (.I0(g28_b5__1_n_0),
        .I1(g29_b5__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[5]_i_2 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_5_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[5]_i_6_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[5]_i_3 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_9_n_0 ),
        .I2(\w6[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[5]_i_10_n_0 ),
        .I4(\w6[10]_i_8_n_0 ),
        .I5(\p_0_out_inferred__4/w6[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/w6[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[6]_i_1 
       (.I0(\p_0_out_inferred__4/w6_reg[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[6]_i_3_n_0 ),
        .I2(\w6[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__4/w6[6]_i_4_n_0 ),
        .I4(\w6[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__4/w6[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__4/w6[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[6]_i_13 
       (.I0(g8_b6__1_n_0),
        .I1(g9_b6__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g10_b6__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g11_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[6]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[10]_i_15_n_0 ),
        .I2(\w6[10]_i_8_n_0 ),
        .I3(\p_0_out_inferred__4/w6_reg[6]_i_11_n_0 ),
        .I4(\w6[10]_i_17_n_0 ),
        .I5(\p_0_out_inferred__4/w6_reg[6]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/w6[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__4/w6[6]_i_5 
       (.I0(\p_0_out_inferred__4/w6[6]_i_13_n_0 ),
        .I1(\w6[10]_i_8_n_0 ),
        .I2(\p_0_out_inferred__4/w6_reg[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__4/w6[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[6]_i_6 
       (.I0(g20_b7__1_n_0),
        .I1(g21_b6__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g22_b6__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g23_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[6]_i_7 
       (.I0(g16_b6__1_n_0),
        .I1(g17_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g18_b6__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g19_b6__1_n_0),
        .O(\p_0_out_inferred__4/w6[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__4/w6[6]_i_8 
       (.I0(g28_b7__1_n_0),
        .I1(g29_b6__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(\w6[10]_i_22_n_0 ),
        .I4(g30_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/w6[6]_i_9 
       (.I0(g24_b6__1_n_0),
        .I1(g25_b7__1_n_0),
        .I2(\w6[10]_i_17_n_0 ),
        .I3(g26_b7__1_n_0),
        .I4(\w6[10]_i_22_n_0 ),
        .I5(g27_b6__1_n_0),
        .O(\p_0_out_inferred__4/w6[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_1 
       (.I0(\p_0_out_inferred__4/w6[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_1_n_0 ),
        .S(\w6[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_10 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_10_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_12 
       (.I0(g3_b0__1_n_0),
        .I1(g2_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_13 
       (.I0(g1_b0__1_n_0),
        .I1(g0_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_13_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_14 
       (.I0(g7_b0__1_n_0),
        .I1(g6_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_15 
       (.I0(g5_b0__1_n_0),
        .I1(g4_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_16 
       (.I0(g11_b0__1_n_0),
        .I1(g10_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_17 
       (.I0(g9_b0__1_n_0),
        .I1(g8_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_17_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_18 
       (.I0(g15_b0__1_n_0),
        .I1(g14_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_19 
       (.I0(g13_b0__1_n_0),
        .I1(g12_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_19_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_20 
       (.I0(g19_b0__1_n_0),
        .I1(g18_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_20_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_21 
       (.I0(g17_b0__1_n_0),
        .I1(g16_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_21_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_22 
       (.I0(g23_b0__1_n_0),
        .I1(g22_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_22_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_23 
       (.I0(g21_b0__1_n_0),
        .I1(g20_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_24 
       (.I0(g27_b0__1_n_0),
        .I1(g26_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[0]_i_25 
       (.I0(g25_b0__1_n_0),
        .I1(g24_b0__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_25_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_4_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_5_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_6 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_6_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_7 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_7_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_8 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_8_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[0]_i_9 
       (.I0(\p_0_out_inferred__4/w6_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[0]_i_9_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_14 
       (.I0(g1_b7__1_n_0),
        .I1(g0_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_15 
       (.I0(g3_b7__1_n_0),
        .I1(g2_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_16 
       (.I0(g5_b7__1_n_0),
        .I1(g4_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_18 
       (.I0(g7_b7__1_n_0),
        .I1(g6_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_2 
       (.I0(\p_0_out_inferred__4/w6[10]_i_9_n_0 ),
        .I1(\p_0_out_inferred__4/w6[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_2_n_0 ),
        .S(\w6[10]_i_8_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[10]_i_20 
       (.I0(\p_0_out_inferred__4/w6_reg[10]_i_23_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[10]_i_24_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_20_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_23 
       (.I0(g15_b7__1_n_0),
        .I1(g14_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_24 
       (.I0(g13_b7__1_n_0),
        .I1(g12_b7__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[10]_i_3 
       (.I0(\p_0_out_inferred__4/w6[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__4/w6[10]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[10]_i_3_n_0 ),
        .S(\w6[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_1 
       (.I0(\p_0_out_inferred__4/w6[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_1_n_0 ),
        .S(\w6[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_10 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_10_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_12 
       (.I0(g3_b1__1_n_0),
        .I1(g2_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_13 
       (.I0(g1_b1__1_n_0),
        .I1(g0_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_13_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_14 
       (.I0(g7_b1__1_n_0),
        .I1(g6_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_15 
       (.I0(g5_b1__1_n_0),
        .I1(g4_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_16 
       (.I0(g11_b1__1_n_0),
        .I1(g10_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_17 
       (.I0(g9_b1__1_n_0),
        .I1(g8_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_17_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_18 
       (.I0(g15_b1__1_n_0),
        .I1(g14_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_19 
       (.I0(g13_b1__1_n_0),
        .I1(g12_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_19_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_20 
       (.I0(g19_b1__1_n_0),
        .I1(g18_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_20_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_21 
       (.I0(g17_b1__1_n_0),
        .I1(g16_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_21_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_22 
       (.I0(g23_b1__1_n_0),
        .I1(g22_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_22_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_23 
       (.I0(g21_b1__1_n_0),
        .I1(g20_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_24 
       (.I0(g27_b1__1_n_0),
        .I1(g26_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[1]_i_25 
       (.I0(g25_b1__1_n_0),
        .I1(g24_b1__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_25_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_4_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_5_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_6 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_6_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_7 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_7_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_8 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_8_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[1]_i_9 
       (.I0(\p_0_out_inferred__4/w6_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[1]_i_9_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_1 
       (.I0(\p_0_out_inferred__4/w6[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_1_n_0 ),
        .S(\w6[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_10 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_10_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_12 
       (.I0(g3_b2__1_n_0),
        .I1(g2_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_13 
       (.I0(g1_b2__1_n_0),
        .I1(g0_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_13_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_14 
       (.I0(g7_b2__1_n_0),
        .I1(g6_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_15 
       (.I0(g5_b2__1_n_0),
        .I1(g4_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_16 
       (.I0(g11_b2__1_n_0),
        .I1(g10_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_17 
       (.I0(g9_b2__1_n_0),
        .I1(g8_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_17_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_18 
       (.I0(g15_b2__1_n_0),
        .I1(g14_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_19 
       (.I0(g13_b2__1_n_0),
        .I1(g12_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_19_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_20 
       (.I0(g19_b2__1_n_0),
        .I1(g18_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_20_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_21 
       (.I0(g17_b2__1_n_0),
        .I1(g16_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_21_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_22 
       (.I0(g23_b2__1_n_0),
        .I1(g22_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_22_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_23 
       (.I0(g21_b2__1_n_0),
        .I1(g20_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_24 
       (.I0(g27_b2__1_n_0),
        .I1(g26_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[2]_i_25 
       (.I0(g25_b2__1_n_0),
        .I1(g24_b2__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_25_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_4_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_5_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_6 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_6_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_7 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_7_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_8 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_8_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[2]_i_9 
       (.I0(\p_0_out_inferred__4/w6_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[2]_i_9_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_1 
       (.I0(\p_0_out_inferred__4/w6[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_1_n_0 ),
        .S(\w6[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_10 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_10_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_12 
       (.I0(g3_b3__1_n_0),
        .I1(g2_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_13 
       (.I0(g1_b3__1_n_0),
        .I1(g0_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_13_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_14 
       (.I0(g7_b3__1_n_0),
        .I1(g6_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_15 
       (.I0(g5_b3__1_n_0),
        .I1(g4_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_16 
       (.I0(g11_b3__1_n_0),
        .I1(g10_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_17 
       (.I0(g9_b3__1_n_0),
        .I1(g8_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_17_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_18 
       (.I0(g15_b3__1_n_0),
        .I1(g14_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_19 
       (.I0(g13_b3__1_n_0),
        .I1(g12_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_19_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_20 
       (.I0(g19_b3__1_n_0),
        .I1(g18_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_20_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_21 
       (.I0(g17_b3__1_n_0),
        .I1(g16_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_21_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_22 
       (.I0(g23_b3__1_n_0),
        .I1(g22_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_22_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_23 
       (.I0(g21_b3__1_n_0),
        .I1(g20_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_24 
       (.I0(g27_b3__1_n_0),
        .I1(g26_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[3]_i_25 
       (.I0(g25_b3__1_n_0),
        .I1(g24_b3__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_25_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_4_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_5_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_6 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_6_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_7 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_7_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_8 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_8_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[3]_i_9 
       (.I0(\p_0_out_inferred__4/w6_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[3]_i_9_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_1 
       (.I0(\p_0_out_inferred__4/w6[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_1_n_0 ),
        .S(\w6[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_10 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_10_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_12 
       (.I0(g3_b4__1_n_0),
        .I1(g2_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_13 
       (.I0(g1_b4__1_n_0),
        .I1(g0_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_13_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_14 
       (.I0(g7_b4__1_n_0),
        .I1(g6_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_15 
       (.I0(g5_b4__1_n_0),
        .I1(g4_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_16 
       (.I0(g11_b4__1_n_0),
        .I1(g10_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_17 
       (.I0(g9_b4__1_n_0),
        .I1(g8_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_17_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_18 
       (.I0(g15_b4__1_n_0),
        .I1(g14_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_19 
       (.I0(g13_b4__1_n_0),
        .I1(g12_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_19_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_20 
       (.I0(g19_b4__1_n_0),
        .I1(g18_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_20_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_21 
       (.I0(g17_b4__1_n_0),
        .I1(g16_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_21_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_22 
       (.I0(g23_b4__1_n_0),
        .I1(g22_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_22_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_23 
       (.I0(g21_b4__1_n_0),
        .I1(g20_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_24 
       (.I0(g27_b4__1_n_0),
        .I1(g26_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[4]_i_25 
       (.I0(g25_b4__1_n_0),
        .I1(g24_b4__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_25_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_4_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_5_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_6 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_6_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_7 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_7_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_8 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_8_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[4]_i_9 
       (.I0(\p_0_out_inferred__4/w6_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[4]_i_9_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_1 
       (.I0(\p_0_out_inferred__4/w6[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/w6[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_1_n_0 ),
        .S(\w6[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_10 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_10_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_12 
       (.I0(g3_b5__1_n_0),
        .I1(g2_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_13 
       (.I0(g1_b5__1_n_0),
        .I1(g0_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_13_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_14 
       (.I0(g7_b5__1_n_0),
        .I1(g6_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_14_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_15 
       (.I0(g5_b5__1_n_0),
        .I1(g4_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_15_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_16 
       (.I0(g11_b5__1_n_0),
        .I1(g10_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_16_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_17 
       (.I0(g9_b5__1_n_0),
        .I1(g8_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_17_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_18 
       (.I0(g15_b5__1_n_0),
        .I1(g14_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_18_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_19 
       (.I0(g13_b5__1_n_0),
        .I1(g12_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_19_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_20 
       (.I0(g19_b5__1_n_0),
        .I1(g18_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_20_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_21 
       (.I0(g17_b5__1_n_0),
        .I1(g16_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_21_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_22 
       (.I0(g23_b5__1_n_0),
        .I1(g22_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_22_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_23 
       (.I0(g21_b5__1_n_0),
        .I1(g20_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_23_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_24 
       (.I0(g27_b5__1_n_0),
        .I1(g26_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_24_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[5]_i_25 
       (.I0(g25_b5__1_n_0),
        .I1(g24_b5__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_25_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_4 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_4_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_5 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_5_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_6 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_6_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_7 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_7_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_8 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_8_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF8 \p_0_out_inferred__4/w6_reg[5]_i_9 
       (.I0(\p_0_out_inferred__4/w6_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/w6_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[5]_i_9_n_0 ),
        .S(\w6[10]_i_17_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[6]_i_10 
       (.I0(g1_b6__1_n_0),
        .I1(g0_b6__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[6]_i_10_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[6]_i_11 
       (.I0(g5_b6__1_n_0),
        .I1(g4_b6__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[6]_i_11_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[6]_i_12 
       (.I0(g7_b6__1_n_0),
        .I1(g6_b6__1_n_0),
        .O(\p_0_out_inferred__4/w6_reg[6]_i_12_n_0 ),
        .S(\w6[10]_i_22_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[6]_i_2 
       (.I0(\p_0_out_inferred__4/w6[6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/w6[6]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[6]_i_2_n_0 ),
        .S(\w6[10]_i_8_n_0 ));
  MUXF7 \p_0_out_inferred__4/w6_reg[6]_i_3 
       (.I0(\p_0_out_inferred__4/w6[6]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/w6[6]_i_9_n_0 ),
        .O(\p_0_out_inferred__4/w6_reg[6]_i_3_n_0 ),
        .S(\w6[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[0]_i_2 
       (.I0(\p_0_out_inferred__5/w7[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_5_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[0]_i_6_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[0]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_9_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[0]_i_10_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[0]_i_4 
       (.I0(g29_b0__5_n_0),
        .I1(g28_b0__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b0__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[10]_i_1 
       (.I0(\p_0_out_inferred__5/w7[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[10]_i_3_n_0 ),
        .I2(\w7[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[10]_i_5_n_0 ),
        .I4(\w7[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[10]_i_10 
       (.I0(g9_b7__5_n_0),
        .I1(g8_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g11_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g10_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[10]_i_17 
       (.I0(g25_b7__5_n_0),
        .I1(g24_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g27_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g26_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[10]_i_18 
       (.I0(g29_b7__5_n_0),
        .I1(g28_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[10]_i_19 
       (.I0(g17_b7__5_n_0),
        .I1(g16_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g19_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g18_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7[10]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__5/w7[10]_i_2 
       (.I0(\p_0_out_inferred__5/w7_reg[10]_i_8_n_0 ),
        .I1(\w7[10]_i_9_n_0 ),
        .I2(\p_0_out_inferred__5/w7[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__5/w7[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[10]_i_20 
       (.I0(g21_b7__5_n_0),
        .I1(g20_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g23_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g22_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[10]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[10]_i_12_n_0 ),
        .I2(\w7[10]_i_9_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[10]_i_13_n_0 ),
        .I4(\w7[10]_i_14_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[1]_i_2 
       (.I0(\p_0_out_inferred__5/w7[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_5_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[1]_i_6_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[1]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_9_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[1]_i_10_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[1]_i_4 
       (.I0(g29_b1__5_n_0),
        .I1(g28_b1__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b1__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[2]_i_2 
       (.I0(\p_0_out_inferred__5/w7[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_5_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[2]_i_6_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[2]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_9_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[2]_i_10_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[2]_i_4 
       (.I0(g29_b2__5_n_0),
        .I1(g28_b2__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b2__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[3]_i_2 
       (.I0(\p_0_out_inferred__5/w7[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_5_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[3]_i_6_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[3]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_9_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[3]_i_10_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[3]_i_4 
       (.I0(g29_b3__5_n_0),
        .I1(g28_b3__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b3__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[4]_i_2 
       (.I0(\p_0_out_inferred__5/w7[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_5_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[4]_i_6_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[4]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_9_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[4]_i_10_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[4]_i_4 
       (.I0(g29_b4__5_n_0),
        .I1(g28_b4__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b4__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[5]_i_2 
       (.I0(\p_0_out_inferred__5/w7[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_5_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[5]_i_6_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__5/w7[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[5]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_9_n_0 ),
        .I2(\w7[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[5]_i_10_n_0 ),
        .I4(\w7[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[5]_i_4 
       (.I0(g29_b5__5_n_0),
        .I1(g28_b5__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b5__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[6]_i_1 
       (.I0(\p_0_out_inferred__5/w7[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[6]_i_3_n_0 ),
        .I2(\w7[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[6]_i_4_n_0 ),
        .I4(\w7[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__5/w7[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[6]_i_10 
       (.I0(g25_b7__5_n_0),
        .I1(g24_b6__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g27_b6__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g26_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \p_0_out_inferred__5/w7[6]_i_11 
       (.I0(g29_b6__5_n_0),
        .I1(g28_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g30_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[6]_i_12 
       (.I0(g17_b7__5_n_0),
        .I1(g16_b6__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g19_b6__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g18_b6__5_n_0),
        .O(\p_0_out_inferred__5/w7[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[6]_i_13 
       (.I0(g21_b6__5_n_0),
        .I1(g20_b7__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g23_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g22_b6__5_n_0),
        .O(\p_0_out_inferred__5/w7[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__5/w7[6]_i_2 
       (.I0(\p_0_out_inferred__5/w7_reg[10]_i_8_n_0 ),
        .I1(\w7[10]_i_9_n_0 ),
        .I2(\p_0_out_inferred__5/w7[6]_i_6_n_0 ),
        .O(\p_0_out_inferred__5/w7[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[6]_i_3 
       (.I0(\p_0_out_inferred__5/w7_reg[6]_i_7_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[6]_i_8_n_0 ),
        .I2(\w7[10]_i_9_n_0 ),
        .I3(\p_0_out_inferred__5/w7_reg[6]_i_9_n_0 ),
        .I4(\w7[10]_i_14_n_0 ),
        .I5(\p_0_out_inferred__5/w7_reg[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__5/w7[6]_i_6 
       (.I0(g9_b6__5_n_0),
        .I1(g8_b6__5_n_0),
        .I2(\w7[10]_i_14_n_0 ),
        .I3(g11_b7__5_n_0),
        .I4(\w7[10]_i_23_n_0 ),
        .I5(g10_b6__5_n_0),
        .O(\p_0_out_inferred__5/w7[6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_1 
       (.I0(\p_0_out_inferred__5/w7[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_1_n_0 ),
        .S(\w7[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_10 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_10_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_11 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_11_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_12 
       (.I0(g26_b0__5_n_0),
        .I1(g27_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_13 
       (.I0(g24_b0__5_n_0),
        .I1(g25_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_14 
       (.I0(g22_b0__5_n_0),
        .I1(g23_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_14_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_15 
       (.I0(g20_b0__5_n_0),
        .I1(g21_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_16 
       (.I0(g18_b0__5_n_0),
        .I1(g19_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_16_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_17 
       (.I0(g16_b0__5_n_0),
        .I1(g17_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_17_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_18 
       (.I0(g14_b0__5_n_0),
        .I1(g15_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_18_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_19 
       (.I0(g12_b0__5_n_0),
        .I1(g13_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_19_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_20 
       (.I0(g10_b0__5_n_0),
        .I1(g11_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_20_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_21 
       (.I0(g8_b0__5_n_0),
        .I1(g9_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_22 
       (.I0(g6_b0__5_n_0),
        .I1(g7_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_23 
       (.I0(g4_b0__5_n_0),
        .I1(g5_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_23_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_24 
       (.I0(g2_b0__5_n_0),
        .I1(g3_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_24_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[0]_i_25 
       (.I0(g0_b0__5_n_0),
        .I1(g1_b0__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_25_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_5 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_5_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_6 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_6_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_7 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_7_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[0]_i_9 
       (.I0(\p_0_out_inferred__5/w7_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[0]_i_9_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_11 
       (.I0(g4_b7__5_n_0),
        .I1(g5_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_11_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_12 
       (.I0(g6_b7__5_n_0),
        .I1(g7_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_13 
       (.I0(g0_b7__5_n_0),
        .I1(g1_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_15 
       (.I0(g2_b7__5_n_0),
        .I1(g3_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_21 
       (.I0(g14_b7__5_n_0),
        .I1(g15_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_22 
       (.I0(g12_b7__5_n_0),
        .I1(g13_b7__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_5 
       (.I0(\p_0_out_inferred__5/w7[10]_i_17_n_0 ),
        .I1(\p_0_out_inferred__5/w7[10]_i_18_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_5_n_0 ),
        .S(\w7[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[10]_i_7 
       (.I0(\p_0_out_inferred__5/w7[10]_i_19_n_0 ),
        .I1(\p_0_out_inferred__5/w7[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_7_n_0 ),
        .S(\w7[10]_i_9_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[10]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[10]_i_21_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[10]_i_22_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[10]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_1 
       (.I0(\p_0_out_inferred__5/w7[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_1_n_0 ),
        .S(\w7[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_10 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_10_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_11 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_11_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_12 
       (.I0(g26_b1__5_n_0),
        .I1(g27_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_13 
       (.I0(g24_b1__5_n_0),
        .I1(g25_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_14 
       (.I0(g22_b1__5_n_0),
        .I1(g23_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_14_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_15 
       (.I0(g20_b1__5_n_0),
        .I1(g21_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_16 
       (.I0(g18_b1__5_n_0),
        .I1(g19_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_16_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_17 
       (.I0(g16_b1__5_n_0),
        .I1(g17_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_17_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_18 
       (.I0(g14_b1__5_n_0),
        .I1(g15_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_18_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_19 
       (.I0(g12_b1__5_n_0),
        .I1(g13_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_19_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_20 
       (.I0(g10_b1__5_n_0),
        .I1(g11_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_20_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_21 
       (.I0(g8_b1__5_n_0),
        .I1(g9_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_22 
       (.I0(g6_b1__5_n_0),
        .I1(g7_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_23 
       (.I0(g4_b1__5_n_0),
        .I1(g5_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_23_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_24 
       (.I0(g2_b1__5_n_0),
        .I1(g3_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_24_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[1]_i_25 
       (.I0(g0_b1__5_n_0),
        .I1(g1_b1__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_25_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_5 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_5_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_6 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_6_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_7 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_7_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[1]_i_9 
       (.I0(\p_0_out_inferred__5/w7_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[1]_i_9_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_1 
       (.I0(\p_0_out_inferred__5/w7[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_1_n_0 ),
        .S(\w7[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_10 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_10_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_11 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_11_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_12 
       (.I0(g26_b2__5_n_0),
        .I1(g27_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_13 
       (.I0(g24_b2__5_n_0),
        .I1(g25_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_14 
       (.I0(g22_b2__5_n_0),
        .I1(g23_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_14_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_15 
       (.I0(g20_b2__5_n_0),
        .I1(g21_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_16 
       (.I0(g18_b2__5_n_0),
        .I1(g19_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_16_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_17 
       (.I0(g16_b2__5_n_0),
        .I1(g17_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_17_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_18 
       (.I0(g14_b2__5_n_0),
        .I1(g15_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_18_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_19 
       (.I0(g12_b2__5_n_0),
        .I1(g13_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_19_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_20 
       (.I0(g10_b2__5_n_0),
        .I1(g11_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_20_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_21 
       (.I0(g8_b2__5_n_0),
        .I1(g9_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_22 
       (.I0(g6_b2__5_n_0),
        .I1(g7_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_23 
       (.I0(g4_b2__5_n_0),
        .I1(g5_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_23_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_24 
       (.I0(g2_b2__5_n_0),
        .I1(g3_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_24_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[2]_i_25 
       (.I0(g0_b2__5_n_0),
        .I1(g1_b2__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_25_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_5 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_5_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_6 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_6_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_7 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_7_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[2]_i_9 
       (.I0(\p_0_out_inferred__5/w7_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[2]_i_9_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_1 
       (.I0(\p_0_out_inferred__5/w7[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_1_n_0 ),
        .S(\w7[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_10 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_10_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_11 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_11_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_12 
       (.I0(g26_b3__5_n_0),
        .I1(g27_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_13 
       (.I0(g24_b3__5_n_0),
        .I1(g25_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_14 
       (.I0(g22_b3__5_n_0),
        .I1(g23_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_14_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_15 
       (.I0(g20_b3__5_n_0),
        .I1(g21_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_16 
       (.I0(g18_b3__5_n_0),
        .I1(g19_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_16_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_17 
       (.I0(g16_b3__5_n_0),
        .I1(g17_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_17_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_18 
       (.I0(g14_b3__5_n_0),
        .I1(g15_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_18_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_19 
       (.I0(g12_b3__5_n_0),
        .I1(g13_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_19_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_20 
       (.I0(g10_b3__5_n_0),
        .I1(g11_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_20_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_21 
       (.I0(g8_b3__5_n_0),
        .I1(g9_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_22 
       (.I0(g6_b3__5_n_0),
        .I1(g7_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_23 
       (.I0(g4_b3__5_n_0),
        .I1(g5_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_23_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_24 
       (.I0(g2_b3__5_n_0),
        .I1(g3_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_24_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[3]_i_25 
       (.I0(g0_b3__5_n_0),
        .I1(g1_b3__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_25_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_5 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_5_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_6 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_6_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_7 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_7_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[3]_i_9 
       (.I0(\p_0_out_inferred__5/w7_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[3]_i_9_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_1 
       (.I0(\p_0_out_inferred__5/w7[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_1_n_0 ),
        .S(\w7[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_10 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_10_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_11 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_11_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_12 
       (.I0(g26_b4__5_n_0),
        .I1(g27_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_13 
       (.I0(g24_b4__5_n_0),
        .I1(g25_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_14 
       (.I0(g22_b4__5_n_0),
        .I1(g23_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_14_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_15 
       (.I0(g20_b4__5_n_0),
        .I1(g21_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_16 
       (.I0(g18_b4__5_n_0),
        .I1(g19_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_16_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_17 
       (.I0(g16_b4__5_n_0),
        .I1(g17_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_17_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_18 
       (.I0(g14_b4__5_n_0),
        .I1(g15_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_18_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_19 
       (.I0(g12_b4__5_n_0),
        .I1(g13_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_19_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_20 
       (.I0(g10_b4__5_n_0),
        .I1(g11_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_20_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_21 
       (.I0(g8_b4__5_n_0),
        .I1(g9_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_22 
       (.I0(g6_b4__5_n_0),
        .I1(g7_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_23 
       (.I0(g4_b4__5_n_0),
        .I1(g5_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_23_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_24 
       (.I0(g2_b4__5_n_0),
        .I1(g3_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_24_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[4]_i_25 
       (.I0(g0_b4__5_n_0),
        .I1(g1_b4__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_25_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_5 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_5_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_6 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_6_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_7 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_7_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[4]_i_9 
       (.I0(\p_0_out_inferred__5/w7_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[4]_i_9_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_1 
       (.I0(\p_0_out_inferred__5/w7[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__5/w7[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_1_n_0 ),
        .S(\w7[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_10 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_10_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_11 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_11_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_12 
       (.I0(g26_b5__5_n_0),
        .I1(g27_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_12_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_13 
       (.I0(g24_b5__5_n_0),
        .I1(g25_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_13_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_14 
       (.I0(g22_b5__5_n_0),
        .I1(g23_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_14_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_15 
       (.I0(g20_b5__5_n_0),
        .I1(g21_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_15_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_16 
       (.I0(g18_b5__5_n_0),
        .I1(g19_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_16_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_17 
       (.I0(g16_b5__5_n_0),
        .I1(g17_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_17_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_18 
       (.I0(g14_b5__5_n_0),
        .I1(g15_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_18_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_19 
       (.I0(g12_b5__5_n_0),
        .I1(g13_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_19_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_20 
       (.I0(g10_b5__5_n_0),
        .I1(g11_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_20_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_21 
       (.I0(g8_b5__5_n_0),
        .I1(g9_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_21_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_22 
       (.I0(g6_b5__5_n_0),
        .I1(g7_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_22_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_23 
       (.I0(g4_b5__5_n_0),
        .I1(g5_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_23_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_24 
       (.I0(g2_b5__5_n_0),
        .I1(g3_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_24_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[5]_i_25 
       (.I0(g0_b5__5_n_0),
        .I1(g1_b5__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_25_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_5 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_5_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_6 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_6_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_7 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_7_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_8 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_8_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__5/w7_reg[5]_i_9 
       (.I0(\p_0_out_inferred__5/w7_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__5/w7_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[5]_i_9_n_0 ),
        .S(\w7[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[6]_i_4 
       (.I0(\p_0_out_inferred__5/w7[6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__5/w7[6]_i_11_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[6]_i_4_n_0 ),
        .S(\w7[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[6]_i_5 
       (.I0(\p_0_out_inferred__5/w7[6]_i_12_n_0 ),
        .I1(\p_0_out_inferred__5/w7[6]_i_13_n_0 ),
        .O(\p_0_out_inferred__5/w7_reg[6]_i_5_n_0 ),
        .S(\w7[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[6]_i_7 
       (.I0(g4_b6__5_n_0),
        .I1(g5_b6__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[6]_i_7_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[6]_i_8 
       (.I0(g6_b6__5_n_0),
        .I1(g7_b6__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[6]_i_8_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  MUXF7 \p_0_out_inferred__5/w7_reg[6]_i_9 
       (.I0(g0_b6__5_n_0),
        .I1(g1_b6__5_n_0),
        .O(\p_0_out_inferred__5/w7_reg[6]_i_9_n_0 ),
        .S(\w7[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[0]_i_2 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__6/w8[0]_i_5_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[0]_i_6_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[0]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_9_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[0]_i_10_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[0]_i_5 
       (.I0(g30_b0__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b0__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[10]_i_1 
       (.I0(\p_0_out_inferred__6/w8[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[10]_i_3_n_0 ),
        .I2(\w8[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[10]_i_5_n_0 ),
        .I4(\w8[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[10]_i_17 
       (.I0(g30_b7__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b7__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[10]_i_18 
       (.I0(g26_b7__4_n_0),
        .I1(g27_b7__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g24_b7__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g25_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[10]_i_19 
       (.I0(g22_b7__4_n_0),
        .I1(g23_b7__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g20_b7__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g21_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[10]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__6/w8[10]_i_2 
       (.I0(\p_0_out_inferred__6/w8[10]_i_8_n_0 ),
        .I1(\w8[10]_i_9_n_0 ),
        .I2(\p_0_out_inferred__6/w8_reg[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__6/w8[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[10]_i_20 
       (.I0(g18_b7__4_n_0),
        .I1(g19_b7__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g16_b7__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g17_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[10]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[10]_i_12_n_0 ),
        .I2(\w8[10]_i_9_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[10]_i_13_n_0 ),
        .I4(\w8[10]_i_14_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[10]_i_8 
       (.I0(g10_b7__4_n_0),
        .I1(g11_b7__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g8_b7__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g9_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[1]_i_2 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__6/w8[1]_i_5_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[1]_i_6_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[1]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_9_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[1]_i_10_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[1]_i_5 
       (.I0(g30_b1__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b1__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[2]_i_2 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__6/w8[2]_i_5_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[2]_i_6_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[2]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_9_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[2]_i_10_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[2]_i_5 
       (.I0(g30_b2__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b2__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[3]_i_2 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__6/w8[3]_i_5_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[3]_i_6_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[3]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_9_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[3]_i_10_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[3]_i_5 
       (.I0(g30_b3__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b3__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[4]_i_2 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__6/w8[4]_i_5_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[4]_i_6_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[4]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_9_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[4]_i_10_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[4]_i_5 
       (.I0(g30_b4__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b4__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[5]_i_2 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__6/w8[5]_i_5_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[5]_i_6_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/w8[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[5]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_9_n_0 ),
        .I2(\w8[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[5]_i_10_n_0 ),
        .I4(\w8[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[5]_i_5 
       (.I0(g30_b5__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b5__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[6]_i_1 
       (.I0(\p_0_out_inferred__6/w8[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[6]_i_3_n_0 ),
        .I2(\w8[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[6]_i_4_n_0 ),
        .I4(\w8[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__6/w8[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \p_0_out_inferred__6/w8[6]_i_10 
       (.I0(g30_b7__4_n_0),
        .I1(\w8[10]_i_14_n_0 ),
        .I2(g28_b7__4_n_0),
        .I3(\w8[10]_i_21_n_0 ),
        .I4(g29_b6__4_n_0),
        .O(\p_0_out_inferred__6/w8[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[6]_i_11 
       (.I0(g26_b7__4_n_0),
        .I1(g27_b6__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g24_b6__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g25_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[6]_i_12 
       (.I0(g22_b6__4_n_0),
        .I1(g23_b7__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g20_b7__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g21_b6__4_n_0),
        .O(\p_0_out_inferred__6/w8[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[6]_i_13 
       (.I0(g18_b6__4_n_0),
        .I1(g19_b6__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g16_b6__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g17_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__6/w8[6]_i_2 
       (.I0(\p_0_out_inferred__6/w8[6]_i_6_n_0 ),
        .I1(\w8[10]_i_9_n_0 ),
        .I2(\p_0_out_inferred__6/w8_reg[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__6/w8[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[6]_i_3 
       (.I0(\p_0_out_inferred__6/w8_reg[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[6]_i_7_n_0 ),
        .I2(\w8[10]_i_9_n_0 ),
        .I3(\p_0_out_inferred__6/w8_reg[6]_i_8_n_0 ),
        .I4(\w8[10]_i_14_n_0 ),
        .I5(\p_0_out_inferred__6/w8_reg[6]_i_9_n_0 ),
        .O(\p_0_out_inferred__6/w8[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/w8[6]_i_6 
       (.I0(g10_b6__4_n_0),
        .I1(g11_b7__4_n_0),
        .I2(\w8[10]_i_14_n_0 ),
        .I3(g8_b6__4_n_0),
        .I4(\w8[10]_i_21_n_0 ),
        .I5(g9_b6__4_n_0),
        .O(\p_0_out_inferred__6/w8[6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_1 
       (.I0(\p_0_out_inferred__6/w8[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_1_n_0 ),
        .S(\w8[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_11 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_11_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_12 
       (.I0(g25_b0__4_n_0),
        .I1(g24_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_13 
       (.I0(g27_b0__4_n_0),
        .I1(g26_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_14 
       (.I0(g17_b0__4_n_0),
        .I1(g16_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_14_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_15 
       (.I0(g19_b0__4_n_0),
        .I1(g18_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_16 
       (.I0(g21_b0__4_n_0),
        .I1(g20_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_16_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_17 
       (.I0(g23_b0__4_n_0),
        .I1(g22_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_17_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_18 
       (.I0(g9_b0__4_n_0),
        .I1(g8_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_18_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_19 
       (.I0(g11_b0__4_n_0),
        .I1(g10_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_19_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_20 
       (.I0(g13_b0__4_n_0),
        .I1(g12_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_20_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_21 
       (.I0(g15_b0__4_n_0),
        .I1(g14_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_21_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_22 
       (.I0(g1_b0__4_n_0),
        .I1(g0_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_23 
       (.I0(g3_b0__4_n_0),
        .I1(g2_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_24 
       (.I0(g5_b0__4_n_0),
        .I1(g4_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_24_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[0]_i_25 
       (.I0(g7_b0__4_n_0),
        .I1(g6_b0__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_25_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_4 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_4_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_6 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_6_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_7 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_7_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_8 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_8_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[0]_i_9 
       (.I0(\p_0_out_inferred__6/w8_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[0]_i_9_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[10]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[10]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_11 
       (.I0(g3_b7__4_n_0),
        .I1(g2_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_11_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_12 
       (.I0(g1_b7__4_n_0),
        .I1(g0_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_13 
       (.I0(g7_b7__4_n_0),
        .I1(g6_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_15 
       (.I0(g5_b7__4_n_0),
        .I1(g4_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_22 
       (.I0(g13_b7__4_n_0),
        .I1(g12_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_23 
       (.I0(g15_b7__4_n_0),
        .I1(g14_b7__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_5 
       (.I0(\p_0_out_inferred__6/w8[10]_i_17_n_0 ),
        .I1(\p_0_out_inferred__6/w8[10]_i_18_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_5_n_0 ),
        .S(\w8[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[10]_i_7 
       (.I0(\p_0_out_inferred__6/w8[10]_i_19_n_0 ),
        .I1(\p_0_out_inferred__6/w8[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[10]_i_7_n_0 ),
        .S(\w8[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_1 
       (.I0(\p_0_out_inferred__6/w8[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_1_n_0 ),
        .S(\w8[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_11 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_11_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_12 
       (.I0(g25_b1__4_n_0),
        .I1(g24_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_13 
       (.I0(g27_b1__4_n_0),
        .I1(g26_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_14 
       (.I0(g17_b1__4_n_0),
        .I1(g16_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_14_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_15 
       (.I0(g19_b1__4_n_0),
        .I1(g18_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_16 
       (.I0(g21_b1__4_n_0),
        .I1(g20_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_16_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_17 
       (.I0(g23_b1__4_n_0),
        .I1(g22_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_17_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_18 
       (.I0(g9_b1__4_n_0),
        .I1(g8_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_18_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_19 
       (.I0(g11_b1__4_n_0),
        .I1(g10_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_19_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_20 
       (.I0(g13_b1__4_n_0),
        .I1(g12_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_20_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_21 
       (.I0(g15_b1__4_n_0),
        .I1(g14_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_21_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_22 
       (.I0(g1_b1__4_n_0),
        .I1(g0_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_23 
       (.I0(g3_b1__4_n_0),
        .I1(g2_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_24 
       (.I0(g5_b1__4_n_0),
        .I1(g4_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_24_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[1]_i_25 
       (.I0(g7_b1__4_n_0),
        .I1(g6_b1__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_25_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_4 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_4_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_6 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_6_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_7 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_7_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_8 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_8_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[1]_i_9 
       (.I0(\p_0_out_inferred__6/w8_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[1]_i_9_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_1 
       (.I0(\p_0_out_inferred__6/w8[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_1_n_0 ),
        .S(\w8[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_11 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_11_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_12 
       (.I0(g25_b2__4_n_0),
        .I1(g24_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_13 
       (.I0(g27_b2__4_n_0),
        .I1(g26_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_14 
       (.I0(g17_b2__4_n_0),
        .I1(g16_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_14_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_15 
       (.I0(g19_b2__4_n_0),
        .I1(g18_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_16 
       (.I0(g21_b2__4_n_0),
        .I1(g20_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_16_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_17 
       (.I0(g23_b2__4_n_0),
        .I1(g22_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_17_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_18 
       (.I0(g9_b2__4_n_0),
        .I1(g8_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_18_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_19 
       (.I0(g11_b2__4_n_0),
        .I1(g10_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_19_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_20 
       (.I0(g13_b2__4_n_0),
        .I1(g12_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_20_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_21 
       (.I0(g15_b2__4_n_0),
        .I1(g14_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_21_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_22 
       (.I0(g1_b2__4_n_0),
        .I1(g0_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_23 
       (.I0(g3_b2__4_n_0),
        .I1(g2_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_24 
       (.I0(g5_b2__4_n_0),
        .I1(g4_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_24_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[2]_i_25 
       (.I0(g7_b2__4_n_0),
        .I1(g6_b2__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_25_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_4 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_4_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_6 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_6_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_7 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_7_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_8 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_8_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[2]_i_9 
       (.I0(\p_0_out_inferred__6/w8_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[2]_i_9_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_1 
       (.I0(\p_0_out_inferred__6/w8[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_1_n_0 ),
        .S(\w8[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_11 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_11_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_12 
       (.I0(g25_b3__4_n_0),
        .I1(g24_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_13 
       (.I0(g27_b3__4_n_0),
        .I1(g26_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_14 
       (.I0(g17_b3__4_n_0),
        .I1(g16_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_14_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_15 
       (.I0(g19_b3__4_n_0),
        .I1(g18_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_16 
       (.I0(g21_b3__4_n_0),
        .I1(g20_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_16_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_17 
       (.I0(g23_b3__4_n_0),
        .I1(g22_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_17_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_18 
       (.I0(g9_b3__4_n_0),
        .I1(g8_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_18_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_19 
       (.I0(g11_b3__4_n_0),
        .I1(g10_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_19_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_20 
       (.I0(g13_b3__4_n_0),
        .I1(g12_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_20_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_21 
       (.I0(g15_b3__4_n_0),
        .I1(g14_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_21_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_22 
       (.I0(g1_b3__4_n_0),
        .I1(g0_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_23 
       (.I0(g3_b3__4_n_0),
        .I1(g2_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_24 
       (.I0(g5_b3__4_n_0),
        .I1(g4_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_24_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[3]_i_25 
       (.I0(g7_b3__4_n_0),
        .I1(g6_b3__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_25_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_4 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_4_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_6 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_6_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_7 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_7_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_8 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_8_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[3]_i_9 
       (.I0(\p_0_out_inferred__6/w8_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[3]_i_9_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_1 
       (.I0(\p_0_out_inferred__6/w8[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_1_n_0 ),
        .S(\w8[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_11 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_11_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_12 
       (.I0(g25_b4__4_n_0),
        .I1(g24_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_13 
       (.I0(g27_b4__4_n_0),
        .I1(g26_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_14 
       (.I0(g17_b4__4_n_0),
        .I1(g16_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_14_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_15 
       (.I0(g19_b4__4_n_0),
        .I1(g18_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_16 
       (.I0(g21_b4__4_n_0),
        .I1(g20_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_16_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_17 
       (.I0(g23_b4__4_n_0),
        .I1(g22_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_17_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_18 
       (.I0(g9_b4__4_n_0),
        .I1(g8_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_18_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_19 
       (.I0(g11_b4__4_n_0),
        .I1(g10_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_19_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_20 
       (.I0(g13_b4__4_n_0),
        .I1(g12_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_20_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_21 
       (.I0(g15_b4__4_n_0),
        .I1(g14_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_21_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_22 
       (.I0(g1_b4__4_n_0),
        .I1(g0_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_23 
       (.I0(g3_b4__4_n_0),
        .I1(g2_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_24 
       (.I0(g5_b4__4_n_0),
        .I1(g4_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_24_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[4]_i_25 
       (.I0(g7_b4__4_n_0),
        .I1(g6_b4__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_25_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_4 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_4_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_6 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_6_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_7 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_7_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_8 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_8_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[4]_i_9 
       (.I0(\p_0_out_inferred__6/w8_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[4]_i_9_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_1 
       (.I0(\p_0_out_inferred__6/w8[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/w8[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_1_n_0 ),
        .S(\w8[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_10 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_10_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_11 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_11_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_12 
       (.I0(g25_b5__4_n_0),
        .I1(g24_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_12_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_13 
       (.I0(g27_b5__4_n_0),
        .I1(g26_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_13_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_14 
       (.I0(g17_b5__4_n_0),
        .I1(g16_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_14_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_15 
       (.I0(g19_b5__4_n_0),
        .I1(g18_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_15_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_16 
       (.I0(g21_b5__4_n_0),
        .I1(g20_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_16_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_17 
       (.I0(g23_b5__4_n_0),
        .I1(g22_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_17_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_18 
       (.I0(g9_b5__4_n_0),
        .I1(g8_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_18_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_19 
       (.I0(g11_b5__4_n_0),
        .I1(g10_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_19_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_20 
       (.I0(g13_b5__4_n_0),
        .I1(g12_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_20_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_21 
       (.I0(g15_b5__4_n_0),
        .I1(g14_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_21_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_22 
       (.I0(g1_b5__4_n_0),
        .I1(g0_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_22_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_23 
       (.I0(g3_b5__4_n_0),
        .I1(g2_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_23_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_24 
       (.I0(g5_b5__4_n_0),
        .I1(g4_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_24_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[5]_i_25 
       (.I0(g7_b5__4_n_0),
        .I1(g6_b5__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_25_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_4 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_4_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_6 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_6_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_7 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_7_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_8 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_8_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF8 \p_0_out_inferred__6/w8_reg[5]_i_9 
       (.I0(\p_0_out_inferred__6/w8_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/w8_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[5]_i_9_n_0 ),
        .S(\w8[10]_i_14_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[6]_i_4 
       (.I0(\p_0_out_inferred__6/w8[6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__6/w8[6]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[6]_i_4_n_0 ),
        .S(\w8[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[6]_i_5 
       (.I0(\p_0_out_inferred__6/w8[6]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/w8[6]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/w8_reg[6]_i_5_n_0 ),
        .S(\w8[10]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[6]_i_7 
       (.I0(g1_b6__4_n_0),
        .I1(g0_b6__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[6]_i_7_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[6]_i_8 
       (.I0(g7_b6__4_n_0),
        .I1(g6_b6__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[6]_i_8_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__6/w8_reg[6]_i_9 
       (.I0(g5_b6__4_n_0),
        .I1(g4_b6__4_n_0),
        .O(\p_0_out_inferred__6/w8_reg[6]_i_9_n_0 ),
        .S(\w8[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[0]_i_2 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[0]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[0]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[0]_i_10_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__7/w9[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[0]_i_6 
       (.I0(g30_b0__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b0__8_n_0),
        .I5(g28_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_10 
       (.I0(g27_b7__8_n_0),
        .I1(g26_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g25_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g24_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_12 
       (.I0(g3_b7__8_n_0),
        .I1(g2_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g1_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g0_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_14 
       (.I0(g11_b7__8_n_0),
        .I1(g10_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g9_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g8_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_3 
       (.I0(\p_0_out_inferred__7/w9[10]_i_5_n_0 ),
        .I1(\p_0_out_inferred__7/w9[10]_i_6_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[10]_i_8_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9[10]_i_10_n_0 ),
        .O(\p_0_out_inferred__7/w9[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[10]_i_11_n_0 ),
        .I1(\p_0_out_inferred__7/w9[10]_i_12_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[10]_i_13_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9[10]_i_14_n_0 ),
        .O(\p_0_out_inferred__7/w9[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_5 
       (.I0(g23_b7__8_n_0),
        .I1(g22_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g21_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g20_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[10]_i_6 
       (.I0(g19_b7__8_n_0),
        .I1(g18_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g17_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g16_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[10]_i_8 
       (.I0(g30_b7__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b7__8_n_0),
        .I5(g28_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[1]_i_2 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[1]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[1]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[1]_i_10_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__7/w9[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[1]_i_6 
       (.I0(g30_b1__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b1__8_n_0),
        .I5(g28_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[2]_i_2 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[2]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[2]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[2]_i_10_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__7/w9[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[2]_i_6 
       (.I0(g30_b2__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b2__8_n_0),
        .I5(g28_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[3]_i_2 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[3]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[3]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[3]_i_10_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__7/w9[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[3]_i_6 
       (.I0(g30_b3__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b3__8_n_0),
        .I5(g28_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[4]_i_2 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[4]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[4]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[4]_i_10_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__7/w9[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[4]_i_6 
       (.I0(g30_b4__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b4__8_n_0),
        .I5(g28_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[5]_i_2 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[5]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[5]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[5]_i_10_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__7/w9[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[5]_i_6 
       (.I0(g30_b5__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b5__8_n_0),
        .I5(g28_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_10 
       (.I0(g11_b7__8_n_0),
        .I1(g10_b6__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g9_b6__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g8_b6__8_n_0),
        .O(\p_0_out_inferred__7/w9[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_2 
       (.I0(\p_0_out_inferred__7/w9[6]_i_4_n_0 ),
        .I1(\p_0_out_inferred__7/w9[6]_i_5_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9[6]_i_6_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9[6]_i_7_n_0 ),
        .O(\p_0_out_inferred__7/w9[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_3 
       (.I0(\p_0_out_inferred__7/w9_reg[6]_i_8_n_0 ),
        .I1(\p_0_out_inferred__7/w9[6]_i_9_n_0 ),
        .I2(\w9[10]_i_7_n_0 ),
        .I3(\p_0_out_inferred__7/w9_reg[10]_i_13_n_0 ),
        .I4(\w9[10]_i_9_n_0 ),
        .I5(\p_0_out_inferred__7/w9[6]_i_10_n_0 ),
        .O(\p_0_out_inferred__7/w9[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_4 
       (.I0(g23_b7__8_n_0),
        .I1(g22_b6__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g21_b6__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g20_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_5 
       (.I0(g19_b6__8_n_0),
        .I1(g18_b6__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g17_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g16_b6__8_n_0),
        .O(\p_0_out_inferred__7/w9[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC2BFC28302BC0280)) 
    \p_0_out_inferred__7/w9[6]_i_6 
       (.I0(g30_b7__8_n_0),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .I4(g29_b6__8_n_0),
        .I5(g28_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_7 
       (.I0(g27_b6__8_n_0),
        .I1(g26_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g25_b7__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g24_b6__8_n_0),
        .O(\p_0_out_inferred__7/w9[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__7/w9[6]_i_9 
       (.I0(g3_b7__8_n_0),
        .I1(g2_b7__8_n_0),
        .I2(\w9[10]_i_15_n_0 ),
        .I3(g1_b6__8_n_0),
        .I4(\w9[10]_i_16_n_0 ),
        .I5(g0_b6__8_n_0),
        .O(\p_0_out_inferred__7/w9[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_1 
       (.I0(\p_0_out_inferred__7/w9[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_10 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_10_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_12 
       (.I0(g20_b0__8_n_0),
        .I1(g21_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_13 
       (.I0(g22_b0__8_n_0),
        .I1(g23_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_13_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_14 
       (.I0(g16_b0__8_n_0),
        .I1(g17_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_14_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_15 
       (.I0(g18_b0__8_n_0),
        .I1(g19_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_15_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_16 
       (.I0(g24_b0__8_n_0),
        .I1(g25_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_16_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_17 
       (.I0(g26_b0__8_n_0),
        .I1(g27_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_18 
       (.I0(g4_b0__8_n_0),
        .I1(g5_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_19 
       (.I0(g6_b0__8_n_0),
        .I1(g7_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_20 
       (.I0(g0_b0__8_n_0),
        .I1(g1_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_21 
       (.I0(g2_b0__8_n_0),
        .I1(g3_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_21_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_22 
       (.I0(g12_b0__8_n_0),
        .I1(g13_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_22_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_23 
       (.I0(g14_b0__8_n_0),
        .I1(g15_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_23_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_24 
       (.I0(g8_b0__8_n_0),
        .I1(g9_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_24_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[0]_i_25 
       (.I0(g10_b0__8_n_0),
        .I1(g11_b0__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_25_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_4_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_5 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_5_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_7 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_7_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[0]_i_9 
       (.I0(\p_0_out_inferred__7/w9_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[0]_i_9_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[10]_i_1 
       (.I0(\p_0_out_inferred__7/w9[10]_i_3_n_0 ),
        .I1(\p_0_out_inferred__7/w9[10]_i_4_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[10]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[10]_i_17_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[10]_i_18_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[10]_i_13 
       (.I0(\p_0_out_inferred__7/w9_reg[10]_i_19_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_13_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[10]_i_17 
       (.I0(g4_b7__8_n_0),
        .I1(g5_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[10]_i_18 
       (.I0(g6_b7__8_n_0),
        .I1(g7_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[10]_i_19 
       (.I0(g12_b7__8_n_0),
        .I1(g13_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[10]_i_20 
       (.I0(g14_b7__8_n_0),
        .I1(g15_b7__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[10]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_1 
       (.I0(\p_0_out_inferred__7/w9[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_10 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_10_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_12 
       (.I0(g20_b1__8_n_0),
        .I1(g21_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_13 
       (.I0(g22_b1__8_n_0),
        .I1(g23_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_13_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_14 
       (.I0(g16_b1__8_n_0),
        .I1(g17_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_14_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_15 
       (.I0(g18_b1__8_n_0),
        .I1(g19_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_15_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_16 
       (.I0(g24_b1__8_n_0),
        .I1(g25_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_16_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_17 
       (.I0(g26_b1__8_n_0),
        .I1(g27_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_18 
       (.I0(g4_b1__8_n_0),
        .I1(g5_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_19 
       (.I0(g6_b1__8_n_0),
        .I1(g7_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_20 
       (.I0(g0_b1__8_n_0),
        .I1(g1_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_21 
       (.I0(g2_b1__8_n_0),
        .I1(g3_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_21_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_22 
       (.I0(g12_b1__8_n_0),
        .I1(g13_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_22_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_23 
       (.I0(g14_b1__8_n_0),
        .I1(g15_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_23_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_24 
       (.I0(g8_b1__8_n_0),
        .I1(g9_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_24_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[1]_i_25 
       (.I0(g10_b1__8_n_0),
        .I1(g11_b1__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_25_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_4_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_5 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_5_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_7 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_7_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[1]_i_9 
       (.I0(\p_0_out_inferred__7/w9_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[1]_i_9_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_1 
       (.I0(\p_0_out_inferred__7/w9[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_10 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_10_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_12 
       (.I0(g20_b2__8_n_0),
        .I1(g21_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_13 
       (.I0(g22_b2__8_n_0),
        .I1(g23_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_13_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_14 
       (.I0(g16_b2__8_n_0),
        .I1(g17_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_14_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_15 
       (.I0(g18_b2__8_n_0),
        .I1(g19_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_15_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_16 
       (.I0(g24_b2__8_n_0),
        .I1(g25_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_16_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_17 
       (.I0(g26_b2__8_n_0),
        .I1(g27_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_18 
       (.I0(g4_b2__8_n_0),
        .I1(g5_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_19 
       (.I0(g6_b2__8_n_0),
        .I1(g7_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_20 
       (.I0(g0_b2__8_n_0),
        .I1(g1_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_21 
       (.I0(g2_b2__8_n_0),
        .I1(g3_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_21_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_22 
       (.I0(g12_b2__8_n_0),
        .I1(g13_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_22_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_23 
       (.I0(g14_b2__8_n_0),
        .I1(g15_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_23_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_24 
       (.I0(g8_b2__8_n_0),
        .I1(g9_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_24_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[2]_i_25 
       (.I0(g10_b2__8_n_0),
        .I1(g11_b2__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_25_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_4_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_5 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_5_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_7 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_7_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[2]_i_9 
       (.I0(\p_0_out_inferred__7/w9_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[2]_i_9_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_1 
       (.I0(\p_0_out_inferred__7/w9[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_10 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_10_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_12 
       (.I0(g20_b3__8_n_0),
        .I1(g21_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_13 
       (.I0(g22_b3__8_n_0),
        .I1(g23_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_13_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_14 
       (.I0(g16_b3__8_n_0),
        .I1(g17_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_14_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_15 
       (.I0(g18_b3__8_n_0),
        .I1(g19_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_15_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_16 
       (.I0(g24_b3__8_n_0),
        .I1(g25_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_16_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_17 
       (.I0(g26_b3__8_n_0),
        .I1(g27_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_18 
       (.I0(g4_b3__8_n_0),
        .I1(g5_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_19 
       (.I0(g6_b3__8_n_0),
        .I1(g7_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_20 
       (.I0(g0_b3__8_n_0),
        .I1(g1_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_21 
       (.I0(g2_b3__8_n_0),
        .I1(g3_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_21_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_22 
       (.I0(g12_b3__8_n_0),
        .I1(g13_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_22_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_23 
       (.I0(g14_b3__8_n_0),
        .I1(g15_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_23_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_24 
       (.I0(g8_b3__8_n_0),
        .I1(g9_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_24_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[3]_i_25 
       (.I0(g10_b3__8_n_0),
        .I1(g11_b3__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_25_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_4_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_5 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_5_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_7 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_7_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[3]_i_9 
       (.I0(\p_0_out_inferred__7/w9_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[3]_i_9_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_1 
       (.I0(\p_0_out_inferred__7/w9[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_10 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_10_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_12 
       (.I0(g20_b4__8_n_0),
        .I1(g21_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_13 
       (.I0(g22_b4__8_n_0),
        .I1(g23_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_13_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_14 
       (.I0(g16_b4__8_n_0),
        .I1(g17_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_14_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_15 
       (.I0(g18_b4__8_n_0),
        .I1(g19_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_15_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_16 
       (.I0(g24_b4__8_n_0),
        .I1(g25_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_16_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_17 
       (.I0(g26_b4__8_n_0),
        .I1(g27_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_18 
       (.I0(g4_b4__8_n_0),
        .I1(g5_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_19 
       (.I0(g6_b4__8_n_0),
        .I1(g7_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_20 
       (.I0(g0_b4__8_n_0),
        .I1(g1_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_21 
       (.I0(g2_b4__8_n_0),
        .I1(g3_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_21_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_22 
       (.I0(g12_b4__8_n_0),
        .I1(g13_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_22_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_23 
       (.I0(g14_b4__8_n_0),
        .I1(g15_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_23_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_24 
       (.I0(g8_b4__8_n_0),
        .I1(g9_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_24_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[4]_i_25 
       (.I0(g10_b4__8_n_0),
        .I1(g11_b4__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_25_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_4_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_5 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_5_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_7 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_7_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[4]_i_9 
       (.I0(\p_0_out_inferred__7/w9_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[4]_i_9_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_1 
       (.I0(\p_0_out_inferred__7/w9[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_10 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_10_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_11 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_11_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_12 
       (.I0(g20_b5__8_n_0),
        .I1(g21_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_13 
       (.I0(g22_b5__8_n_0),
        .I1(g23_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_13_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_14 
       (.I0(g16_b5__8_n_0),
        .I1(g17_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_14_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_15 
       (.I0(g18_b5__8_n_0),
        .I1(g19_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_15_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_16 
       (.I0(g24_b5__8_n_0),
        .I1(g25_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_16_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_17 
       (.I0(g26_b5__8_n_0),
        .I1(g27_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_17_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_18 
       (.I0(g4_b5__8_n_0),
        .I1(g5_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_18_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_19 
       (.I0(g6_b5__8_n_0),
        .I1(g7_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_19_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_20 
       (.I0(g0_b5__8_n_0),
        .I1(g1_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_20_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_21 
       (.I0(g2_b5__8_n_0),
        .I1(g3_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_21_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_22 
       (.I0(g12_b5__8_n_0),
        .I1(g13_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_22_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_23 
       (.I0(g14_b5__8_n_0),
        .I1(g15_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_23_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_24 
       (.I0(g8_b5__8_n_0),
        .I1(g9_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_24_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[5]_i_25 
       (.I0(g10_b5__8_n_0),
        .I1(g11_b5__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_25_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_4 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_4_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_5 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_5_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_7 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_7_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[5]_i_9 
       (.I0(\p_0_out_inferred__7/w9_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[5]_i_9_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[6]_i_1 
       (.I0(\p_0_out_inferred__7/w9[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__7/w9[6]_i_3_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[6]_i_1_n_0 ),
        .S(\w9[10]_i_2_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[6]_i_11 
       (.I0(g4_b6__8_n_0),
        .I1(g5_b6__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[6]_i_11_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF7 \p_0_out_inferred__7/w9_reg[6]_i_12 
       (.I0(g6_b6__8_n_0),
        .I1(g7_b6__8_n_0),
        .O(\p_0_out_inferred__7/w9_reg[6]_i_12_n_0 ),
        .S(\w9[10]_i_16_n_0 ));
  MUXF8 \p_0_out_inferred__7/w9_reg[6]_i_8 
       (.I0(\p_0_out_inferred__7/w9_reg[6]_i_11_n_0 ),
        .I1(\p_0_out_inferred__7/w9_reg[6]_i_12_n_0 ),
        .O(\p_0_out_inferred__7/w9_reg[6]_i_8_n_0 ),
        .S(\w9[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[0]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_4_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_5_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10[0]_i_6_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[0]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[0]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_9_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[0]_i_10_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[0]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[0]_i_6 
       (.I0(g28_b0__0_n_0),
        .I1(g29_b0__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[10]_i_1 
       (.I0(\p_0_out_inferred__8/w10[10]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[10]_i_3_n_0 ),
        .I2(\w10[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[10]_i_5_n_0 ),
        .I4(\w10[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[10]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[10]_i_15 
       (.I0(g8_b7__0_n_0),
        .I1(g9_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g10_b7__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g11_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[10]_i_17 
       (.I0(g16_b7__0_n_0),
        .I1(g17_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g18_b7__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g19_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[10]_i_18 
       (.I0(g20_b7__0_n_0),
        .I1(g21_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g22_b7__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g23_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[10]_i_19 
       (.I0(g24_b7__0_n_0),
        .I1(g25_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g26_b7__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g27_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[10]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[10]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[10]_i_9_n_0 ),
        .I2(\w10[10]_i_10_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[10]_i_11_n_0 ),
        .I4(\w10[10]_i_12_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[10]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[10]_i_20 
       (.I0(g28_b7__0_n_0),
        .I1(g29_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[10]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__8/w10[10]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[10]_i_14_n_0 ),
        .I1(\w10[10]_i_10_n_0 ),
        .I2(\p_0_out_inferred__8/w10[10]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[1]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_4_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_5_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10[1]_i_6_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[1]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[1]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_9_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[1]_i_10_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[1]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[1]_i_6 
       (.I0(g28_b1__0_n_0),
        .I1(g29_b1__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[2]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_4_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_5_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10[2]_i_6_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[2]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[2]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_9_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[2]_i_10_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[2]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[2]_i_6 
       (.I0(g28_b2__0_n_0),
        .I1(g29_b2__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[3]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_4_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_5_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10[3]_i_6_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[3]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[3]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_9_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[3]_i_10_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[3]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[3]_i_6 
       (.I0(g28_b3__0_n_0),
        .I1(g29_b3__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[4]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_4_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_5_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10[4]_i_6_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[4]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[4]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_9_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[4]_i_10_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[4]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[4]_i_6 
       (.I0(g28_b4__0_n_0),
        .I1(g29_b4__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[5]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_4_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_5_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10[5]_i_6_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[5]_i_7_n_0 ),
        .O(\p_0_out_inferred__8/w10[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[5]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_8_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_9_n_0 ),
        .I2(\w10[10]_i_6_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[5]_i_10_n_0 ),
        .I4(\w10[10]_i_10_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[5]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[5]_i_6 
       (.I0(g28_b5__0_n_0),
        .I1(g29_b5__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[6]_i_1 
       (.I0(\p_0_out_inferred__8/w10[6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[6]_i_3_n_0 ),
        .I2(\w10[10]_i_4_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[6]_i_4_n_0 ),
        .I4(\w10[10]_i_6_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[6]_i_5_n_0 ),
        .O(\p_0_out_inferred__8/w10[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[6]_i_10 
       (.I0(g16_b6__0_n_0),
        .I1(g17_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g18_b6__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g19_b6__0_n_0),
        .O(\p_0_out_inferred__8/w10[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[6]_i_11 
       (.I0(g20_b7__0_n_0),
        .I1(g21_b6__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g22_b6__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g23_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[6]_i_12 
       (.I0(g24_b6__0_n_0),
        .I1(g25_b7__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g26_b7__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g27_b6__0_n_0),
        .O(\p_0_out_inferred__8/w10[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \p_0_out_inferred__8/w10[6]_i_13 
       (.I0(g28_b7__0_n_0),
        .I1(g29_b6__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(\w10[10]_i_21_n_0 ),
        .I4(g30_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[6]_i_2 
       (.I0(\p_0_out_inferred__8/w10_reg[6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[6]_i_7_n_0 ),
        .I2(\w10[10]_i_10_n_0 ),
        .I3(\p_0_out_inferred__8/w10_reg[6]_i_8_n_0 ),
        .I4(\w10[10]_i_12_n_0 ),
        .I5(\p_0_out_inferred__8/w10_reg[10]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_out_inferred__8/w10[6]_i_3 
       (.I0(\p_0_out_inferred__8/w10_reg[10]_i_14_n_0 ),
        .I1(\w10[10]_i_10_n_0 ),
        .I2(\p_0_out_inferred__8/w10[6]_i_9_n_0 ),
        .O(\p_0_out_inferred__8/w10[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__8/w10[6]_i_9 
       (.I0(g8_b6__0_n_0),
        .I1(g9_b6__0_n_0),
        .I2(\w10[10]_i_12_n_0 ),
        .I3(g10_b6__0_n_0),
        .I4(\w10[10]_i_21_n_0 ),
        .I5(g11_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10[6]_i_9_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_1 
       (.I0(\p_0_out_inferred__8/w10[0]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[0]_i_3_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_1_n_0 ),
        .S(\w10[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_10 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_10_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_11 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_24_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_25_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_11_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_12 
       (.I0(g23_b0__0_n_0),
        .I1(g22_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_12_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_13 
       (.I0(g21_b0__0_n_0),
        .I1(g20_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_14 
       (.I0(g19_b0__0_n_0),
        .I1(g18_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_14_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_15 
       (.I0(g17_b0__0_n_0),
        .I1(g16_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_15_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_16 
       (.I0(g27_b0__0_n_0),
        .I1(g26_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_16_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_17 
       (.I0(g25_b0__0_n_0),
        .I1(g24_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_17_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_18 
       (.I0(g7_b0__0_n_0),
        .I1(g6_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_18_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_19 
       (.I0(g5_b0__0_n_0),
        .I1(g4_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_19_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_20 
       (.I0(g3_b0__0_n_0),
        .I1(g2_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_20_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_21 
       (.I0(g1_b0__0_n_0),
        .I1(g0_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_21_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_22 
       (.I0(g15_b0__0_n_0),
        .I1(g14_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_23 
       (.I0(g13_b0__0_n_0),
        .I1(g12_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_24 
       (.I0(g11_b0__0_n_0),
        .I1(g10_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_24_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[0]_i_25 
       (.I0(g9_b0__0_n_0),
        .I1(g8_b0__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_25_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_4 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_4_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_5 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_14_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_5_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_7 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_16_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_17_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_7_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_8 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_18_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_19_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_8_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[0]_i_9 
       (.I0(\p_0_out_inferred__8/w10_reg[0]_i_20_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[0]_i_21_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[0]_i_9_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_11 
       (.I0(g1_b7__0_n_0),
        .I1(g0_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_11_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_13 
       (.I0(g3_b7__0_n_0),
        .I1(g2_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[10]_i_14 
       (.I0(\p_0_out_inferred__8/w10_reg[10]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[10]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_14_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_22 
       (.I0(g15_b7__0_n_0),
        .I1(g14_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_23 
       (.I0(g13_b7__0_n_0),
        .I1(g12_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_5 
       (.I0(\p_0_out_inferred__8/w10[10]_i_17_n_0 ),
        .I1(\p_0_out_inferred__8/w10[10]_i_18_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_5_n_0 ),
        .S(\w10[10]_i_10_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_7 
       (.I0(\p_0_out_inferred__8/w10[10]_i_19_n_0 ),
        .I1(\p_0_out_inferred__8/w10[10]_i_20_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_7_n_0 ),
        .S(\w10[10]_i_10_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_8 
       (.I0(g5_b7__0_n_0),
        .I1(g4_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_8_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[10]_i_9 
       (.I0(g7_b7__0_n_0),
        .I1(g6_b7__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[10]_i_9_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_1 
       (.I0(\p_0_out_inferred__8/w10[1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[1]_i_3_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_1_n_0 ),
        .S(\w10[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_10 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_10_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_11 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_25_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_11_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_12 
       (.I0(g23_b1__0_n_0),
        .I1(g22_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_12_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_13 
       (.I0(g21_b1__0_n_0),
        .I1(g20_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_14 
       (.I0(g19_b1__0_n_0),
        .I1(g18_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_14_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_15 
       (.I0(g17_b1__0_n_0),
        .I1(g16_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_15_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_16 
       (.I0(g27_b1__0_n_0),
        .I1(g26_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_16_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_17 
       (.I0(g25_b1__0_n_0),
        .I1(g24_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_17_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_18 
       (.I0(g7_b1__0_n_0),
        .I1(g6_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_18_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_19 
       (.I0(g5_b1__0_n_0),
        .I1(g4_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_19_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_20 
       (.I0(g3_b1__0_n_0),
        .I1(g2_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_20_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_21 
       (.I0(g1_b1__0_n_0),
        .I1(g0_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_21_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_22 
       (.I0(g15_b1__0_n_0),
        .I1(g14_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_23 
       (.I0(g13_b1__0_n_0),
        .I1(g12_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_24 
       (.I0(g11_b1__0_n_0),
        .I1(g10_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_24_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[1]_i_25 
       (.I0(g9_b1__0_n_0),
        .I1(g8_b1__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_25_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_4 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_4_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_5 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_5_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_7 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_17_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_7_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_8 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_19_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_8_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[1]_i_9 
       (.I0(\p_0_out_inferred__8/w10_reg[1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[1]_i_21_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[1]_i_9_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_1 
       (.I0(\p_0_out_inferred__8/w10[2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[2]_i_3_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_1_n_0 ),
        .S(\w10[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_10 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_10_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_11 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_24_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_25_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_11_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_12 
       (.I0(g23_b2__0_n_0),
        .I1(g22_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_12_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_13 
       (.I0(g21_b2__0_n_0),
        .I1(g20_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_14 
       (.I0(g19_b2__0_n_0),
        .I1(g18_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_14_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_15 
       (.I0(g17_b2__0_n_0),
        .I1(g16_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_15_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_16 
       (.I0(g27_b2__0_n_0),
        .I1(g26_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_16_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_17 
       (.I0(g25_b2__0_n_0),
        .I1(g24_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_17_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_18 
       (.I0(g7_b2__0_n_0),
        .I1(g6_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_18_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_19 
       (.I0(g5_b2__0_n_0),
        .I1(g4_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_19_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_20 
       (.I0(g3_b2__0_n_0),
        .I1(g2_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_20_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_21 
       (.I0(g1_b2__0_n_0),
        .I1(g0_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_21_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_22 
       (.I0(g15_b2__0_n_0),
        .I1(g14_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_23 
       (.I0(g13_b2__0_n_0),
        .I1(g12_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_24 
       (.I0(g11_b2__0_n_0),
        .I1(g10_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_24_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[2]_i_25 
       (.I0(g9_b2__0_n_0),
        .I1(g8_b2__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_25_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_4 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_4_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_5 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_14_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_5_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_7 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_17_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_7_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_8 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_19_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_8_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[2]_i_9 
       (.I0(\p_0_out_inferred__8/w10_reg[2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[2]_i_21_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[2]_i_9_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_1 
       (.I0(\p_0_out_inferred__8/w10[3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[3]_i_3_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_1_n_0 ),
        .S(\w10[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_10 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_10_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_11 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_24_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_25_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_11_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_12 
       (.I0(g23_b3__0_n_0),
        .I1(g22_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_12_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_13 
       (.I0(g21_b3__0_n_0),
        .I1(g20_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_14 
       (.I0(g19_b3__0_n_0),
        .I1(g18_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_14_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_15 
       (.I0(g17_b3__0_n_0),
        .I1(g16_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_15_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_16 
       (.I0(g27_b3__0_n_0),
        .I1(g26_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_16_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_17 
       (.I0(g25_b3__0_n_0),
        .I1(g24_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_17_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_18 
       (.I0(g7_b3__0_n_0),
        .I1(g6_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_18_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_19 
       (.I0(g5_b3__0_n_0),
        .I1(g4_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_19_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_20 
       (.I0(g3_b3__0_n_0),
        .I1(g2_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_20_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_21 
       (.I0(g1_b3__0_n_0),
        .I1(g0_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_21_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_22 
       (.I0(g15_b3__0_n_0),
        .I1(g14_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_23 
       (.I0(g13_b3__0_n_0),
        .I1(g12_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_24 
       (.I0(g11_b3__0_n_0),
        .I1(g10_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_24_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[3]_i_25 
       (.I0(g9_b3__0_n_0),
        .I1(g8_b3__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_25_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_4 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_4_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_5 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_14_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_5_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_7 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_16_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_17_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_7_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_8 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_18_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_19_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_8_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[3]_i_9 
       (.I0(\p_0_out_inferred__8/w10_reg[3]_i_20_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[3]_i_21_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[3]_i_9_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_1 
       (.I0(\p_0_out_inferred__8/w10[4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[4]_i_3_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_1_n_0 ),
        .S(\w10[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_10 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_10_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_11 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_24_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_25_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_11_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_12 
       (.I0(g23_b4__0_n_0),
        .I1(g22_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_12_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_13 
       (.I0(g21_b4__0_n_0),
        .I1(g20_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_14 
       (.I0(g19_b4__0_n_0),
        .I1(g18_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_14_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_15 
       (.I0(g17_b4__0_n_0),
        .I1(g16_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_15_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_16 
       (.I0(g27_b4__0_n_0),
        .I1(g26_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_16_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_17 
       (.I0(g25_b4__0_n_0),
        .I1(g24_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_17_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_18 
       (.I0(g7_b4__0_n_0),
        .I1(g6_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_18_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_19 
       (.I0(g5_b4__0_n_0),
        .I1(g4_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_19_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_20 
       (.I0(g3_b4__0_n_0),
        .I1(g2_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_20_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_21 
       (.I0(g1_b4__0_n_0),
        .I1(g0_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_21_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_22 
       (.I0(g15_b4__0_n_0),
        .I1(g14_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_23 
       (.I0(g13_b4__0_n_0),
        .I1(g12_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_24 
       (.I0(g11_b4__0_n_0),
        .I1(g10_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_24_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[4]_i_25 
       (.I0(g9_b4__0_n_0),
        .I1(g8_b4__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_25_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_4 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_4_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_5 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_14_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_5_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_7 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_17_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_7_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_8 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_19_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_8_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[4]_i_9 
       (.I0(\p_0_out_inferred__8/w10_reg[4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[4]_i_21_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[4]_i_9_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_1 
       (.I0(\p_0_out_inferred__8/w10[5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__8/w10[5]_i_3_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_1_n_0 ),
        .S(\w10[10]_i_4_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_10 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_22_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_23_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_10_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_11 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_24_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_25_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_11_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_12 
       (.I0(g23_b5__0_n_0),
        .I1(g22_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_12_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_13 
       (.I0(g21_b5__0_n_0),
        .I1(g20_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_13_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_14 
       (.I0(g19_b5__0_n_0),
        .I1(g18_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_14_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_15 
       (.I0(g17_b5__0_n_0),
        .I1(g16_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_15_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_16 
       (.I0(g27_b5__0_n_0),
        .I1(g26_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_16_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_17 
       (.I0(g25_b5__0_n_0),
        .I1(g24_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_17_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_18 
       (.I0(g7_b5__0_n_0),
        .I1(g6_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_18_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_19 
       (.I0(g5_b5__0_n_0),
        .I1(g4_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_19_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_20 
       (.I0(g3_b5__0_n_0),
        .I1(g2_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_20_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_21 
       (.I0(g1_b5__0_n_0),
        .I1(g0_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_21_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_22 
       (.I0(g15_b5__0_n_0),
        .I1(g14_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_22_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_23 
       (.I0(g13_b5__0_n_0),
        .I1(g12_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_23_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_24 
       (.I0(g11_b5__0_n_0),
        .I1(g10_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_24_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[5]_i_25 
       (.I0(g9_b5__0_n_0),
        .I1(g8_b5__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_25_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_4 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_4_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_5 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_14_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_15_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_5_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_7 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_16_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_17_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_7_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_8 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_18_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_19_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_8_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF8 \p_0_out_inferred__8/w10_reg[5]_i_9 
       (.I0(\p_0_out_inferred__8/w10_reg[5]_i_20_n_0 ),
        .I1(\p_0_out_inferred__8/w10_reg[5]_i_21_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[5]_i_9_n_0 ),
        .S(\w10[10]_i_12_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[6]_i_4 
       (.I0(\p_0_out_inferred__8/w10[6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__8/w10[6]_i_11_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[6]_i_4_n_0 ),
        .S(\w10[10]_i_10_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[6]_i_5 
       (.I0(\p_0_out_inferred__8/w10[6]_i_12_n_0 ),
        .I1(\p_0_out_inferred__8/w10[6]_i_13_n_0 ),
        .O(\p_0_out_inferred__8/w10_reg[6]_i_5_n_0 ),
        .S(\w10[10]_i_10_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[6]_i_6 
       (.I0(g5_b6__0_n_0),
        .I1(g4_b6__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[6]_i_6_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[6]_i_7 
       (.I0(g7_b6__0_n_0),
        .I1(g6_b6__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[6]_i_7_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  MUXF7 \p_0_out_inferred__8/w10_reg[6]_i_8 
       (.I0(g1_b6__0_n_0),
        .I1(g0_b6__0_n_0),
        .O(\p_0_out_inferred__8/w10_reg[6]_i_8_n_0 ),
        .S(\w10[10]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1
       (.I0(w1[6]),
        .I1(\outp_reg[10] ),
        .I2(pout2_i_8_n_0),
        .O(A[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__0
       (.I0(w2[6]),
        .I1(\outp_reg[10]_0 ),
        .I2(pout2_i_8__0_n_0),
        .O(pout2[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__1
       (.I0(w3[6]),
        .I1(\outp_reg[10]_1 ),
        .I2(pout2_i_8__1_n_0),
        .O(pout2_0[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__2
       (.I0(w4[6]),
        .I1(\outp_reg[10]_2 ),
        .I2(pout2_i_8__2_n_0),
        .O(pout2_1[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__3
       (.I0(w5[6]),
        .I1(\outp_reg[10]_3 ),
        .I2(pout2_i_8__3_n_0),
        .O(pout2_2[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__4
       (.I0(w6[6]),
        .I1(\outp_reg[10]_4 ),
        .I2(pout2_i_8__4_n_0),
        .O(pout2_3[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__5
       (.I0(w7[6]),
        .I1(\outp_reg[10]_5 ),
        .I2(pout2_i_8__5_n_0),
        .O(pout2_4[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__6
       (.I0(w8[6]),
        .I1(\outp_reg[10]_6 ),
        .I2(pout2_i_8__6_n_0),
        .O(pout2_5[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__7
       (.I0(w9[6]),
        .I1(\outp_reg[10]_7 ),
        .I2(pout2_i_8__7_n_0),
        .O(pout2_6[7]));
  LUT3 #(
    .INIT(8'h04)) 
    pout2_i_1__8
       (.I0(w10[6]),
        .I1(\outp_reg[10]_8 ),
        .I2(pout2_i_8__8_n_0),
        .O(pout2_7[7]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2
       (.I0(\outp_reg[10] ),
        .I1(pout2_i_8_n_0),
        .I2(w1[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__0
       (.I0(\outp_reg[10]_0 ),
        .I1(pout2_i_8__0_n_0),
        .I2(w2[6]),
        .O(pout2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__1
       (.I0(\outp_reg[10]_1 ),
        .I1(pout2_i_8__1_n_0),
        .I2(w3[6]),
        .O(pout2_0[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__2
       (.I0(\outp_reg[10]_2 ),
        .I1(pout2_i_8__2_n_0),
        .I2(w4[6]),
        .O(pout2_1[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__3
       (.I0(\outp_reg[10]_3 ),
        .I1(pout2_i_8__3_n_0),
        .I2(w5[6]),
        .O(pout2_2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__4
       (.I0(\outp_reg[10]_4 ),
        .I1(pout2_i_8__4_n_0),
        .I2(w6[6]),
        .O(pout2_3[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__5
       (.I0(\outp_reg[10]_5 ),
        .I1(pout2_i_8__5_n_0),
        .I2(w7[6]),
        .O(pout2_4[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__6
       (.I0(\outp_reg[10]_6 ),
        .I1(pout2_i_8__6_n_0),
        .I2(w8[6]),
        .O(pout2_5[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__7
       (.I0(\outp_reg[10]_7 ),
        .I1(pout2_i_8__7_n_0),
        .I2(w9[6]),
        .O(pout2_6[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_2__8
       (.I0(\outp_reg[10]_8 ),
        .I1(pout2_i_8__8_n_0),
        .I2(w10[6]),
        .O(pout2_7[6]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3
       (.I0(\outp_reg[10] ),
        .I1(pout2_i_9_n_0),
        .I2(w1[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__0
       (.I0(\outp_reg[10]_0 ),
        .I1(pout2_i_9__0_n_0),
        .I2(w2[5]),
        .O(pout2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__1
       (.I0(\outp_reg[10]_1 ),
        .I1(pout2_i_9__1_n_0),
        .I2(w3[5]),
        .O(pout2_0[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__2
       (.I0(\outp_reg[10]_2 ),
        .I1(pout2_i_9__2_n_0),
        .I2(w4[5]),
        .O(pout2_1[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__3
       (.I0(\outp_reg[10]_3 ),
        .I1(pout2_i_9__3_n_0),
        .I2(w5[5]),
        .O(pout2_2[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__4
       (.I0(\outp_reg[10]_4 ),
        .I1(pout2_i_9__4_n_0),
        .I2(w6[5]),
        .O(pout2_3[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__5
       (.I0(\outp_reg[10]_5 ),
        .I1(pout2_i_9__5_n_0),
        .I2(w7[5]),
        .O(pout2_4[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__6
       (.I0(\outp_reg[10]_6 ),
        .I1(pout2_i_9__6_n_0),
        .I2(w8[5]),
        .O(pout2_5[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__7
       (.I0(\outp_reg[10]_7 ),
        .I1(pout2_i_9__7_n_0),
        .I2(w9[5]),
        .O(pout2_6[5]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_3__8
       (.I0(\outp_reg[10]_8 ),
        .I1(pout2_i_9__8_n_0),
        .I2(w10[5]),
        .O(pout2_7[5]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4
       (.I0(\outp_reg[10] ),
        .I1(w1[2]),
        .I2(A[0]),
        .I3(w1[1]),
        .I4(w1[3]),
        .I5(w1[4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__0
       (.I0(\outp_reg[10]_0 ),
        .I1(w2[2]),
        .I2(pout2[0]),
        .I3(w2[1]),
        .I4(w2[3]),
        .I5(w2[4]),
        .O(pout2[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__1
       (.I0(\outp_reg[10]_1 ),
        .I1(w3[2]),
        .I2(pout2_0[0]),
        .I3(w3[1]),
        .I4(w3[3]),
        .I5(w3[4]),
        .O(pout2_0[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__2
       (.I0(\outp_reg[10]_2 ),
        .I1(w4[2]),
        .I2(pout2_1[0]),
        .I3(w4[1]),
        .I4(w4[3]),
        .I5(w4[4]),
        .O(pout2_1[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__3
       (.I0(\outp_reg[10]_3 ),
        .I1(w5[2]),
        .I2(pout2_2[0]),
        .I3(w5[1]),
        .I4(w5[3]),
        .I5(w5[4]),
        .O(pout2_2[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__4
       (.I0(\outp_reg[10]_4 ),
        .I1(w6[2]),
        .I2(pout2_3[0]),
        .I3(w6[1]),
        .I4(w6[3]),
        .I5(w6[4]),
        .O(pout2_3[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__5
       (.I0(\outp_reg[10]_5 ),
        .I1(w7[2]),
        .I2(pout2_4[0]),
        .I3(w7[1]),
        .I4(w7[3]),
        .I5(w7[4]),
        .O(pout2_4[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__6
       (.I0(\outp_reg[10]_6 ),
        .I1(w8[2]),
        .I2(pout2_5[0]),
        .I3(w8[1]),
        .I4(w8[3]),
        .I5(w8[4]),
        .O(pout2_5[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__7
       (.I0(\outp_reg[10]_7 ),
        .I1(w9[2]),
        .I2(pout2_6[0]),
        .I3(w9[1]),
        .I4(w9[3]),
        .I5(w9[4]),
        .O(pout2_6[4]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    pout2_i_4__8
       (.I0(\outp_reg[10]_8 ),
        .I1(w10[2]),
        .I2(pout2_7[0]),
        .I3(w10[1]),
        .I4(w10[3]),
        .I5(w10[4]),
        .O(pout2_7[4]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5
       (.I0(\outp_reg[10] ),
        .I1(w1[1]),
        .I2(A[0]),
        .I3(w1[2]),
        .I4(w1[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__0
       (.I0(\outp_reg[10]_0 ),
        .I1(w2[1]),
        .I2(pout2[0]),
        .I3(w2[2]),
        .I4(w2[3]),
        .O(pout2[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__1
       (.I0(\outp_reg[10]_1 ),
        .I1(w3[1]),
        .I2(pout2_0[0]),
        .I3(w3[2]),
        .I4(w3[3]),
        .O(pout2_0[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__2
       (.I0(\outp_reg[10]_2 ),
        .I1(w4[1]),
        .I2(pout2_1[0]),
        .I3(w4[2]),
        .I4(w4[3]),
        .O(pout2_1[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__3
       (.I0(\outp_reg[10]_3 ),
        .I1(w5[1]),
        .I2(pout2_2[0]),
        .I3(w5[2]),
        .I4(w5[3]),
        .O(pout2_2[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__4
       (.I0(\outp_reg[10]_4 ),
        .I1(w6[1]),
        .I2(pout2_3[0]),
        .I3(w6[2]),
        .I4(w6[3]),
        .O(pout2_3[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__5
       (.I0(\outp_reg[10]_5 ),
        .I1(w7[1]),
        .I2(pout2_4[0]),
        .I3(w7[2]),
        .I4(w7[3]),
        .O(pout2_4[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__6
       (.I0(\outp_reg[10]_6 ),
        .I1(w8[1]),
        .I2(pout2_5[0]),
        .I3(w8[2]),
        .I4(w8[3]),
        .O(pout2_5[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__7
       (.I0(\outp_reg[10]_7 ),
        .I1(w9[1]),
        .I2(pout2_6[0]),
        .I3(w9[2]),
        .I4(w9[3]),
        .O(pout2_6[3]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pout2_i_5__8
       (.I0(\outp_reg[10]_8 ),
        .I1(w10[1]),
        .I2(pout2_7[0]),
        .I3(w10[2]),
        .I4(w10[3]),
        .O(pout2_7[3]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6
       (.I0(\outp_reg[10] ),
        .I1(A[0]),
        .I2(w1[1]),
        .I3(w1[2]),
        .O(A[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__0
       (.I0(\outp_reg[10]_0 ),
        .I1(pout2[0]),
        .I2(w2[1]),
        .I3(w2[2]),
        .O(pout2[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__1
       (.I0(\outp_reg[10]_1 ),
        .I1(pout2_0[0]),
        .I2(w3[1]),
        .I3(w3[2]),
        .O(pout2_0[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__2
       (.I0(\outp_reg[10]_2 ),
        .I1(pout2_1[0]),
        .I2(w4[1]),
        .I3(w4[2]),
        .O(pout2_1[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__3
       (.I0(\outp_reg[10]_3 ),
        .I1(pout2_2[0]),
        .I2(w5[1]),
        .I3(w5[2]),
        .O(pout2_2[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__4
       (.I0(\outp_reg[10]_4 ),
        .I1(pout2_3[0]),
        .I2(w6[1]),
        .I3(w6[2]),
        .O(pout2_3[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__5
       (.I0(\outp_reg[10]_5 ),
        .I1(pout2_4[0]),
        .I2(w7[1]),
        .I3(w7[2]),
        .O(pout2_4[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__6
       (.I0(\outp_reg[10]_6 ),
        .I1(pout2_5[0]),
        .I2(w8[1]),
        .I3(w8[2]),
        .O(pout2_5[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__7
       (.I0(\outp_reg[10]_7 ),
        .I1(pout2_6[0]),
        .I2(w9[1]),
        .I3(w9[2]),
        .O(pout2_6[2]));
  LUT4 #(
    .INIT(16'h57A8)) 
    pout2_i_6__8
       (.I0(\outp_reg[10]_8 ),
        .I1(pout2_7[0]),
        .I2(w10[1]),
        .I3(w10[2]),
        .O(pout2_7[2]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7
       (.I0(\outp_reg[10] ),
        .I1(A[0]),
        .I2(w1[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__0
       (.I0(\outp_reg[10]_0 ),
        .I1(pout2[0]),
        .I2(w2[1]),
        .O(pout2[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__1
       (.I0(\outp_reg[10]_1 ),
        .I1(pout2_0[0]),
        .I2(w3[1]),
        .O(pout2_0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__2
       (.I0(\outp_reg[10]_2 ),
        .I1(pout2_1[0]),
        .I2(w4[1]),
        .O(pout2_1[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__3
       (.I0(\outp_reg[10]_3 ),
        .I1(pout2_2[0]),
        .I2(w5[1]),
        .O(pout2_2[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__4
       (.I0(\outp_reg[10]_4 ),
        .I1(pout2_3[0]),
        .I2(w6[1]),
        .O(pout2_3[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__5
       (.I0(\outp_reg[10]_5 ),
        .I1(pout2_4[0]),
        .I2(w7[1]),
        .O(pout2_4[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__6
       (.I0(\outp_reg[10]_6 ),
        .I1(pout2_5[0]),
        .I2(w8[1]),
        .O(pout2_5[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__7
       (.I0(\outp_reg[10]_7 ),
        .I1(pout2_6[0]),
        .I2(w9[1]),
        .O(pout2_6[1]));
  LUT3 #(
    .INIT(8'h78)) 
    pout2_i_7__8
       (.I0(\outp_reg[10]_8 ),
        .I1(pout2_7[0]),
        .I2(w10[1]),
        .O(pout2_7[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8
       (.I0(w1[4]),
        .I1(w1[2]),
        .I2(A[0]),
        .I3(w1[1]),
        .I4(w1[3]),
        .I5(w1[5]),
        .O(pout2_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__0
       (.I0(w2[4]),
        .I1(w2[2]),
        .I2(pout2[0]),
        .I3(w2[1]),
        .I4(w2[3]),
        .I5(w2[5]),
        .O(pout2_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__1
       (.I0(w3[4]),
        .I1(w3[2]),
        .I2(pout2_0[0]),
        .I3(w3[1]),
        .I4(w3[3]),
        .I5(w3[5]),
        .O(pout2_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__2
       (.I0(w4[4]),
        .I1(w4[2]),
        .I2(pout2_1[0]),
        .I3(w4[1]),
        .I4(w4[3]),
        .I5(w4[5]),
        .O(pout2_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__3
       (.I0(w5[4]),
        .I1(w5[2]),
        .I2(pout2_2[0]),
        .I3(w5[1]),
        .I4(w5[3]),
        .I5(w5[5]),
        .O(pout2_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__4
       (.I0(w6[4]),
        .I1(w6[2]),
        .I2(pout2_3[0]),
        .I3(w6[1]),
        .I4(w6[3]),
        .I5(w6[5]),
        .O(pout2_i_8__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__5
       (.I0(w7[4]),
        .I1(w7[2]),
        .I2(pout2_4[0]),
        .I3(w7[1]),
        .I4(w7[3]),
        .I5(w7[5]),
        .O(pout2_i_8__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__6
       (.I0(w8[4]),
        .I1(w8[2]),
        .I2(pout2_5[0]),
        .I3(w8[1]),
        .I4(w8[3]),
        .I5(w8[5]),
        .O(pout2_i_8__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__7
       (.I0(w9[4]),
        .I1(w9[2]),
        .I2(pout2_6[0]),
        .I3(w9[1]),
        .I4(w9[3]),
        .I5(w9[5]),
        .O(pout2_i_8__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    pout2_i_8__8
       (.I0(w10[4]),
        .I1(w10[2]),
        .I2(pout2_7[0]),
        .I3(w10[1]),
        .I4(w10[3]),
        .I5(w10[5]),
        .O(pout2_i_8__8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9
       (.I0(w1[3]),
        .I1(w1[1]),
        .I2(A[0]),
        .I3(w1[2]),
        .I4(w1[4]),
        .O(pout2_i_9_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__0
       (.I0(w2[3]),
        .I1(w2[1]),
        .I2(pout2[0]),
        .I3(w2[2]),
        .I4(w2[4]),
        .O(pout2_i_9__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__1
       (.I0(w3[3]),
        .I1(w3[1]),
        .I2(pout2_0[0]),
        .I3(w3[2]),
        .I4(w3[4]),
        .O(pout2_i_9__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__2
       (.I0(w4[3]),
        .I1(w4[1]),
        .I2(pout2_1[0]),
        .I3(w4[2]),
        .I4(w4[4]),
        .O(pout2_i_9__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__3
       (.I0(w5[3]),
        .I1(w5[1]),
        .I2(pout2_2[0]),
        .I3(w5[2]),
        .I4(w5[4]),
        .O(pout2_i_9__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__4
       (.I0(w6[3]),
        .I1(w6[1]),
        .I2(pout2_3[0]),
        .I3(w6[2]),
        .I4(w6[4]),
        .O(pout2_i_9__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__5
       (.I0(w7[3]),
        .I1(w7[1]),
        .I2(pout2_4[0]),
        .I3(w7[2]),
        .I4(w7[4]),
        .O(pout2_i_9__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__6
       (.I0(w8[3]),
        .I1(w8[1]),
        .I2(pout2_5[0]),
        .I3(w8[2]),
        .I4(w8[4]),
        .O(pout2_i_9__6_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__7
       (.I0(w9[3]),
        .I1(w9[1]),
        .I2(pout2_6[0]),
        .I3(w9[2]),
        .I4(w9[4]),
        .O(pout2_i_9__7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pout2_i_9__8
       (.I0(w10[3]),
        .I1(w10[1]),
        .I2(pout2_7[0]),
        .I3(w10[2]),
        .I4(w10[4]),
        .O(pout2_i_9__8_n_0));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \w10[10]_i_10 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[5]),
        .I2(\w2[10]_i_16_n_0 ),
        .I3(addra_reg__0__0[6]),
        .I4(addra_reg__0__0[8]),
        .O(\w10[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00001555FFFFEAAA)) 
    \w10[10]_i_12 
       (.I0(addra_reg__0__0[6]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(addra_reg__0[4]),
        .I4(addra_reg__0__0[5]),
        .I5(addra_reg__0__0[7]),
        .O(\w10[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \w10[10]_i_16 
       (.I0(addra_reg__0__0[6]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(addra_reg__0[4]),
        .I4(addra_reg__0__0[5]),
        .I5(addra_reg__0__0[7]),
        .O(\w10[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h1555EAAA)) 
    \w10[10]_i_21 
       (.I0(addra_reg__0__0[5]),
        .I1(addra_reg__0[4]),
        .I2(\addra_reg[2]_rep__4_n_0 ),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .I4(addra_reg__0__0[6]),
        .O(\w10[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h15EA)) 
    \w10[10]_i_4 
       (.I0(addra_reg__0__0[9]),
        .I1(addra_reg__0__0[8]),
        .I2(\w10[10]_i_16_n_0 ),
        .I3(addra_reg__0__0[10]),
        .O(\w10[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \w10[10]_i_6 
       (.I0(addra_reg__0__0[6]),
        .I1(\w2[10]_i_16_n_0 ),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[7]),
        .I4(addra_reg__0__0[8]),
        .I5(addra_reg__0__0[9]),
        .O(\w10[10]_i_6_n_0 ));
  FDRE \w10_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10_reg[0]_i_1_n_0 ),
        .Q(pout2_7[0]),
        .R(1'b0));
  FDRE \w10_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_8 ),
        .R(1'b0));
  FDRE \w10_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10_reg[1]_i_1_n_0 ),
        .Q(w10[1]),
        .R(1'b0));
  FDRE \w10_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10_reg[2]_i_1_n_0 ),
        .Q(w10[2]),
        .R(1'b0));
  FDRE \w10_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10_reg[3]_i_1_n_0 ),
        .Q(w10[3]),
        .R(1'b0));
  FDRE \w10_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10_reg[4]_i_1_n_0 ),
        .Q(w10[4]),
        .R(1'b0));
  FDRE \w10_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10_reg[5]_i_1_n_0 ),
        .Q(w10[5]),
        .R(1'b0));
  FDRE \w10_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__8/w10[6]_i_1_n_0 ),
        .Q(w10[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[0]_i_2 
       (.I0(\w1_reg[0]_i_4_n_0 ),
        .I1(\w1_reg[0]_i_5_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[0]_i_6_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[0]_i_7_n_0 ),
        .O(\w1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[0]_i_3 
       (.I0(\w1[0]_i_8_n_0 ),
        .I1(\w1_reg[0]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[0]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[0]_i_11_n_0 ),
        .O(\w1[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[0]_i_8 
       (.I0(g30_b0_n_0),
        .I1(addra[7]),
        .I2(g29_b0_n_0),
        .I3(addra[6]),
        .I4(g28_b0_n_0),
        .O(\w1[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \w1[10]_i_1 
       (.I0(\w1_reg[10]_i_2_n_0 ),
        .I1(addra[9]),
        .I2(\w1_reg[10]_i_3_n_0 ),
        .I3(addra[10]),
        .I4(\w1[10]_i_4_n_0 ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[10]_i_10 
       (.I0(g11_b7_n_0),
        .I1(g10_b7_n_0),
        .I2(addra[7]),
        .I3(g9_b7_n_0),
        .I4(addra[6]),
        .I5(g8_b7_n_0),
        .O(\w1[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[10]_i_12 
       (.I0(g3_b7_n_0),
        .I1(g2_b7_n_0),
        .I2(addra[7]),
        .I3(g1_b7_n_0),
        .I4(addra[6]),
        .I5(g0_b7_n_0),
        .O(\w1[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[10]_i_4 
       (.I0(\w1_reg[10]_i_9_n_0 ),
        .I1(\w1[10]_i_10_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[10]_i_11_n_0 ),
        .I4(addra[8]),
        .I5(\w1[10]_i_12_n_0 ),
        .O(\w1[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[10]_i_5 
       (.I0(g27_b7_n_0),
        .I1(g26_b7_n_0),
        .I2(addra[7]),
        .I3(g25_b7_n_0),
        .I4(addra[6]),
        .I5(g24_b7_n_0),
        .O(\w1[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[10]_i_6 
       (.I0(g30_b7_n_0),
        .I1(addra[7]),
        .I2(g29_b7_n_0),
        .I3(addra[6]),
        .I4(g28_b7_n_0),
        .O(\w1[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[10]_i_7 
       (.I0(g19_b7_n_0),
        .I1(g18_b7_n_0),
        .I2(addra[7]),
        .I3(g17_b7_n_0),
        .I4(addra[6]),
        .I5(g16_b7_n_0),
        .O(\w1[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[10]_i_8 
       (.I0(g23_b7_n_0),
        .I1(g22_b7_n_0),
        .I2(addra[7]),
        .I3(g21_b7_n_0),
        .I4(addra[6]),
        .I5(g20_b7_n_0),
        .O(\w1[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[1]_i_2 
       (.I0(\w1_reg[1]_i_4_n_0 ),
        .I1(\w1_reg[1]_i_5_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[1]_i_6_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[1]_i_7_n_0 ),
        .O(\w1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[1]_i_3 
       (.I0(\w1[1]_i_8_n_0 ),
        .I1(\w1_reg[1]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[1]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[1]_i_11_n_0 ),
        .O(\w1[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[1]_i_8 
       (.I0(g30_b1_n_0),
        .I1(addra[7]),
        .I2(g29_b1_n_0),
        .I3(addra[6]),
        .I4(g28_b1_n_0),
        .O(\w1[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[2]_i_2 
       (.I0(\w1_reg[2]_i_4_n_0 ),
        .I1(\w1_reg[2]_i_5_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[2]_i_6_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[2]_i_7_n_0 ),
        .O(\w1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[2]_i_3 
       (.I0(\w1[2]_i_8_n_0 ),
        .I1(\w1_reg[2]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[2]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[2]_i_11_n_0 ),
        .O(\w1[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[2]_i_8 
       (.I0(g30_b2_n_0),
        .I1(addra[7]),
        .I2(g29_b2_n_0),
        .I3(addra[6]),
        .I4(g28_b2_n_0),
        .O(\w1[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[3]_i_2 
       (.I0(\w1_reg[3]_i_4_n_0 ),
        .I1(\w1_reg[3]_i_5_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[3]_i_6_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[3]_i_7_n_0 ),
        .O(\w1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[3]_i_3 
       (.I0(\w1[3]_i_8_n_0 ),
        .I1(\w1_reg[3]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[3]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[3]_i_11_n_0 ),
        .O(\w1[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[3]_i_8 
       (.I0(g30_b3_n_0),
        .I1(addra[7]),
        .I2(g29_b3_n_0),
        .I3(addra[6]),
        .I4(g28_b3_n_0),
        .O(\w1[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[4]_i_2 
       (.I0(\w1_reg[4]_i_4_n_0 ),
        .I1(\w1_reg[4]_i_5_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[4]_i_6_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[4]_i_7_n_0 ),
        .O(\w1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[4]_i_3 
       (.I0(\w1[4]_i_8_n_0 ),
        .I1(\w1_reg[4]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[4]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[4]_i_11_n_0 ),
        .O(\w1[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[4]_i_8 
       (.I0(g30_b4_n_0),
        .I1(addra[7]),
        .I2(g29_b4_n_0),
        .I3(addra[6]),
        .I4(g28_b4_n_0),
        .O(\w1[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[5]_i_2 
       (.I0(\w1_reg[5]_i_4_n_0 ),
        .I1(\w1_reg[5]_i_5_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[5]_i_6_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[5]_i_7_n_0 ),
        .O(\w1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[5]_i_3 
       (.I0(\w1[5]_i_8_n_0 ),
        .I1(\w1_reg[5]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[5]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1_reg[5]_i_11_n_0 ),
        .O(\w1[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[5]_i_8 
       (.I0(g30_b5_n_0),
        .I1(addra[7]),
        .I2(g29_b5_n_0),
        .I3(addra[6]),
        .I4(g28_b5_n_0),
        .O(\w1[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \w1[6]_i_1 
       (.I0(\w1_reg[6]_i_2_n_0 ),
        .I1(addra[9]),
        .I2(\w1_reg[6]_i_3_n_0 ),
        .I3(addra[10]),
        .I4(\w1[6]_i_4_n_0 ),
        .O(\w1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[6]_i_11 
       (.I0(g3_b7_n_0),
        .I1(g2_b7_n_0),
        .I2(addra[7]),
        .I3(g1_b6_n_0),
        .I4(addra[6]),
        .I5(g0_b6_n_0),
        .O(\w1[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[6]_i_4 
       (.I0(\w1_reg[10]_i_9_n_0 ),
        .I1(\w1[6]_i_9_n_0 ),
        .I2(addra[9]),
        .I3(\w1_reg[6]_i_10_n_0 ),
        .I4(addra[8]),
        .I5(\w1[6]_i_11_n_0 ),
        .O(\w1[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[6]_i_5 
       (.I0(g27_b6_n_0),
        .I1(g26_b7_n_0),
        .I2(addra[7]),
        .I3(g25_b7_n_0),
        .I4(addra[6]),
        .I5(g24_b6_n_0),
        .O(\w1[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \w1[6]_i_6 
       (.I0(g30_b7_n_0),
        .I1(addra[7]),
        .I2(g29_b6_n_0),
        .I3(addra[6]),
        .I4(g28_b7_n_0),
        .O(\w1[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[6]_i_7 
       (.I0(g19_b6_n_0),
        .I1(g18_b6_n_0),
        .I2(addra[7]),
        .I3(g17_b7_n_0),
        .I4(addra[6]),
        .I5(g16_b6_n_0),
        .O(\w1[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[6]_i_8 
       (.I0(g23_b7_n_0),
        .I1(g22_b6_n_0),
        .I2(addra[7]),
        .I3(g21_b6_n_0),
        .I4(addra[6]),
        .I5(g20_b7_n_0),
        .O(\w1[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w1[6]_i_9 
       (.I0(g11_b7_n_0),
        .I1(g10_b6_n_0),
        .I2(addra[7]),
        .I3(g9_b6_n_0),
        .I4(addra[6]),
        .I5(g8_b6_n_0),
        .O(\w1[6]_i_9_n_0 ));
  FDRE \w1_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1_reg[0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  MUXF7 \w1_reg[0]_i_1 
       (.I0(\w1[0]_i_2_n_0 ),
        .I1(\w1[0]_i_3_n_0 ),
        .O(\w1_reg[0]_i_1_n_0 ),
        .S(addra[10]));
  MUXF8 \w1_reg[0]_i_10 
       (.I0(\w1_reg[0]_i_22_n_0 ),
        .I1(\w1_reg[0]_i_23_n_0 ),
        .O(\w1_reg[0]_i_10_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[0]_i_11 
       (.I0(\w1_reg[0]_i_24_n_0 ),
        .I1(\w1_reg[0]_i_25_n_0 ),
        .O(\w1_reg[0]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[0]_i_12 
       (.I0(g12_b0_n_0),
        .I1(g13_b0_n_0),
        .O(\w1_reg[0]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_13 
       (.I0(g14_b0_n_0),
        .I1(g15_b0_n_0),
        .O(\w1_reg[0]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_14 
       (.I0(g8_b0_n_0),
        .I1(g9_b0_n_0),
        .O(\w1_reg[0]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_15 
       (.I0(g10_b0_n_0),
        .I1(g11_b0_n_0),
        .O(\w1_reg[0]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_16 
       (.I0(g4_b0_n_0),
        .I1(g5_b0_n_0),
        .O(\w1_reg[0]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_17 
       (.I0(g6_b0_n_0),
        .I1(g7_b0_n_0),
        .O(\w1_reg[0]_i_17_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_18 
       (.I0(g0_b0_n_0),
        .I1(g1_b0_n_0),
        .O(\w1_reg[0]_i_18_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_19 
       (.I0(g2_b0_n_0),
        .I1(g3_b0_n_0),
        .O(\w1_reg[0]_i_19_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_20 
       (.I0(g24_b0_n_0),
        .I1(g25_b0_n_0),
        .O(\w1_reg[0]_i_20_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_21 
       (.I0(g26_b0_n_0),
        .I1(g27_b0_n_0),
        .O(\w1_reg[0]_i_21_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_22 
       (.I0(g20_b0_n_0),
        .I1(g21_b0_n_0),
        .O(\w1_reg[0]_i_22_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_23 
       (.I0(g22_b0_n_0),
        .I1(g23_b0_n_0),
        .O(\w1_reg[0]_i_23_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_24 
       (.I0(g16_b0_n_0),
        .I1(g17_b0_n_0),
        .O(\w1_reg[0]_i_24_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[0]_i_25 
       (.I0(g18_b0_n_0),
        .I1(g19_b0_n_0),
        .O(\w1_reg[0]_i_25_n_0 ),
        .S(addra[6]));
  MUXF8 \w1_reg[0]_i_4 
       (.I0(\w1_reg[0]_i_12_n_0 ),
        .I1(\w1_reg[0]_i_13_n_0 ),
        .O(\w1_reg[0]_i_4_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[0]_i_5 
       (.I0(\w1_reg[0]_i_14_n_0 ),
        .I1(\w1_reg[0]_i_15_n_0 ),
        .O(\w1_reg[0]_i_5_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[0]_i_6 
       (.I0(\w1_reg[0]_i_16_n_0 ),
        .I1(\w1_reg[0]_i_17_n_0 ),
        .O(\w1_reg[0]_i_6_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[0]_i_7 
       (.I0(\w1_reg[0]_i_18_n_0 ),
        .I1(\w1_reg[0]_i_19_n_0 ),
        .O(\w1_reg[0]_i_7_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[0]_i_9 
       (.I0(\w1_reg[0]_i_20_n_0 ),
        .I1(\w1_reg[0]_i_21_n_0 ),
        .O(\w1_reg[0]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(\outp_reg[10] ),
        .R(1'b0));
  MUXF8 \w1_reg[10]_i_11 
       (.I0(\w1_reg[10]_i_15_n_0 ),
        .I1(\w1_reg[10]_i_16_n_0 ),
        .O(\w1_reg[10]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[10]_i_13 
       (.I0(g12_b7_n_0),
        .I1(g13_b7_n_0),
        .O(\w1_reg[10]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[10]_i_14 
       (.I0(g14_b7_n_0),
        .I1(g15_b7_n_0),
        .O(\w1_reg[10]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[10]_i_15 
       (.I0(g4_b7_n_0),
        .I1(g5_b7_n_0),
        .O(\w1_reg[10]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[10]_i_16 
       (.I0(g6_b7_n_0),
        .I1(g7_b7_n_0),
        .O(\w1_reg[10]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[10]_i_2 
       (.I0(\w1[10]_i_5_n_0 ),
        .I1(\w1[10]_i_6_n_0 ),
        .O(\w1_reg[10]_i_2_n_0 ),
        .S(addra[8]));
  MUXF7 \w1_reg[10]_i_3 
       (.I0(\w1[10]_i_7_n_0 ),
        .I1(\w1[10]_i_8_n_0 ),
        .O(\w1_reg[10]_i_3_n_0 ),
        .S(addra[8]));
  MUXF8 \w1_reg[10]_i_9 
       (.I0(\w1_reg[10]_i_13_n_0 ),
        .I1(\w1_reg[10]_i_14_n_0 ),
        .O(\w1_reg[10]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1_reg[1]_i_1_n_0 ),
        .Q(w1[1]),
        .R(1'b0));
  MUXF7 \w1_reg[1]_i_1 
       (.I0(\w1[1]_i_2_n_0 ),
        .I1(\w1[1]_i_3_n_0 ),
        .O(\w1_reg[1]_i_1_n_0 ),
        .S(addra[10]));
  MUXF8 \w1_reg[1]_i_10 
       (.I0(\w1_reg[1]_i_22_n_0 ),
        .I1(\w1_reg[1]_i_23_n_0 ),
        .O(\w1_reg[1]_i_10_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[1]_i_11 
       (.I0(\w1_reg[1]_i_24_n_0 ),
        .I1(\w1_reg[1]_i_25_n_0 ),
        .O(\w1_reg[1]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[1]_i_12 
       (.I0(g12_b1_n_0),
        .I1(g13_b1_n_0),
        .O(\w1_reg[1]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_13 
       (.I0(g14_b1_n_0),
        .I1(g15_b1_n_0),
        .O(\w1_reg[1]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_14 
       (.I0(g8_b1_n_0),
        .I1(g9_b1_n_0),
        .O(\w1_reg[1]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_15 
       (.I0(g10_b1_n_0),
        .I1(g11_b1_n_0),
        .O(\w1_reg[1]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_16 
       (.I0(g4_b1_n_0),
        .I1(g5_b1_n_0),
        .O(\w1_reg[1]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_17 
       (.I0(g6_b1_n_0),
        .I1(g7_b1_n_0),
        .O(\w1_reg[1]_i_17_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_18 
       (.I0(g0_b1_n_0),
        .I1(g1_b1_n_0),
        .O(\w1_reg[1]_i_18_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_19 
       (.I0(g2_b1_n_0),
        .I1(g3_b1_n_0),
        .O(\w1_reg[1]_i_19_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_20 
       (.I0(g24_b1_n_0),
        .I1(g25_b1_n_0),
        .O(\w1_reg[1]_i_20_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_21 
       (.I0(g26_b1_n_0),
        .I1(g27_b1_n_0),
        .O(\w1_reg[1]_i_21_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_22 
       (.I0(g20_b1_n_0),
        .I1(g21_b1_n_0),
        .O(\w1_reg[1]_i_22_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_23 
       (.I0(g22_b1_n_0),
        .I1(g23_b1_n_0),
        .O(\w1_reg[1]_i_23_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_24 
       (.I0(g16_b1_n_0),
        .I1(g17_b1_n_0),
        .O(\w1_reg[1]_i_24_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[1]_i_25 
       (.I0(g18_b1_n_0),
        .I1(g19_b1_n_0),
        .O(\w1_reg[1]_i_25_n_0 ),
        .S(addra[6]));
  MUXF8 \w1_reg[1]_i_4 
       (.I0(\w1_reg[1]_i_12_n_0 ),
        .I1(\w1_reg[1]_i_13_n_0 ),
        .O(\w1_reg[1]_i_4_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[1]_i_5 
       (.I0(\w1_reg[1]_i_14_n_0 ),
        .I1(\w1_reg[1]_i_15_n_0 ),
        .O(\w1_reg[1]_i_5_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[1]_i_6 
       (.I0(\w1_reg[1]_i_16_n_0 ),
        .I1(\w1_reg[1]_i_17_n_0 ),
        .O(\w1_reg[1]_i_6_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[1]_i_7 
       (.I0(\w1_reg[1]_i_18_n_0 ),
        .I1(\w1_reg[1]_i_19_n_0 ),
        .O(\w1_reg[1]_i_7_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[1]_i_9 
       (.I0(\w1_reg[1]_i_20_n_0 ),
        .I1(\w1_reg[1]_i_21_n_0 ),
        .O(\w1_reg[1]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1_reg[2]_i_1_n_0 ),
        .Q(w1[2]),
        .R(1'b0));
  MUXF7 \w1_reg[2]_i_1 
       (.I0(\w1[2]_i_2_n_0 ),
        .I1(\w1[2]_i_3_n_0 ),
        .O(\w1_reg[2]_i_1_n_0 ),
        .S(addra[10]));
  MUXF8 \w1_reg[2]_i_10 
       (.I0(\w1_reg[2]_i_22_n_0 ),
        .I1(\w1_reg[2]_i_23_n_0 ),
        .O(\w1_reg[2]_i_10_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[2]_i_11 
       (.I0(\w1_reg[2]_i_24_n_0 ),
        .I1(\w1_reg[2]_i_25_n_0 ),
        .O(\w1_reg[2]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[2]_i_12 
       (.I0(g12_b2_n_0),
        .I1(g13_b2_n_0),
        .O(\w1_reg[2]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_13 
       (.I0(g14_b2_n_0),
        .I1(g15_b2_n_0),
        .O(\w1_reg[2]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_14 
       (.I0(g8_b2_n_0),
        .I1(g9_b2_n_0),
        .O(\w1_reg[2]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_15 
       (.I0(g10_b2_n_0),
        .I1(g11_b2_n_0),
        .O(\w1_reg[2]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_16 
       (.I0(g4_b2_n_0),
        .I1(g5_b2_n_0),
        .O(\w1_reg[2]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_17 
       (.I0(g6_b2_n_0),
        .I1(g7_b2_n_0),
        .O(\w1_reg[2]_i_17_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_18 
       (.I0(g0_b2_n_0),
        .I1(g1_b2_n_0),
        .O(\w1_reg[2]_i_18_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_19 
       (.I0(g2_b2_n_0),
        .I1(g3_b2_n_0),
        .O(\w1_reg[2]_i_19_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_20 
       (.I0(g24_b2_n_0),
        .I1(g25_b2_n_0),
        .O(\w1_reg[2]_i_20_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_21 
       (.I0(g26_b2_n_0),
        .I1(g27_b2_n_0),
        .O(\w1_reg[2]_i_21_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_22 
       (.I0(g20_b2_n_0),
        .I1(g21_b2_n_0),
        .O(\w1_reg[2]_i_22_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_23 
       (.I0(g22_b2_n_0),
        .I1(g23_b2_n_0),
        .O(\w1_reg[2]_i_23_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_24 
       (.I0(g16_b2_n_0),
        .I1(g17_b2_n_0),
        .O(\w1_reg[2]_i_24_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[2]_i_25 
       (.I0(g18_b2_n_0),
        .I1(g19_b2_n_0),
        .O(\w1_reg[2]_i_25_n_0 ),
        .S(addra[6]));
  MUXF8 \w1_reg[2]_i_4 
       (.I0(\w1_reg[2]_i_12_n_0 ),
        .I1(\w1_reg[2]_i_13_n_0 ),
        .O(\w1_reg[2]_i_4_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[2]_i_5 
       (.I0(\w1_reg[2]_i_14_n_0 ),
        .I1(\w1_reg[2]_i_15_n_0 ),
        .O(\w1_reg[2]_i_5_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[2]_i_6 
       (.I0(\w1_reg[2]_i_16_n_0 ),
        .I1(\w1_reg[2]_i_17_n_0 ),
        .O(\w1_reg[2]_i_6_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[2]_i_7 
       (.I0(\w1_reg[2]_i_18_n_0 ),
        .I1(\w1_reg[2]_i_19_n_0 ),
        .O(\w1_reg[2]_i_7_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[2]_i_9 
       (.I0(\w1_reg[2]_i_20_n_0 ),
        .I1(\w1_reg[2]_i_21_n_0 ),
        .O(\w1_reg[2]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1_reg[3]_i_1_n_0 ),
        .Q(w1[3]),
        .R(1'b0));
  MUXF7 \w1_reg[3]_i_1 
       (.I0(\w1[3]_i_2_n_0 ),
        .I1(\w1[3]_i_3_n_0 ),
        .O(\w1_reg[3]_i_1_n_0 ),
        .S(addra[10]));
  MUXF8 \w1_reg[3]_i_10 
       (.I0(\w1_reg[3]_i_22_n_0 ),
        .I1(\w1_reg[3]_i_23_n_0 ),
        .O(\w1_reg[3]_i_10_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[3]_i_11 
       (.I0(\w1_reg[3]_i_24_n_0 ),
        .I1(\w1_reg[3]_i_25_n_0 ),
        .O(\w1_reg[3]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[3]_i_12 
       (.I0(g12_b3_n_0),
        .I1(g13_b3_n_0),
        .O(\w1_reg[3]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_13 
       (.I0(g14_b3_n_0),
        .I1(g15_b3_n_0),
        .O(\w1_reg[3]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_14 
       (.I0(g8_b3_n_0),
        .I1(g9_b3_n_0),
        .O(\w1_reg[3]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_15 
       (.I0(g10_b3_n_0),
        .I1(g11_b3_n_0),
        .O(\w1_reg[3]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_16 
       (.I0(g4_b3_n_0),
        .I1(g5_b3_n_0),
        .O(\w1_reg[3]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_17 
       (.I0(g6_b3_n_0),
        .I1(g7_b3_n_0),
        .O(\w1_reg[3]_i_17_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_18 
       (.I0(g0_b3_n_0),
        .I1(g1_b3_n_0),
        .O(\w1_reg[3]_i_18_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_19 
       (.I0(g2_b3_n_0),
        .I1(g3_b3_n_0),
        .O(\w1_reg[3]_i_19_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_20 
       (.I0(g24_b3_n_0),
        .I1(g25_b3_n_0),
        .O(\w1_reg[3]_i_20_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_21 
       (.I0(g26_b3_n_0),
        .I1(g27_b3_n_0),
        .O(\w1_reg[3]_i_21_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_22 
       (.I0(g20_b3_n_0),
        .I1(g21_b3_n_0),
        .O(\w1_reg[3]_i_22_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_23 
       (.I0(g22_b3_n_0),
        .I1(g23_b3_n_0),
        .O(\w1_reg[3]_i_23_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_24 
       (.I0(g16_b3_n_0),
        .I1(g17_b3_n_0),
        .O(\w1_reg[3]_i_24_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[3]_i_25 
       (.I0(g18_b3_n_0),
        .I1(g19_b3_n_0),
        .O(\w1_reg[3]_i_25_n_0 ),
        .S(addra[6]));
  MUXF8 \w1_reg[3]_i_4 
       (.I0(\w1_reg[3]_i_12_n_0 ),
        .I1(\w1_reg[3]_i_13_n_0 ),
        .O(\w1_reg[3]_i_4_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[3]_i_5 
       (.I0(\w1_reg[3]_i_14_n_0 ),
        .I1(\w1_reg[3]_i_15_n_0 ),
        .O(\w1_reg[3]_i_5_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[3]_i_6 
       (.I0(\w1_reg[3]_i_16_n_0 ),
        .I1(\w1_reg[3]_i_17_n_0 ),
        .O(\w1_reg[3]_i_6_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[3]_i_7 
       (.I0(\w1_reg[3]_i_18_n_0 ),
        .I1(\w1_reg[3]_i_19_n_0 ),
        .O(\w1_reg[3]_i_7_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[3]_i_9 
       (.I0(\w1_reg[3]_i_20_n_0 ),
        .I1(\w1_reg[3]_i_21_n_0 ),
        .O(\w1_reg[3]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1_reg[4]_i_1_n_0 ),
        .Q(w1[4]),
        .R(1'b0));
  MUXF7 \w1_reg[4]_i_1 
       (.I0(\w1[4]_i_2_n_0 ),
        .I1(\w1[4]_i_3_n_0 ),
        .O(\w1_reg[4]_i_1_n_0 ),
        .S(addra[10]));
  MUXF8 \w1_reg[4]_i_10 
       (.I0(\w1_reg[4]_i_22_n_0 ),
        .I1(\w1_reg[4]_i_23_n_0 ),
        .O(\w1_reg[4]_i_10_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[4]_i_11 
       (.I0(\w1_reg[4]_i_24_n_0 ),
        .I1(\w1_reg[4]_i_25_n_0 ),
        .O(\w1_reg[4]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[4]_i_12 
       (.I0(g12_b4_n_0),
        .I1(g13_b4_n_0),
        .O(\w1_reg[4]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_13 
       (.I0(g14_b4_n_0),
        .I1(g15_b4_n_0),
        .O(\w1_reg[4]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_14 
       (.I0(g8_b4_n_0),
        .I1(g9_b4_n_0),
        .O(\w1_reg[4]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_15 
       (.I0(g10_b4_n_0),
        .I1(g11_b4_n_0),
        .O(\w1_reg[4]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_16 
       (.I0(g4_b4_n_0),
        .I1(g5_b4_n_0),
        .O(\w1_reg[4]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_17 
       (.I0(g6_b4_n_0),
        .I1(g7_b4_n_0),
        .O(\w1_reg[4]_i_17_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_18 
       (.I0(g0_b4_n_0),
        .I1(g1_b4_n_0),
        .O(\w1_reg[4]_i_18_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_19 
       (.I0(g2_b4_n_0),
        .I1(g3_b4_n_0),
        .O(\w1_reg[4]_i_19_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_20 
       (.I0(g24_b4_n_0),
        .I1(g25_b4_n_0),
        .O(\w1_reg[4]_i_20_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_21 
       (.I0(g26_b4_n_0),
        .I1(g27_b4_n_0),
        .O(\w1_reg[4]_i_21_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_22 
       (.I0(g20_b4_n_0),
        .I1(g21_b4_n_0),
        .O(\w1_reg[4]_i_22_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_23 
       (.I0(g22_b4_n_0),
        .I1(g23_b4_n_0),
        .O(\w1_reg[4]_i_23_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_24 
       (.I0(g16_b4_n_0),
        .I1(g17_b4_n_0),
        .O(\w1_reg[4]_i_24_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[4]_i_25 
       (.I0(g18_b4_n_0),
        .I1(g19_b4_n_0),
        .O(\w1_reg[4]_i_25_n_0 ),
        .S(addra[6]));
  MUXF8 \w1_reg[4]_i_4 
       (.I0(\w1_reg[4]_i_12_n_0 ),
        .I1(\w1_reg[4]_i_13_n_0 ),
        .O(\w1_reg[4]_i_4_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[4]_i_5 
       (.I0(\w1_reg[4]_i_14_n_0 ),
        .I1(\w1_reg[4]_i_15_n_0 ),
        .O(\w1_reg[4]_i_5_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[4]_i_6 
       (.I0(\w1_reg[4]_i_16_n_0 ),
        .I1(\w1_reg[4]_i_17_n_0 ),
        .O(\w1_reg[4]_i_6_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[4]_i_7 
       (.I0(\w1_reg[4]_i_18_n_0 ),
        .I1(\w1_reg[4]_i_19_n_0 ),
        .O(\w1_reg[4]_i_7_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[4]_i_9 
       (.I0(\w1_reg[4]_i_20_n_0 ),
        .I1(\w1_reg[4]_i_21_n_0 ),
        .O(\w1_reg[4]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1_reg[5]_i_1_n_0 ),
        .Q(w1[5]),
        .R(1'b0));
  MUXF7 \w1_reg[5]_i_1 
       (.I0(\w1[5]_i_2_n_0 ),
        .I1(\w1[5]_i_3_n_0 ),
        .O(\w1_reg[5]_i_1_n_0 ),
        .S(addra[10]));
  MUXF8 \w1_reg[5]_i_10 
       (.I0(\w1_reg[5]_i_22_n_0 ),
        .I1(\w1_reg[5]_i_23_n_0 ),
        .O(\w1_reg[5]_i_10_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[5]_i_11 
       (.I0(\w1_reg[5]_i_24_n_0 ),
        .I1(\w1_reg[5]_i_25_n_0 ),
        .O(\w1_reg[5]_i_11_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[5]_i_12 
       (.I0(g12_b5_n_0),
        .I1(g13_b5_n_0),
        .O(\w1_reg[5]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_13 
       (.I0(g14_b5_n_0),
        .I1(g15_b5_n_0),
        .O(\w1_reg[5]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_14 
       (.I0(g8_b5_n_0),
        .I1(g9_b5_n_0),
        .O(\w1_reg[5]_i_14_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_15 
       (.I0(g10_b5_n_0),
        .I1(g11_b5_n_0),
        .O(\w1_reg[5]_i_15_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_16 
       (.I0(g4_b5_n_0),
        .I1(g5_b5_n_0),
        .O(\w1_reg[5]_i_16_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_17 
       (.I0(g6_b5_n_0),
        .I1(g7_b5_n_0),
        .O(\w1_reg[5]_i_17_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_18 
       (.I0(g0_b5_n_0),
        .I1(g1_b5_n_0),
        .O(\w1_reg[5]_i_18_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_19 
       (.I0(g2_b5_n_0),
        .I1(g3_b5_n_0),
        .O(\w1_reg[5]_i_19_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_20 
       (.I0(g24_b5_n_0),
        .I1(g25_b5_n_0),
        .O(\w1_reg[5]_i_20_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_21 
       (.I0(g26_b5_n_0),
        .I1(g27_b5_n_0),
        .O(\w1_reg[5]_i_21_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_22 
       (.I0(g20_b5_n_0),
        .I1(g21_b5_n_0),
        .O(\w1_reg[5]_i_22_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_23 
       (.I0(g22_b5_n_0),
        .I1(g23_b5_n_0),
        .O(\w1_reg[5]_i_23_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_24 
       (.I0(g16_b5_n_0),
        .I1(g17_b5_n_0),
        .O(\w1_reg[5]_i_24_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[5]_i_25 
       (.I0(g18_b5_n_0),
        .I1(g19_b5_n_0),
        .O(\w1_reg[5]_i_25_n_0 ),
        .S(addra[6]));
  MUXF8 \w1_reg[5]_i_4 
       (.I0(\w1_reg[5]_i_12_n_0 ),
        .I1(\w1_reg[5]_i_13_n_0 ),
        .O(\w1_reg[5]_i_4_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[5]_i_5 
       (.I0(\w1_reg[5]_i_14_n_0 ),
        .I1(\w1_reg[5]_i_15_n_0 ),
        .O(\w1_reg[5]_i_5_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[5]_i_6 
       (.I0(\w1_reg[5]_i_16_n_0 ),
        .I1(\w1_reg[5]_i_17_n_0 ),
        .O(\w1_reg[5]_i_6_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[5]_i_7 
       (.I0(\w1_reg[5]_i_18_n_0 ),
        .I1(\w1_reg[5]_i_19_n_0 ),
        .O(\w1_reg[5]_i_7_n_0 ),
        .S(addra[7]));
  MUXF8 \w1_reg[5]_i_9 
       (.I0(\w1_reg[5]_i_20_n_0 ),
        .I1(\w1_reg[5]_i_21_n_0 ),
        .O(\w1_reg[5]_i_9_n_0 ),
        .S(addra[7]));
  FDRE \w1_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\w1[6]_i_1_n_0 ),
        .Q(w1[6]),
        .R(1'b0));
  MUXF8 \w1_reg[6]_i_10 
       (.I0(\w1_reg[6]_i_12_n_0 ),
        .I1(\w1_reg[6]_i_13_n_0 ),
        .O(\w1_reg[6]_i_10_n_0 ),
        .S(addra[7]));
  MUXF7 \w1_reg[6]_i_12 
       (.I0(g4_b6_n_0),
        .I1(g5_b6_n_0),
        .O(\w1_reg[6]_i_12_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[6]_i_13 
       (.I0(g6_b6_n_0),
        .I1(g7_b6_n_0),
        .O(\w1_reg[6]_i_13_n_0 ),
        .S(addra[6]));
  MUXF7 \w1_reg[6]_i_2 
       (.I0(\w1[6]_i_5_n_0 ),
        .I1(\w1[6]_i_6_n_0 ),
        .O(\w1_reg[6]_i_2_n_0 ),
        .S(addra[8]));
  MUXF7 \w1_reg[6]_i_3 
       (.I0(\w1[6]_i_7_n_0 ),
        .I1(\w1[6]_i_8_n_0 ),
        .O(\w1_reg[6]_i_3_n_0 ),
        .S(addra[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \w2[10]_i_13 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__4_n_0 ),
        .I4(addra_reg__0[4]),
        .I5(addra_reg__0__0[7]),
        .O(\w2[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \w2[10]_i_16 
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[2]_rep__4_n_0 ),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .O(\w2[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \w2[10]_i_20 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .I3(\addra_reg[2]_rep__4_n_0 ),
        .I4(addra_reg__0[4]),
        .I5(addra_reg__0__0[7]),
        .O(\w2[10]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \w2[10]_i_22 
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[2]_rep__4_n_0 ),
        .I2(\addra_reg[3]_rep__4_n_0 ),
        .I3(addra_reg__0__0[5]),
        .I4(addra_reg__0__0[6]),
        .O(\w2[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \w2[10]_i_4 
       (.I0(addra_reg__0__0[8]),
        .I1(\w2[10]_i_13_n_0 ),
        .I2(addra_reg__0__0[9]),
        .I3(addra_reg__0__0[10]),
        .O(sel[10]));
  LUT6 #(
    .INIT(64'h0015FFFFFFEA0000)) 
    \w2[10]_i_6 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(\w2[10]_i_16_n_0 ),
        .I3(addra_reg__0__0[7]),
        .I4(addra_reg__0__0[8]),
        .I5(addra_reg__0__0[9]),
        .O(sel[9]));
  LUT5 #(
    .INIT(32'h0015FFEA)) 
    \w2[10]_i_8 
       (.I0(addra_reg__0__0[7]),
        .I1(\w2[10]_i_16_n_0 ),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[6]),
        .I4(addra_reg__0__0[8]),
        .O(sel[8]));
  FDRE \w2_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2_reg[0]_i_1_n_0 ),
        .Q(pout2[0]),
        .R(1'b0));
  FDRE \w2_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_0 ),
        .R(1'b0));
  FDRE \w2_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2_reg[1]_i_1_n_0 ),
        .Q(w2[1]),
        .R(1'b0));
  FDRE \w2_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2_reg[2]_i_1_n_0 ),
        .Q(w2[2]),
        .R(1'b0));
  FDRE \w2_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2_reg[3]_i_1_n_0 ),
        .Q(w2[3]),
        .R(1'b0));
  FDRE \w2_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2_reg[4]_i_1_n_0 ),
        .Q(w2[4]),
        .R(1'b0));
  FDRE \w2_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2_reg[5]_i_1_n_0 ),
        .Q(w2[5]),
        .R(1'b0));
  FDRE \w2_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__0/w2[6]_i_1_n_0 ),
        .Q(w2[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \w3[10]_i_13 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[6]),
        .I2(addra_reg__0[4]),
        .I3(\addra_reg[3]_rep__2_n_0 ),
        .I4(addra_reg__0__0[5]),
        .I5(addra_reg__0__0[8]),
        .O(\w3[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \w3[10]_i_19 
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[3]_rep__2_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[6]),
        .I4(addra_reg__0__0[7]),
        .O(\w3[10]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \w3[10]_i_21 
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__2_n_0 ),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[6]),
        .O(\w3[10]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \w3[10]_i_4 
       (.I0(\w3[10]_i_13_n_0 ),
        .I1(addra_reg__0__0[9]),
        .I2(addra_reg__0__0[10]),
        .O(\w3[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w3[10]_i_6 
       (.I0(\w3[10]_i_13_n_0 ),
        .I1(addra_reg__0__0[9]),
        .O(\w3[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \w3[10]_i_8 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[6]),
        .I2(addra_reg__0[4]),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .I4(addra_reg__0__0[5]),
        .I5(addra_reg__0__0[8]),
        .O(\w3[10]_i_8_n_0 ));
  FDRE \w3_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3_reg[0]_i_1_n_0 ),
        .Q(pout2_0[0]),
        .R(1'b0));
  FDRE \w3_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_1 ),
        .R(1'b0));
  FDRE \w3_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3_reg[1]_i_1_n_0 ),
        .Q(w3[1]),
        .R(1'b0));
  FDRE \w3_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3_reg[2]_i_1_n_0 ),
        .Q(w3[2]),
        .R(1'b0));
  FDRE \w3_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3_reg[3]_i_1_n_0 ),
        .Q(w3[3]),
        .R(1'b0));
  FDRE \w3_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3_reg[4]_i_1_n_0 ),
        .Q(w3[4]),
        .R(1'b0));
  FDRE \w3_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3_reg[5]_i_1_n_0 ),
        .Q(w3[5]),
        .R(1'b0));
  FDRE \w3_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__1/w3[6]_i_1_n_0 ),
        .Q(w3[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A88888888888)) 
    \w4[10]_i_13 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[6]),
        .I2(addra_reg__0__0[5]),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(addra_reg__0[4]),
        .O(\w4[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h11155555EEEAAAAA)) 
    \w4[10]_i_17 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(\addra_reg[2]_rep__2_n_0 ),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .I4(addra_reg__0[4]),
        .I5(addra_reg__0__0[7]),
        .O(\w4[10]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \w4[10]_i_21 
       (.I0(\addra_reg[2]_rep__0_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .O(\w4[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \w4[10]_i_22 
       (.I0(addra_reg__0[4]),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(\addra_reg[2]_rep__2_n_0 ),
        .I3(addra_reg__0__0[5]),
        .I4(addra_reg__0__0[6]),
        .O(\w4[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h15EA)) 
    \w4[10]_i_4 
       (.I0(addra_reg__0__0[9]),
        .I1(addra_reg__0__0[8]),
        .I2(\w4[10]_i_13_n_0 ),
        .I3(addra_reg__0__0[10]),
        .O(\w4[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \w4[10]_i_6 
       (.I0(\w4[10]_i_13_n_0 ),
        .I1(addra_reg__0__0[8]),
        .I2(addra_reg__0__0[9]),
        .O(\w4[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h007FFFFFFF800000)) 
    \w4[10]_i_8 
       (.I0(addra_reg__0[4]),
        .I1(\w4[10]_i_21_n_0 ),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[6]),
        .I4(addra_reg__0__0[7]),
        .I5(addra_reg__0__0[8]),
        .O(\w4[10]_i_8_n_0 ));
  FDRE \w4_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4_reg[0]_i_1_n_0 ),
        .Q(pout2_1[0]),
        .R(1'b0));
  FDRE \w4_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_2 ),
        .R(1'b0));
  FDRE \w4_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4_reg[1]_i_1_n_0 ),
        .Q(w4[1]),
        .R(1'b0));
  FDRE \w4_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4_reg[2]_i_1_n_0 ),
        .Q(w4[2]),
        .R(1'b0));
  FDRE \w4_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4_reg[3]_i_1_n_0 ),
        .Q(w4[3]),
        .R(1'b0));
  FDRE \w4_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4_reg[4]_i_1_n_0 ),
        .Q(w4[4]),
        .R(1'b0));
  FDRE \w4_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4_reg[5]_i_1_n_0 ),
        .Q(w4[5]),
        .R(1'b0));
  FDRE \w4_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__2/w4[6]_i_1_n_0 ),
        .Q(w4[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \w5[10]_i_10 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0[4]),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[7]),
        .I4(addra_reg__0__0[8]),
        .O(\w5[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \w5[10]_i_16 
       (.I0(addra_reg__0__0[5]),
        .I1(\addra_reg[4]_rep_n_0 ),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[7]),
        .O(\w5[10]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \w5[10]_i_17 
       (.I0(\addra_reg[4]_rep_n_0 ),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .O(\w5[10]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \w5[10]_i_2 
       (.I0(addra_reg__0__0[9]),
        .I1(\w5[10]_i_5_n_0 ),
        .I2(addra_reg__0__0[10]),
        .O(\w5[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \w5[10]_i_5 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0[4]),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[7]),
        .I4(addra_reg__0__0[8]),
        .O(\w5[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \w5[10]_i_8 
       (.I0(addra_reg__0__0[8]),
        .I1(addra_reg__0__0[7]),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0[4]),
        .I4(addra_reg__0__0[6]),
        .I5(addra_reg__0__0[9]),
        .O(\w5[10]_i_8_n_0 ));
  FDRE \w5_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[0]_i_1_n_0 ),
        .Q(pout2_2[0]),
        .R(1'b0));
  FDRE \w5_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_3 ),
        .R(1'b0));
  FDRE \w5_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[1]_i_1_n_0 ),
        .Q(w5[1]),
        .R(1'b0));
  FDRE \w5_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[2]_i_1_n_0 ),
        .Q(w5[2]),
        .R(1'b0));
  FDRE \w5_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[3]_i_1_n_0 ),
        .Q(w5[3]),
        .R(1'b0));
  FDRE \w5_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[4]_i_1_n_0 ),
        .Q(w5[4]),
        .R(1'b0));
  FDRE \w5_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[5]_i_1_n_0 ),
        .Q(w5[5]),
        .R(1'b0));
  FDRE \w5_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__3/w5_reg[6]_i_1_n_0 ),
        .Q(w5[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
    \w6[10]_i_13 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0[4]),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .I4(\addra_reg[2]_rep__4_n_0 ),
        .I5(addra_reg__0__0[7]),
        .O(\w6[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h11151515EEEAEAEA)) 
    \w6[10]_i_17 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0[4]),
        .I3(\addra_reg[3]_rep__4_n_0 ),
        .I4(\addra_reg[2]_rep__4_n_0 ),
        .I5(addra_reg__0__0[7]),
        .O(\w6[10]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w6[10]_i_21 
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__4_n_0 ),
        .O(\w6[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \w6[10]_i_22 
       (.I0(\addra_reg[2]_rep__4_n_0 ),
        .I1(\addra_reg[3]_rep__4_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .I4(addra_reg__0__0[6]),
        .O(\w6[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \w6[10]_i_4 
       (.I0(addra_reg__0__0[9]),
        .I1(\w6[10]_i_13_n_0 ),
        .I2(addra_reg__0__0[8]),
        .I3(addra_reg__0__0[10]),
        .O(\w6[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \w6[10]_i_6 
       (.I0(addra_reg__0__0[8]),
        .I1(\w6[10]_i_13_n_0 ),
        .I2(addra_reg__0__0[9]),
        .O(\w6[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000155FFFFFEAA)) 
    \w6[10]_i_8 
       (.I0(addra_reg__0__0[7]),
        .I1(\w6[10]_i_21_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .I4(addra_reg__0__0[6]),
        .I5(addra_reg__0__0[8]),
        .O(\w6[10]_i_8_n_0 ));
  FDRE \w6_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6_reg[0]_i_1_n_0 ),
        .Q(pout2_3[0]),
        .R(1'b0));
  FDRE \w6_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_4 ),
        .R(1'b0));
  FDRE \w6_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6_reg[1]_i_1_n_0 ),
        .Q(w6[1]),
        .R(1'b0));
  FDRE \w6_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6_reg[2]_i_1_n_0 ),
        .Q(w6[2]),
        .R(1'b0));
  FDRE \w6_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6_reg[3]_i_1_n_0 ),
        .Q(w6[3]),
        .R(1'b0));
  FDRE \w6_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6_reg[4]_i_1_n_0 ),
        .Q(w6[4]),
        .R(1'b0));
  FDRE \w6_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6_reg[5]_i_1_n_0 ),
        .Q(w6[5]),
        .R(1'b0));
  FDRE \w6_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__4/w6[6]_i_1_n_0 ),
        .Q(w6[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \w7[10]_i_14 
       (.I0(addra_reg__0__0[5]),
        .I1(addra_reg__0[4]),
        .I2(\addra_reg[3]_rep__0_n_0 ),
        .I3(addra_reg__0__0[6]),
        .I4(addra_reg__0__0[7]),
        .O(\w7[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A88888888888)) 
    \w7[10]_i_16 
       (.I0(addra_reg__0__0[8]),
        .I1(addra_reg__0__0[7]),
        .I2(addra_reg__0__0[6]),
        .I3(\addra_reg[3]_rep__0_n_0 ),
        .I4(addra_reg__0[4]),
        .I5(addra_reg__0__0[5]),
        .O(\w7[10]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \w7[10]_i_23 
       (.I0(\addra_reg[3]_rep__0_n_0 ),
        .I1(addra_reg__0[4]),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[6]),
        .O(\w7[10]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \w7[10]_i_4 
       (.I0(\w7[10]_i_16_n_0 ),
        .I1(addra_reg__0__0[9]),
        .I2(addra_reg__0__0[10]),
        .O(\w7[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \w7[10]_i_6 
       (.I0(\w7[10]_i_16_n_0 ),
        .I1(addra_reg__0__0[9]),
        .O(\w7[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h11155555EEEAAAAA)) 
    \w7[10]_i_9 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[6]),
        .I2(\addra_reg[3]_rep__1_n_0 ),
        .I3(addra_reg__0[4]),
        .I4(addra_reg__0__0[5]),
        .I5(addra_reg__0__0[8]),
        .O(\w7[10]_i_9_n_0 ));
  FDRE \w7_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7_reg[0]_i_1_n_0 ),
        .Q(pout2_4[0]),
        .R(1'b0));
  FDRE \w7_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_5 ),
        .R(1'b0));
  FDRE \w7_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7_reg[1]_i_1_n_0 ),
        .Q(w7[1]),
        .R(1'b0));
  FDRE \w7_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7_reg[2]_i_1_n_0 ),
        .Q(w7[2]),
        .R(1'b0));
  FDRE \w7_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7_reg[3]_i_1_n_0 ),
        .Q(w7[3]),
        .R(1'b0));
  FDRE \w7_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7_reg[4]_i_1_n_0 ),
        .Q(w7[4]),
        .R(1'b0));
  FDRE \w7_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7_reg[5]_i_1_n_0 ),
        .Q(w7[5]),
        .R(1'b0));
  FDRE \w7_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__5/w7[6]_i_1_n_0 ),
        .Q(w7[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h11111115EEEEEEEA)) 
    \w8[10]_i_14 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0[4]),
        .I3(\addra_reg[2]_rep__0_n_0 ),
        .I4(\addra_reg[3]_rep__4_n_0 ),
        .I5(addra_reg__0__0[7]),
        .O(\w8[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A888)) 
    \w8[10]_i_16 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[6]),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0[4]),
        .I4(\addra_reg[2]_rep__0_n_0 ),
        .I5(\addra_reg[3]_rep__4_n_0 ),
        .O(\w8[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \w8[10]_i_21 
       (.I0(\addra_reg[3]_rep__4_n_0 ),
        .I1(\addra_reg[2]_rep__0_n_0 ),
        .I2(addra_reg__0[4]),
        .I3(addra_reg__0__0[5]),
        .I4(addra_reg__0__0[6]),
        .O(\w8[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \w8[10]_i_4 
       (.I0(\w8[10]_i_16_n_0 ),
        .I1(addra_reg__0__0[8]),
        .I2(addra_reg__0__0[9]),
        .I3(addra_reg__0__0[10]),
        .O(\w8[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \w8[10]_i_6 
       (.I0(addra_reg__0__0[8]),
        .I1(\w8[10]_i_16_n_0 ),
        .I2(addra_reg__0__0[9]),
        .O(\w8[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h001FFFFFFFE00000)) 
    \w8[10]_i_9 
       (.I0(\w4[10]_i_21_n_0 ),
        .I1(addra_reg__0[4]),
        .I2(addra_reg__0__0[5]),
        .I3(addra_reg__0__0[6]),
        .I4(addra_reg__0__0[7]),
        .I5(addra_reg__0__0[8]),
        .O(\w8[10]_i_9_n_0 ));
  FDRE \w8_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8_reg[0]_i_1_n_0 ),
        .Q(pout2_5[0]),
        .R(1'b0));
  FDRE \w8_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_6 ),
        .R(1'b0));
  FDRE \w8_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8_reg[1]_i_1_n_0 ),
        .Q(w8[1]),
        .R(1'b0));
  FDRE \w8_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8_reg[2]_i_1_n_0 ),
        .Q(w8[2]),
        .R(1'b0));
  FDRE \w8_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8_reg[3]_i_1_n_0 ),
        .Q(w8[3]),
        .R(1'b0));
  FDRE \w8_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8_reg[4]_i_1_n_0 ),
        .Q(w8[4]),
        .R(1'b0));
  FDRE \w8_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8_reg[5]_i_1_n_0 ),
        .Q(w8[5]),
        .R(1'b0));
  FDRE \w8_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__6/w8[6]_i_1_n_0 ),
        .Q(w8[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \w9[10]_i_15 
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(addra_reg__0__0[6]),
        .I2(addra_reg__0__0[7]),
        .O(\w9[10]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \w9[10]_i_16 
       (.I0(\addra_reg[5]_rep_n_0 ),
        .I1(addra_reg__0__0[6]),
        .O(\w9[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \w9[10]_i_2 
       (.I0(addra_reg__0__0[9]),
        .I1(addra_reg__0__0[8]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[5]),
        .I4(addra_reg__0__0[7]),
        .I5(addra_reg__0__0[10]),
        .O(\w9[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \w9[10]_i_7 
       (.I0(addra_reg__0__0[7]),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[6]),
        .I3(addra_reg__0__0[8]),
        .I4(addra_reg__0__0[9]),
        .O(\w9[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \w9[10]_i_9 
       (.I0(addra_reg__0__0[6]),
        .I1(addra_reg__0__0[5]),
        .I2(addra_reg__0__0[7]),
        .I3(addra_reg__0__0[8]),
        .O(\w9[10]_i_9_n_0 ));
  FDRE \w9_reg[0] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[0]_i_1_n_0 ),
        .Q(pout2_6[0]),
        .R(1'b0));
  FDRE \w9_reg[10] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[10]_i_1_n_0 ),
        .Q(\outp_reg[10]_7 ),
        .R(1'b0));
  FDRE \w9_reg[1] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[1]_i_1_n_0 ),
        .Q(w9[1]),
        .R(1'b0));
  FDRE \w9_reg[2] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[2]_i_1_n_0 ),
        .Q(w9[2]),
        .R(1'b0));
  FDRE \w9_reg[3] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[3]_i_1_n_0 ),
        .Q(w9[3]),
        .R(1'b0));
  FDRE \w9_reg[4] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[4]_i_1_n_0 ),
        .Q(w9[4]),
        .R(1'b0));
  FDRE \w9_reg[5] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[5]_i_1_n_0 ),
        .Q(w9[5]),
        .R(1'b0));
  FDRE \w9_reg[6] 
       (.C(sys_clk),
        .CE(1'b1),
        .D(\p_0_out_inferred__7/w9_reg[6]_i_1_n_0 ),
        .Q(w9[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "img_ram5" *) 
module lenet5_clk_wiz_lenet5_0_0_img_ram5
   (D,
    \x_in_reg[2][7]_0 ,
    \x_in_reg[4][7]_0 ,
    p_2_in,
    Q,
    p_2_in_0,
    outp2,
    p_2_in_1,
    outp2_0,
    p_2_in_2,
    outp2_1,
    p_2_in_3,
    outp2_2,
    SR,
    \x_in_reg[1][7]_0 ,
    \x_in_reg[1][6]_0 ,
    \x_in_reg[2][6]_0 ,
    \x_in_reg[3][7]_0 ,
    \x_in_reg[3][6]_0 ,
    \x_in_reg[4][6]_0 ,
    en_din,
    sys_clk);
  output [6:0]D;
  output [6:0]\x_in_reg[2][7]_0 ;
  output [6:0]\x_in_reg[4][7]_0 ;
  output p_2_in;
  output [6:0]Q;
  output p_2_in_0;
  output [6:0]outp2;
  output p_2_in_1;
  output [6:0]outp2_0;
  output p_2_in_2;
  output [6:0]outp2_1;
  output p_2_in_3;
  output [6:0]outp2_2;
  output [0:0]SR;
  output [6:0]\x_in_reg[1][7]_0 ;
  output [0:0]\x_in_reg[1][6]_0 ;
  output [0:0]\x_in_reg[2][6]_0 ;
  output [6:0]\x_in_reg[3][7]_0 ;
  output [0:0]\x_in_reg[3][6]_0 ;
  output [0:0]\x_in_reg[4][6]_0 ;
  input en_din;
  input sys_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire [0:0]SR;
  wire en_din;
  wire outp0_carry__1_i_8__0_n_0;
  wire outp0_carry__1_i_8__10_n_0;
  wire outp0_carry__1_i_8__15_n_0;
  wire outp0_carry__1_i_8__5_n_0;
  wire outp0_carry__1_i_8_n_0;
  wire [6:0]outp2;
  wire [6:0]outp2_0;
  wire [6:0]outp2_1;
  wire [6:0]outp2_2;
  wire p;
  wire \p[0]_i_1_n_0 ;
  wire \p[1]_i_1_n_0 ;
  wire \p[2]_i_1_n_0 ;
  wire \p[3]_i_1_n_0 ;
  wire \p[4]_i_1_n_0 ;
  wire \p[5]_i_1_n_0 ;
  wire \p[6]_i_1_n_0 ;
  wire \p[6]_i_2_n_0 ;
  wire \p[7]_i_1_n_0 ;
  wire \p[8]_i_1_n_0 ;
  wire \p[9]_i_2_n_0 ;
  wire \p[9]_i_3_n_0 ;
  wire \p[9]_i_4_n_0 ;
  wire \p[9]_i_5_n_0 ;
  wire [4:2]p_0_in;
  wire \p_0_out_inferred__0/x_in[1][1]_i_14_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_15_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_16_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_17_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_18_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_19_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_20_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_21_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_22_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_23_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_24_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_25_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_26_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_27_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_28_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][1]_i_29_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_10_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_13_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_14_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_15_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_16_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_17_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_18_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_19_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_20_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_21_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_22_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_23_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_3_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_5_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_8_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][2]_i_9_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_10_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_11_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_12_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_13_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_14_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_15_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_16_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_17_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_18_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_19_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_20_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_21_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_22_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_23_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_24_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_4_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][3]_i_5_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_10_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_13_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_14_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_15_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_16_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_17_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_18_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_19_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_20_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_21_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_22_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_23_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_3_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_5_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_8_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][4]_i_9_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_10_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_11_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_12_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_13_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_14_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_15_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_16_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_19_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_20_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_21_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_22_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_2_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_3_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_4_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_6_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_7_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_8_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][5]_i_9_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_10_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_11_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_12_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_13_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_16_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_17_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_18_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_19_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_20_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_21_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_22_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_23_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_2_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_3_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_5_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_6_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_7_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_8_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][6]_i_9_n_0 ;
  wire \p_0_out_inferred__0/x_in[1][7]_i_4_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_10_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_11_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_12_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_13_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_2_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_3_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_4_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_5_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_6_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_7_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_8_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][1]_i_9_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][2]_i_11_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][2]_i_12_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][2]_i_2_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][2]_i_4_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][2]_i_6_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][2]_i_7_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][3]_i_2_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][3]_i_3_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][3]_i_6_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][3]_i_7_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][3]_i_8_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][3]_i_9_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][4]_i_11_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][4]_i_12_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][4]_i_2_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][4]_i_4_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][4]_i_6_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][4]_i_7_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][5]_i_17_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][5]_i_18_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][5]_i_5_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][6]_i_14_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][6]_i_15_n_0 ;
  wire \p_0_out_inferred__0/x_in_reg[1][6]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_14_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_15_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_16_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_17_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_18_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_19_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_20_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_21_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_22_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_23_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_24_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_25_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_26_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_27_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_28_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][1]_i_29_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_10_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_13_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_14_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_15_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_16_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_17_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_18_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_19_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_20_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_21_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_22_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_23_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_3_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_5_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_8_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][2]_i_9_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_10_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_11_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_12_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_17_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_18_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_19_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_20_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_21_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_22_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_23_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_24_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_2_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_3_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_6_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_7_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_8_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][3]_i_9_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_10_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_13_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_14_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_15_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_16_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_17_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_18_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_19_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_20_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_21_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_22_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_23_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_3_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_5_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_8_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][4]_i_9_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_12_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_13_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_14_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_15_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_16_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_17_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_18_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_19_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_20_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_21_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_22_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_2_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_5_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_6_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_7_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_8_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][5]_i_9_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_10_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_11_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_12_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_13_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_14_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_15_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_16_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_17_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_18_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_19_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_20_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_21_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_22_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_23_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_3_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_5_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_8_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][6]_i_9_n_0 ;
  wire \p_0_out_inferred__2/x_in[2][7]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_10_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_11_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_12_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_13_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_2_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_3_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_5_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_6_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_7_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_8_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][1]_i_9_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][2]_i_11_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][2]_i_12_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][2]_i_2_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][2]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][2]_i_6_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][2]_i_7_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][3]_i_13_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][3]_i_14_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][3]_i_15_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][3]_i_16_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][3]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][3]_i_5_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][4]_i_11_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][4]_i_12_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][4]_i_2_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][4]_i_4_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][4]_i_6_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][4]_i_7_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][5]_i_10_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][5]_i_11_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][5]_i_3_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][6]_i_2_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][6]_i_6_n_0 ;
  wire \p_0_out_inferred__2/x_in_reg[2][6]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_14_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_15_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_16_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_17_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_18_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_19_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_20_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_21_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_22_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_23_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_24_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_25_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_26_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_27_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_28_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][1]_i_29_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_10_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_13_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_14_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_15_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_16_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_17_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_18_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_19_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_20_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_21_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_22_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_23_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_3_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_5_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_8_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][2]_i_9_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_10_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_11_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_12_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_13_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_14_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_15_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_16_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_17_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_18_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_19_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_20_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_21_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_22_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_23_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_24_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_4_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][3]_i_5_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_10_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_13_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_14_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_15_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_16_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_17_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_18_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_19_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_20_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_21_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_22_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_23_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_3_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_5_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_8_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][4]_i_9_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_10_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_11_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_12_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_13_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_14_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_15_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_16_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_19_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_20_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_21_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_22_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_2_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_3_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_4_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_6_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_8_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][5]_i_9_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_10_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_11_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_12_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_13_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_16_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_17_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_18_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_19_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_20_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_21_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_22_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_23_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_2_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_3_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_5_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_6_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_8_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][6]_i_9_n_0 ;
  wire \p_0_out_inferred__4/x_in[3][7]_i_4_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_10_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_11_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_12_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_13_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_2_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_3_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_4_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_5_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_6_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_8_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][1]_i_9_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][2]_i_11_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][2]_i_12_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][2]_i_2_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][2]_i_4_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][2]_i_6_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][2]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][3]_i_2_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][3]_i_3_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][3]_i_6_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][3]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][3]_i_8_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][3]_i_9_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][4]_i_11_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][4]_i_12_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][4]_i_2_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][4]_i_4_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][4]_i_6_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][4]_i_7_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][5]_i_17_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][5]_i_18_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][5]_i_5_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][6]_i_14_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][6]_i_15_n_0 ;
  wire \p_0_out_inferred__4/x_in_reg[3][6]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_14_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_15_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_16_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_17_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_18_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_19_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_20_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_21_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_22_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_23_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_24_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_25_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_26_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_27_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_28_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][1]_i_29_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_10_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_13_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_14_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_15_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_16_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_17_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_18_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_19_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_20_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_21_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_22_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_23_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_3_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_5_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_8_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][2]_i_9_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_10_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_11_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_12_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_17_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_18_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_19_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_20_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_21_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_22_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_23_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_24_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_2_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_3_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_6_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_8_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][3]_i_9_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_10_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_13_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_14_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_15_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_16_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_17_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_18_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_19_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_20_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_21_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_22_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_23_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_3_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_5_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_8_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][4]_i_9_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_12_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_13_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_14_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_15_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_16_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_17_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_18_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_19_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_20_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_21_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_22_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_2_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_5_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_6_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_8_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][5]_i_9_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_10_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_11_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_12_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_13_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_14_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_15_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_16_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_17_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_18_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_19_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_20_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_21_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_22_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_23_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_24_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_3_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_5_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][6]_i_9_n_0 ;
  wire \p_0_out_inferred__6/x_in[4][7]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_10_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_11_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_12_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_13_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_2_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_3_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_5_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_6_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_8_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][1]_i_9_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][2]_i_11_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][2]_i_12_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][2]_i_2_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][2]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][2]_i_6_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][2]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][3]_i_13_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][3]_i_14_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][3]_i_15_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][3]_i_16_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][3]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][3]_i_5_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][4]_i_11_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][4]_i_12_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][4]_i_2_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][4]_i_4_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][4]_i_6_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][4]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][5]_i_10_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][5]_i_11_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][5]_i_3_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][6]_i_2_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][6]_i_7_n_0 ;
  wire \p_0_out_inferred__6/x_in_reg[4][6]_i_8_n_0 ;
  wire [9:1]p_1_out;
  wire p_2_in;
  wire p_2_in_0;
  wire p_2_in_1;
  wire p_2_in_2;
  wire p_2_in_3;
  wire [0:0]p_reg__0;
  wire [9:1]p_reg__0__0;
  wire \q[0]_i_1_n_0 ;
  wire \q[1]_i_1_n_0 ;
  wire [4:0]q_reg__0;
  wire sys_clk;
  wire \x_in[0][1]_i_14_n_0 ;
  wire \x_in[0][1]_i_15_n_0 ;
  wire \x_in[0][1]_i_16_n_0 ;
  wire \x_in[0][1]_i_17_n_0 ;
  wire \x_in[0][1]_i_18_n_0 ;
  wire \x_in[0][1]_i_19_n_0 ;
  wire \x_in[0][1]_i_20_n_0 ;
  wire \x_in[0][1]_i_21_n_0 ;
  wire \x_in[0][1]_i_22_n_0 ;
  wire \x_in[0][1]_i_23_n_0 ;
  wire \x_in[0][1]_i_24_n_0 ;
  wire \x_in[0][1]_i_25_n_0 ;
  wire \x_in[0][1]_i_26_n_0 ;
  wire \x_in[0][1]_i_27_n_0 ;
  wire \x_in[0][1]_i_28_n_0 ;
  wire \x_in[0][1]_i_29_n_0 ;
  wire \x_in[0][2]_i_10_n_0 ;
  wire \x_in[0][2]_i_13_n_0 ;
  wire \x_in[0][2]_i_14_n_0 ;
  wire \x_in[0][2]_i_15_n_0 ;
  wire \x_in[0][2]_i_16_n_0 ;
  wire \x_in[0][2]_i_17_n_0 ;
  wire \x_in[0][2]_i_18_n_0 ;
  wire \x_in[0][2]_i_19_n_0 ;
  wire \x_in[0][2]_i_20_n_0 ;
  wire \x_in[0][2]_i_21_n_0 ;
  wire \x_in[0][2]_i_22_n_0 ;
  wire \x_in[0][2]_i_23_n_0 ;
  wire \x_in[0][2]_i_3_n_0 ;
  wire \x_in[0][2]_i_5_n_0 ;
  wire \x_in[0][2]_i_8_n_0 ;
  wire \x_in[0][2]_i_9_n_0 ;
  wire \x_in[0][3]_i_10_n_0 ;
  wire \x_in[0][3]_i_11_n_0 ;
  wire \x_in[0][3]_i_12_n_0 ;
  wire \x_in[0][3]_i_17_n_0 ;
  wire \x_in[0][3]_i_18_n_0 ;
  wire \x_in[0][3]_i_19_n_0 ;
  wire \x_in[0][3]_i_20_n_0 ;
  wire \x_in[0][3]_i_21_n_0 ;
  wire \x_in[0][3]_i_22_n_0 ;
  wire \x_in[0][3]_i_23_n_0 ;
  wire \x_in[0][3]_i_24_n_0 ;
  wire \x_in[0][3]_i_2_n_0 ;
  wire \x_in[0][3]_i_3_n_0 ;
  wire \x_in[0][3]_i_6_n_0 ;
  wire \x_in[0][3]_i_7_n_0 ;
  wire \x_in[0][3]_i_8_n_0 ;
  wire \x_in[0][3]_i_9_n_0 ;
  wire \x_in[0][4]_i_10_n_0 ;
  wire \x_in[0][4]_i_13_n_0 ;
  wire \x_in[0][4]_i_14_n_0 ;
  wire \x_in[0][4]_i_15_n_0 ;
  wire \x_in[0][4]_i_16_n_0 ;
  wire \x_in[0][4]_i_17_n_0 ;
  wire \x_in[0][4]_i_18_n_0 ;
  wire \x_in[0][4]_i_19_n_0 ;
  wire \x_in[0][4]_i_20_n_0 ;
  wire \x_in[0][4]_i_21_n_0 ;
  wire \x_in[0][4]_i_22_n_0 ;
  wire \x_in[0][4]_i_23_n_0 ;
  wire \x_in[0][4]_i_3_n_0 ;
  wire \x_in[0][4]_i_5_n_0 ;
  wire \x_in[0][4]_i_8_n_0 ;
  wire \x_in[0][4]_i_9_n_0 ;
  wire \x_in[0][5]_i_12_n_0 ;
  wire \x_in[0][5]_i_13_n_0 ;
  wire \x_in[0][5]_i_14_n_0 ;
  wire \x_in[0][5]_i_15_n_0 ;
  wire \x_in[0][5]_i_16_n_0 ;
  wire \x_in[0][5]_i_17_n_0 ;
  wire \x_in[0][5]_i_18_n_0 ;
  wire \x_in[0][5]_i_19_n_0 ;
  wire \x_in[0][5]_i_20_n_0 ;
  wire \x_in[0][5]_i_21_n_0 ;
  wire \x_in[0][5]_i_22_n_0 ;
  wire \x_in[0][5]_i_2_n_0 ;
  wire \x_in[0][5]_i_4_n_0 ;
  wire \x_in[0][5]_i_5_n_0 ;
  wire \x_in[0][5]_i_6_n_0 ;
  wire \x_in[0][5]_i_7_n_0 ;
  wire \x_in[0][5]_i_8_n_0 ;
  wire \x_in[0][5]_i_9_n_0 ;
  wire \x_in[0][6]_i_10_n_0 ;
  wire \x_in[0][6]_i_11_n_0 ;
  wire \x_in[0][6]_i_12_n_0 ;
  wire \x_in[0][6]_i_13_n_0 ;
  wire \x_in[0][6]_i_14_n_0 ;
  wire \x_in[0][6]_i_15_n_0 ;
  wire \x_in[0][6]_i_16_n_0 ;
  wire \x_in[0][6]_i_17_n_0 ;
  wire \x_in[0][6]_i_18_n_0 ;
  wire \x_in[0][6]_i_19_n_0 ;
  wire \x_in[0][6]_i_20_n_0 ;
  wire \x_in[0][6]_i_21_n_0 ;
  wire \x_in[0][6]_i_22_n_0 ;
  wire \x_in[0][6]_i_23_n_0 ;
  wire \x_in[0][6]_i_3_n_0 ;
  wire \x_in[0][6]_i_4_n_0 ;
  wire \x_in[0][6]_i_5_n_0 ;
  wire \x_in[0][6]_i_8_n_0 ;
  wire \x_in[0][6]_i_9_n_0 ;
  wire \x_in[0][7]_i_10_n_0 ;
  wire \x_in[0][7]_i_11_n_0 ;
  wire \x_in[0][7]_i_12_n_0 ;
  wire \x_in[0][7]_i_13_n_0 ;
  wire \x_in[0][7]_i_15_n_0 ;
  wire \x_in[0][7]_i_16_n_0 ;
  wire \x_in[0][7]_i_17_n_0 ;
  wire \x_in[0][7]_i_18_n_0 ;
  wire \x_in[0][7]_i_19_n_0 ;
  wire \x_in[0][7]_i_3_n_0 ;
  wire \x_in[0][7]_i_4_n_0 ;
  wire \x_in[0][7]_i_6_n_0 ;
  wire \x_in[0][7]_i_8_n_0 ;
  wire \x_in[0][7]_i_9_n_0 ;
  wire \x_in[1][7]_i_10_n_0 ;
  wire \x_in[1][7]_i_11_n_0 ;
  wire \x_in[1][7]_i_13_n_0 ;
  wire \x_in[1][7]_i_14_n_0 ;
  wire \x_in[1][7]_i_15_n_0 ;
  wire \x_in[1][7]_i_16_n_0 ;
  wire \x_in[1][7]_i_17_n_0 ;
  wire \x_in[1][7]_i_18_n_0 ;
  wire \x_in[1][7]_i_19_n_0 ;
  wire \x_in[1][7]_i_6_n_0 ;
  wire \x_in[1][7]_i_7_n_0 ;
  wire \x_in[1][7]_i_8_n_0 ;
  wire \x_in[1][7]_i_9_n_0 ;
  wire \x_in[2][7]_i_10_n_0 ;
  wire \x_in[2][7]_i_11_n_0 ;
  wire \x_in[2][7]_i_13_n_0 ;
  wire \x_in[2][7]_i_14_n_0 ;
  wire \x_in[2][7]_i_15_n_0 ;
  wire \x_in[2][7]_i_16_n_0 ;
  wire \x_in[2][7]_i_6_n_0 ;
  wire \x_in[2][7]_i_7_n_0 ;
  wire \x_in[2][7]_i_8_n_0 ;
  wire \x_in[2][7]_i_9_n_0 ;
  wire \x_in[3][7]_i_10_n_0 ;
  wire \x_in[3][7]_i_11_n_0 ;
  wire \x_in[3][7]_i_12_n_0 ;
  wire \x_in[3][7]_i_14_n_0 ;
  wire \x_in[3][7]_i_15_n_0 ;
  wire \x_in[3][7]_i_16_n_0 ;
  wire \x_in[3][7]_i_17_n_0 ;
  wire \x_in[3][7]_i_6_n_0 ;
  wire \x_in[3][7]_i_7_n_0 ;
  wire \x_in[3][7]_i_8_n_0 ;
  wire \x_in[3][7]_i_9_n_0 ;
  wire \x_in[4][6]_i_6_n_0 ;
  wire \x_in[4][7]_i_10_n_0 ;
  wire \x_in[4][7]_i_11_n_0 ;
  wire \x_in[4][7]_i_12_n_0 ;
  wire \x_in[4][7]_i_13_n_0 ;
  wire \x_in[4][7]_i_14_n_0 ;
  wire \x_in[4][7]_i_16_n_0 ;
  wire \x_in[4][7]_i_17_n_0 ;
  wire \x_in[4][7]_i_18_n_0 ;
  wire \x_in[4][7]_i_19_n_0 ;
  wire \x_in[4][7]_i_3_n_0 ;
  wire \x_in[4][7]_i_4_n_0 ;
  wire \x_in[4][7]_i_5_n_0 ;
  wire \x_in[4][7]_i_9_n_0 ;
  wire \x_in_reg[0][1]_i_10_n_0 ;
  wire \x_in_reg[0][1]_i_11_n_0 ;
  wire \x_in_reg[0][1]_i_12_n_0 ;
  wire \x_in_reg[0][1]_i_13_n_0 ;
  wire \x_in_reg[0][1]_i_2_n_0 ;
  wire \x_in_reg[0][1]_i_3_n_0 ;
  wire \x_in_reg[0][1]_i_4_n_0 ;
  wire \x_in_reg[0][1]_i_5_n_0 ;
  wire \x_in_reg[0][1]_i_6_n_0 ;
  wire \x_in_reg[0][1]_i_7_n_0 ;
  wire \x_in_reg[0][1]_i_8_n_0 ;
  wire \x_in_reg[0][1]_i_9_n_0 ;
  wire \x_in_reg[0][2]_i_11_n_0 ;
  wire \x_in_reg[0][2]_i_12_n_0 ;
  wire \x_in_reg[0][2]_i_2_n_0 ;
  wire \x_in_reg[0][2]_i_4_n_0 ;
  wire \x_in_reg[0][2]_i_6_n_0 ;
  wire \x_in_reg[0][2]_i_7_n_0 ;
  wire \x_in_reg[0][3]_i_13_n_0 ;
  wire \x_in_reg[0][3]_i_14_n_0 ;
  wire \x_in_reg[0][3]_i_15_n_0 ;
  wire \x_in_reg[0][3]_i_16_n_0 ;
  wire \x_in_reg[0][3]_i_4_n_0 ;
  wire \x_in_reg[0][3]_i_5_n_0 ;
  wire \x_in_reg[0][4]_i_11_n_0 ;
  wire \x_in_reg[0][4]_i_12_n_0 ;
  wire \x_in_reg[0][4]_i_2_n_0 ;
  wire \x_in_reg[0][4]_i_4_n_0 ;
  wire \x_in_reg[0][4]_i_6_n_0 ;
  wire \x_in_reg[0][4]_i_7_n_0 ;
  wire \x_in_reg[0][5]_i_10_n_0 ;
  wire \x_in_reg[0][5]_i_11_n_0 ;
  wire \x_in_reg[0][5]_i_3_n_0 ;
  wire \x_in_reg[0][6]_i_2_n_0 ;
  wire \x_in_reg[0][6]_i_6_n_0 ;
  wire \x_in_reg[0][6]_i_7_n_0 ;
  wire \x_in_reg[0][7]_i_5_n_0 ;
  wire \x_in_reg[0][7]_i_5_n_1 ;
  wire \x_in_reg[0][7]_i_5_n_2 ;
  wire \x_in_reg[0][7]_i_5_n_3 ;
  wire \x_in_reg[0][7]_i_7_n_0 ;
  wire \x_in_reg[0][7]_i_7_n_1 ;
  wire \x_in_reg[0][7]_i_7_n_2 ;
  wire \x_in_reg[0][7]_i_7_n_3 ;
  wire [0:0]\x_in_reg[1][6]_0 ;
  wire [6:0]\x_in_reg[1][7]_0 ;
  wire \x_in_reg[1][7]_i_12_n_3 ;
  wire \x_in_reg[1][7]_i_12_n_6 ;
  wire \x_in_reg[1][7]_i_12_n_7 ;
  wire \x_in_reg[1][7]_i_3_n_0 ;
  wire \x_in_reg[1][7]_i_3_n_1 ;
  wire \x_in_reg[1][7]_i_3_n_2 ;
  wire \x_in_reg[1][7]_i_3_n_3 ;
  wire \x_in_reg[1][7]_i_3_n_4 ;
  wire \x_in_reg[1][7]_i_3_n_5 ;
  wire \x_in_reg[1][7]_i_3_n_6 ;
  wire \x_in_reg[1][7]_i_3_n_7 ;
  wire \x_in_reg[1][7]_i_5_n_0 ;
  wire \x_in_reg[1][7]_i_5_n_1 ;
  wire \x_in_reg[1][7]_i_5_n_2 ;
  wire \x_in_reg[1][7]_i_5_n_3 ;
  wire \x_in_reg[1][7]_i_5_n_4 ;
  wire \x_in_reg[1][7]_i_5_n_5 ;
  wire \x_in_reg[1][7]_i_5_n_6 ;
  wire \x_in_reg[1][7]_i_5_n_7 ;
  wire [0:0]\x_in_reg[2][6]_0 ;
  wire [6:0]\x_in_reg[2][7]_0 ;
  wire \x_in_reg[2][7]_i_12_n_7 ;
  wire \x_in_reg[2][7]_i_3_n_0 ;
  wire \x_in_reg[2][7]_i_3_n_1 ;
  wire \x_in_reg[2][7]_i_3_n_2 ;
  wire \x_in_reg[2][7]_i_3_n_3 ;
  wire \x_in_reg[2][7]_i_3_n_4 ;
  wire \x_in_reg[2][7]_i_3_n_5 ;
  wire \x_in_reg[2][7]_i_3_n_6 ;
  wire \x_in_reg[2][7]_i_3_n_7 ;
  wire \x_in_reg[2][7]_i_5_n_0 ;
  wire \x_in_reg[2][7]_i_5_n_1 ;
  wire \x_in_reg[2][7]_i_5_n_2 ;
  wire \x_in_reg[2][7]_i_5_n_3 ;
  wire \x_in_reg[2][7]_i_5_n_4 ;
  wire \x_in_reg[2][7]_i_5_n_5 ;
  wire \x_in_reg[2][7]_i_5_n_6 ;
  wire \x_in_reg[2][7]_i_5_n_7 ;
  wire [0:0]\x_in_reg[3][6]_0 ;
  wire [6:0]\x_in_reg[3][7]_0 ;
  wire \x_in_reg[3][7]_i_13_n_7 ;
  wire \x_in_reg[3][7]_i_3_n_0 ;
  wire \x_in_reg[3][7]_i_3_n_1 ;
  wire \x_in_reg[3][7]_i_3_n_2 ;
  wire \x_in_reg[3][7]_i_3_n_3 ;
  wire \x_in_reg[3][7]_i_3_n_4 ;
  wire \x_in_reg[3][7]_i_3_n_5 ;
  wire \x_in_reg[3][7]_i_3_n_6 ;
  wire \x_in_reg[3][7]_i_3_n_7 ;
  wire \x_in_reg[3][7]_i_5_n_0 ;
  wire \x_in_reg[3][7]_i_5_n_1 ;
  wire \x_in_reg[3][7]_i_5_n_2 ;
  wire \x_in_reg[3][7]_i_5_n_3 ;
  wire \x_in_reg[3][7]_i_5_n_4 ;
  wire \x_in_reg[3][7]_i_5_n_5 ;
  wire \x_in_reg[3][7]_i_5_n_6 ;
  wire \x_in_reg[3][7]_i_5_n_7 ;
  wire [0:0]\x_in_reg[4][6]_0 ;
  wire [6:0]\x_in_reg[4][7]_0 ;
  wire \x_in_reg[4][7]_i_15_n_7 ;
  wire \x_in_reg[4][7]_i_6_n_0 ;
  wire \x_in_reg[4][7]_i_6_n_1 ;
  wire \x_in_reg[4][7]_i_6_n_2 ;
  wire \x_in_reg[4][7]_i_6_n_3 ;
  wire \x_in_reg[4][7]_i_6_n_4 ;
  wire \x_in_reg[4][7]_i_6_n_5 ;
  wire \x_in_reg[4][7]_i_6_n_6 ;
  wire \x_in_reg[4][7]_i_6_n_7 ;
  wire \x_in_reg[4][7]_i_8_n_0 ;
  wire \x_in_reg[4][7]_i_8_n_1 ;
  wire \x_in_reg[4][7]_i_8_n_2 ;
  wire \x_in_reg[4][7]_i_8_n_3 ;
  wire \x_in_reg[4][7]_i_8_n_4 ;
  wire \x_in_reg[4][7]_i_8_n_5 ;
  wire \x_in_reg[4][7]_i_8_n_6 ;
  wire [3:0]\NLW_x_in_reg[0][7]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_in_reg[0][7]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_x_in_reg[1][7]_i_12_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_in_reg[1][7]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_x_in_reg[2][7]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_in_reg[2][7]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_x_in_reg[3][7]_i_13_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_in_reg[3][7]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_x_in_reg[4][7]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_in_reg[4][7]_i_15_O_UNCONNECTED ;
  wire [0:0]\NLW_x_in_reg[4][7]_i_8_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(outp0_carry__1_i_8_n_0),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__0
       (.I0(outp2[6]),
        .I1(outp2[5]),
        .I2(outp0_carry__1_i_8__0_n_0),
        .O(p_2_in_0));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__10
       (.I0(outp2_1[6]),
        .I1(outp2_1[5]),
        .I2(outp0_carry__1_i_8__10_n_0),
        .O(p_2_in_2));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__15
       (.I0(outp2_2[6]),
        .I1(outp2_2[5]),
        .I2(outp0_carry__1_i_8__15_n_0),
        .O(p_2_in_3));
  LUT3 #(
    .INIT(8'h01)) 
    outp0_carry__1_i_4__5
       (.I0(outp2_0[6]),
        .I1(outp2_0[5]),
        .I2(outp0_carry__1_i_8__5_n_0),
        .O(p_2_in_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(outp0_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__0
       (.I0(outp2[1]),
        .I1(outp2[0]),
        .I2(outp2[4]),
        .I3(outp2[2]),
        .I4(outp2[3]),
        .O(outp0_carry__1_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__10
       (.I0(outp2_1[1]),
        .I1(outp2_1[0]),
        .I2(outp2_1[4]),
        .I3(outp2_1[2]),
        .I4(outp2_1[3]),
        .O(outp0_carry__1_i_8__10_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__15
       (.I0(outp2_2[1]),
        .I1(outp2_2[0]),
        .I2(outp2_2[4]),
        .I3(outp2_2[2]),
        .I4(outp2_2[3]),
        .O(outp0_carry__1_i_8__15_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outp0_carry__1_i_8__5
       (.I0(outp2_0[1]),
        .I1(outp2_0[0]),
        .I2(outp2_0[4]),
        .I3(outp2_0[2]),
        .I4(outp2_0[3]),
        .O(outp0_carry__1_i_8__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \p[0]_i_1 
       (.I0(p_reg__0),
        .O(\p[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p[1]_i_1 
       (.I0(p_reg__0__0[1]),
        .I1(p_reg__0),
        .O(\p[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p[2]_i_1 
       (.I0(p_reg__0__0[1]),
        .I1(p_reg__0),
        .I2(p_reg__0__0[2]),
        .O(\p[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p[3]_i_1 
       (.I0(p_reg__0__0[2]),
        .I1(p_reg__0),
        .I2(p_reg__0__0[1]),
        .I3(p_reg__0__0[3]),
        .O(\p[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p[4]_i_1 
       (.I0(p_reg__0__0[3]),
        .I1(p_reg__0__0[1]),
        .I2(p_reg__0),
        .I3(p_reg__0__0[2]),
        .I4(p_reg__0__0[4]),
        .O(\p[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p[5]_i_1 
       (.I0(p_reg__0__0[4]),
        .I1(p_reg__0__0[2]),
        .I2(p_reg__0),
        .I3(p_reg__0__0[1]),
        .I4(p_reg__0__0[3]),
        .I5(p_reg__0__0[5]),
        .O(\p[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \p[6]_i_1 
       (.I0(p_reg__0__0[5]),
        .I1(p_reg__0__0[3]),
        .I2(\p[6]_i_2_n_0 ),
        .I3(p_reg__0__0[2]),
        .I4(p_reg__0__0[4]),
        .I5(p_reg__0__0[6]),
        .O(\p[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p[6]_i_2 
       (.I0(p_reg__0),
        .I1(p_reg__0__0[1]),
        .O(\p[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \p[7]_i_1 
       (.I0(p_reg__0__0[6]),
        .I1(\p[9]_i_5_n_0 ),
        .I2(p_reg__0__0[7]),
        .O(\p[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \p[8]_i_1 
       (.I0(p_reg__0__0[7]),
        .I1(\p[9]_i_5_n_0 ),
        .I2(p_reg__0__0[6]),
        .I3(p_reg__0__0[8]),
        .O(\p[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \p[9]_i_1 
       (.I0(\p[9]_i_3_n_0 ),
        .I1(p_reg__0__0[2]),
        .I2(\x_in[4][7]_i_4_n_0 ),
        .I3(p_reg__0__0[4]),
        .I4(p_reg__0__0[3]),
        .I5(\p[9]_i_4_n_0 ),
        .O(p));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \p[9]_i_2 
       (.I0(p_reg__0__0[8]),
        .I1(p_reg__0__0[6]),
        .I2(\p[9]_i_5_n_0 ),
        .I3(p_reg__0__0[7]),
        .I4(p_reg__0__0[9]),
        .O(\p[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p[9]_i_3 
       (.I0(p_reg__0__0[5]),
        .I1(en_din),
        .O(\p[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p[9]_i_4 
       (.I0(p_reg__0__0[7]),
        .I1(p_reg__0__0[6]),
        .I2(p_reg__0__0[9]),
        .I3(p_reg__0__0[8]),
        .O(\p[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \p[9]_i_5 
       (.I0(p_reg__0__0[4]),
        .I1(p_reg__0__0[2]),
        .I2(p_reg__0),
        .I3(p_reg__0__0[1]),
        .I4(p_reg__0__0[3]),
        .I5(p_reg__0__0[5]),
        .O(\p[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][1]_i_1 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][1]_i_3_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__0/x_in_reg[1][1]_i_4_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__0/x_in_reg[1][1]_i_5_n_0 ),
        .O(\x_in_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'h040800B011004000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_14 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000DC008A00040)) 
    \p_0_out_inferred__0/x_in[1][1]_i_15 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h020000F202004000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_16 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0009008408005088)) 
    \p_0_out_inferred__0/x_in[1][1]_i_17 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1408003033004000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_18 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h050800F00800C000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_19 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h002600B019004020)) 
    \p_0_out_inferred__0/x_in[1][1]_i_20 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000400AA0A00D000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_21 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h040800D021000000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_22 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B00000B000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_23 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_5 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000804000008A000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_24 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000900840A005000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_25 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1008007033004000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_26 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h050800D40400D000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_27 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0422003033004000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_28 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000038000800000)) 
    \p_0_out_inferred__0/x_in[1][1]_i_29 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_5 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][2]_i_1 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][2]_i_3_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__0/x_in_reg[1][2]_i_4_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__0/x_in[1][2]_i_5_n_0 ),
        .O(\x_in_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'h003C680400082000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_10 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h002004C000000080)) 
    \p_0_out_inferred__0/x_in[1][2]_i_13 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D400005000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_14 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1253040000807000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_15 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0003250040800000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_16 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000D050040A4C000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_17 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0104000002000000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_18 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000C00880E009048)) 
    \p_0_out_inferred__0/x_in[1][2]_i_19 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h050800F030000000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_20 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h050800D80C00D000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_21 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0104002002008000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_22 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000022C005C81000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_23 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_7 ),
        .I2(\x_in_reg[1][7]_i_3_n_4 ),
        .I3(\x_in_reg[1][7]_i_5_n_4 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][2]_i_3 
       (.I0(\p_0_out_inferred__0/x_in[1][2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][2]_i_9_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][2]_i_10_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][5]_i_12_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][2]_i_5 
       (.I0(\p_0_out_inferred__0/x_in[1][2]_i_13_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_14_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][2]_i_14_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][2]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h010E00C000082000)) 
    \p_0_out_inferred__0/x_in[1][2]_i_8 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002000001403040)) 
    \p_0_out_inferred__0/x_in[1][2]_i_9 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_5_n_4 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][3]_i_1 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][3]_i_3_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__0/x_in[1][3]_i_4_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__0/x_in[1][3]_i_5_n_0 ),
        .O(\x_in_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'h020C63C002000000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_10 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_5_n_4 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h040A00B003004000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_11 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h050800D032004000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_12 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400002000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_13 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h042E001033004000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_14 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B80000B000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_15 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_5 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1408007023000000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_16 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0508009022004000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_17 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h010800840C00D000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_18 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000400A803006000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_19 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000400C00E009040)) 
    \p_0_out_inferred__0/x_in[1][3]_i_20 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h140A003033004000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_21 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400A052008000)) 
    \p_0_out_inferred__0/x_in[1][3]_i_22 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002600901B004080)) 
    \p_0_out_inferred__0/x_in[1][3]_i_23 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000400EA0A009040)) 
    \p_0_out_inferred__0/x_in[1][3]_i_24 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][3]_i_4 
       (.I0(\p_0_out_inferred__0/x_in[1][3]_i_10_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_11_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][5]_i_15_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][3]_i_12_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][3]_i_5 
       (.I0(\p_0_out_inferred__0/x_in[1][3]_i_13_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_14_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][3]_i_15_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][3]_i_16_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][4]_i_1 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][4]_i_3_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__0/x_in_reg[1][4]_i_4_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__0/x_in[1][4]_i_5_n_0 ),
        .O(\x_in_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'h050800B40A005000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_10 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000004C000000080)) 
    \p_0_out_inferred__0/x_in[1][4]_i_13 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D804005000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_14 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1353040000A07000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_15 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0153040000807000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_16 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0100009C0C00D000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_17 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000400720A004000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_18 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h030421C000000000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_19 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_5_n_4 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h025100000080F000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_20 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h050200980C00D000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_21 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h002004000008A000)) 
    \p_0_out_inferred__0/x_in[1][4]_i_22 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000005E00C800040)) 
    \p_0_out_inferred__0/x_in[1][4]_i_23 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][4]_i_3 
       (.I0(\p_0_out_inferred__0/x_in[1][4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][4]_i_9_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][4]_i_10_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][6]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][4]_i_5 
       (.I0(\p_0_out_inferred__0/x_in[1][4]_i_13_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_13_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][4]_i_14_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][4]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000C200000082008)) 
    \p_0_out_inferred__0/x_in[1][4]_i_8 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0026009019000080)) 
    \p_0_out_inferred__0/x_in[1][4]_i_9 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][5]_i_1 
       (.I0(\p_0_out_inferred__0/x_in[1][5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][5]_i_3_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__0/x_in[1][5]_i_4_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__0/x_in_reg[1][5]_i_5_n_0 ),
        .O(\x_in_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'h0033004007003000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_10 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_5_n_4 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h010C608000000000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_11 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0408003033004000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_12 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000020C025C01000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_13 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_7 ),
        .I2(\x_in_reg[1][7]_i_3_n_4 ),
        .I3(\x_in_reg[1][7]_i_5_n_4 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0008040000082000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_14 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h050200D80C00D000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_15 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0200007040008000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_16 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1408007033004000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_19 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][5]_i_2 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][5]_i_6_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][5]_i_7_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][5]_i_8_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030000B00000B000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_20 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_5 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0026003033004000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_21 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0028240000082000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_22 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][5]_i_3 
       (.I0(\p_0_out_inferred__0/x_in[1][5]_i_9_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][5]_i_10_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][5]_i_11_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][5]_i_12_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][5]_i_4 
       (.I0(\p_0_out_inferred__0/x_in[1][5]_i_13_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][5]_i_14_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][5]_i_15_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][5]_i_16_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000F10420400A000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_6 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h050A00840C00D000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_7 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h020400B042008000)) 
    \p_0_out_inferred__0/x_in[1][5]_i_8 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h020004C802000080)) 
    \p_0_out_inferred__0/x_in[1][5]_i_9 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_12_n_7 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][6]_i_1 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_3_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__0/x_in_reg[1][6]_i_4_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__0/x_in[1][6]_i_5_n_0 ),
        .O(\x_in_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'h010C2084000A2000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_10 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00260010330000A0)) 
    \p_0_out_inferred__0/x_in[1][6]_i_11 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0508009000005000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_12 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h040A003033004000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_13 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400082000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_16 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0402003033004000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_17 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h030800B000003000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_18 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_5 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h040A007033004000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_19 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][6]_i_2 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_7_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][6]_i_8_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][6]_i_9_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030800B004003000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_20 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_5 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0502009C0C00D000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_21 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0003104040002000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_22 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_5_n_4 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000005800C800040)) 
    \p_0_out_inferred__0/x_in[1][6]_i_23 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][6]_i_3 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_11_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][6]_i_12_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][6]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__0/x_in[1][6]_i_5 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_17_n_0 ),
        .I2(\x_in_reg[1][7]_i_5_n_6 ),
        .I3(\p_0_out_inferred__0/x_in[1][6]_i_18_n_0 ),
        .I4(\x_in_reg[1][7]_i_3_n_5 ),
        .I5(\p_0_out_inferred__0/x_in[1][6]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000400E00E009040)) 
    \p_0_out_inferred__0/x_in[1][6]_i_6 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0100024000000000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_7 
       (.I0(\x_in_reg[1][7]_i_5_n_4 ),
        .I1(\x_in_reg[1][7]_i_12_n_6 ),
        .I2(\x_in_reg[1][7]_i_3_n_7 ),
        .I3(\x_in_reg[1][7]_i_12_n_7 ),
        .I4(\x_in_reg[1][7]_i_3_n_4 ),
        .I5(\x_in_reg[1][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0508008C0C00D000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_8 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_7 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_6 ),
        .I5(\x_in_reg[1][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0004003042008000)) 
    \p_0_out_inferred__0/x_in[1][6]_i_9 
       (.I0(\x_in_reg[1][7]_i_5_n_5 ),
        .I1(\x_in_reg[1][7]_i_3_n_4 ),
        .I2(\x_in_reg[1][7]_i_5_n_4 ),
        .I3(\x_in_reg[1][7]_i_12_n_6 ),
        .I4(\x_in_reg[1][7]_i_3_n_7 ),
        .I5(\x_in_reg[1][7]_i_12_n_7 ),
        .O(\p_0_out_inferred__0/x_in[1][6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_0_out_inferred__0/x_in[1][7]_i_2 
       (.I0(\x_in_reg[1][7]_i_3_n_6 ),
        .I1(\x_in_reg[1][7]_i_3_n_5 ),
        .I2(\p_0_out_inferred__0/x_in[1][7]_i_4_n_0 ),
        .I3(\x_in_reg[1][7]_i_5_n_6 ),
        .I4(\x_in_reg[1][7]_i_5_n_7 ),
        .O(\x_in_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \p_0_out_inferred__0/x_in[1][7]_i_4 
       (.I0(\x_in_reg[1][7]_i_3_n_4 ),
        .I1(\x_in_reg[1][7]_i_5_n_4 ),
        .I2(\x_in_reg[1][7]_i_12_n_6 ),
        .I3(\x_in_reg[1][7]_i_3_n_7 ),
        .I4(\x_in_reg[1][7]_i_12_n_7 ),
        .I5(\x_in_reg[1][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__0/x_in[1][7]_i_4_n_0 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_10 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_10_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_11 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_25_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_11_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_12 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_26_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_27_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_12_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_13 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_28_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_29_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_13_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][1]_i_2 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][1]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][1]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_2_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][1]_i_3 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][1]_i_9_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_3_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][1]_i_4 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][1]_i_10_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][1]_i_11_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_4_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][1]_i_5 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][1]_i_13_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_5_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_6 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_6_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_7 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_7_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_8 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_8_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][1]_i_9 
       (.I0(\p_0_out_inferred__0/x_in[1][1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][1]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][1]_i_9_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][2]_i_11 
       (.I0(\p_0_out_inferred__0/x_in[1][2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][2]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][2]_i_11_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][2]_i_12 
       (.I0(\p_0_out_inferred__0/x_in[1][2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][2]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][2]_i_12_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][2]_i_2 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][2]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][2]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][2]_i_2_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][2]_i_4 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][2]_i_11_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][2]_i_12_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][2]_i_4_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][2]_i_6 
       (.I0(\p_0_out_inferred__0/x_in[1][2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][2]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][2]_i_6_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][2]_i_7 
       (.I0(\p_0_out_inferred__0/x_in[1][2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][2]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][2]_i_7_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][3]_i_2 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][3]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][3]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][3]_i_2_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][3]_i_3 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][3]_i_9_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][3]_i_3_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][3]_i_6 
       (.I0(\p_0_out_inferred__0/x_in[1][3]_i_17_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_18_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][3]_i_6_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][3]_i_7 
       (.I0(\p_0_out_inferred__0/x_in[1][3]_i_19_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_20_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][3]_i_7_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][3]_i_8 
       (.I0(\p_0_out_inferred__0/x_in[1][3]_i_21_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_22_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][3]_i_8_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][3]_i_9 
       (.I0(\p_0_out_inferred__0/x_in[1][3]_i_23_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][3]_i_24_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][3]_i_9_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][4]_i_11 
       (.I0(\p_0_out_inferred__0/x_in[1][4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][4]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][4]_i_11_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][4]_i_12 
       (.I0(\p_0_out_inferred__0/x_in[1][4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][4]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][4]_i_12_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][4]_i_2 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][4]_i_6_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][4]_i_7_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][4]_i_2_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][4]_i_4 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][4]_i_11_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][4]_i_12_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][4]_i_4_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][4]_i_6 
       (.I0(\p_0_out_inferred__0/x_in[1][4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][4]_i_17_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][4]_i_6_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][4]_i_7 
       (.I0(\p_0_out_inferred__0/x_in[1][4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][4]_i_19_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][4]_i_7_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][5]_i_17 
       (.I0(\p_0_out_inferred__0/x_in[1][5]_i_19_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][5]_i_20_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][5]_i_17_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][5]_i_18 
       (.I0(\p_0_out_inferred__0/x_in[1][5]_i_21_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][5]_i_22_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][5]_i_18_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][5]_i_5 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][5]_i_17_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][5]_i_18_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][5]_i_5_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][6]_i_14 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_20_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_21_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][6]_i_14_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF7 \p_0_out_inferred__0/x_in_reg[1][6]_i_15 
       (.I0(\p_0_out_inferred__0/x_in[1][6]_i_22_n_0 ),
        .I1(\p_0_out_inferred__0/x_in[1][6]_i_23_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][6]_i_15_n_0 ),
        .S(\x_in_reg[1][7]_i_3_n_5 ));
  MUXF8 \p_0_out_inferred__0/x_in_reg[1][6]_i_4 
       (.I0(\p_0_out_inferred__0/x_in_reg[1][6]_i_14_n_0 ),
        .I1(\p_0_out_inferred__0/x_in_reg[1][6]_i_15_n_0 ),
        .O(\p_0_out_inferred__0/x_in_reg[1][6]_i_4_n_0 ),
        .S(\x_in_reg[1][7]_i_5_n_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][1]_i_1 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][1]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__2/x_in_reg[2][1]_i_4_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__2/x_in_reg[2][1]_i_5_n_0 ),
        .O(\x_in_reg[2][7]_0 [0]));
  LUT6 #(
    .INIT(64'h040800D021000000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_14 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B00000B000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_15 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_6 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000804000008A000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_16 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000900840A005000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_17 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1008007033004000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_18 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h050800D40400D000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_19 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0422003033004000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_20 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000038000800000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_21 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_6 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h040800B011004000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_22 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000DC008A00040)) 
    \p_0_out_inferred__2/x_in[2][1]_i_23 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h020000F202004000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_24 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0009008408005088)) 
    \p_0_out_inferred__2/x_in[2][1]_i_25 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1408003033004000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_26 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h050800F00800C000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_27 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h002600B019004020)) 
    \p_0_out_inferred__2/x_in[2][1]_i_28 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000400AA0A00D000)) 
    \p_0_out_inferred__2/x_in[2][1]_i_29 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][2]_i_1 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][2]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__2/x_in_reg[2][2]_i_4_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__2/x_in[2][2]_i_5_n_0 ),
        .O(\x_in_reg[2][7]_0 [1]));
  LUT6 #(
    .INIT(64'h1253040000807000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_10 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_3_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h010E00C000082000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_13 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0002000001403040)) 
    \p_0_out_inferred__2/x_in[2][2]_i_14 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_5 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h003C680400082000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_15 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h050800F030000000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_16 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h050800D80C00D000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_17 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0104002002008000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_18 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000022C005C81000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_19 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_4 ),
        .I2(\x_in_reg[2][7]_i_3_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_5 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0003250040800000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_20 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000D050040A4C000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_21 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0104000002000000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_22 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000C00880E009048)) 
    \p_0_out_inferred__2/x_in[2][2]_i_23 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][2]_i_3 
       (.I0(\p_0_out_inferred__2/x_in[2][2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_10_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][2]_i_9_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][2]_i_10_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][2]_i_5 
       (.I0(\p_0_out_inferred__2/x_in[2][2]_i_13_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][2]_i_14_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][2]_i_15_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][5]_i_18_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h002004C000000080)) 
    \p_0_out_inferred__2/x_in[2][2]_i_8 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D400005000)) 
    \p_0_out_inferred__2/x_in[2][2]_i_9 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][3]_i_1 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__2/x_in_reg[2][3]_i_4_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__2/x_in_reg[2][3]_i_5_n_0 ),
        .O(\x_in_reg[2][7]_0 [2]));
  LUT6 #(
    .INIT(64'h042E001033004000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_10 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B80000B000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_11 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_6 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1408007023000000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_12 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0508009022004000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_17 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h010800840C00D000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_18 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000400A803006000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_19 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][3]_i_2 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_7_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][5]_i_8_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][3]_i_8_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000400C00E009040)) 
    \p_0_out_inferred__2/x_in[2][3]_i_20 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h140A003033004000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_21 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400A052008000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_22 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002600901B004080)) 
    \p_0_out_inferred__2/x_in[2][3]_i_23 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000400EA0A009040)) 
    \p_0_out_inferred__2/x_in[2][3]_i_24 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][3]_i_3 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_9_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_10_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][3]_i_11_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][3]_i_12_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020C63C002000000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_6 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_5 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h040A00B003004000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_7 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050800D032004000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_8 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400002000)) 
    \p_0_out_inferred__2/x_in[2][3]_i_9 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][4]_i_1 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][4]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__2/x_in_reg[2][4]_i_4_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__2/x_in[2][4]_i_5_n_0 ),
        .O(\x_in_reg[2][7]_0 [3]));
  LUT6 #(
    .INIT(64'h1353040000A07000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_10 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_3_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000C200000082008)) 
    \p_0_out_inferred__2/x_in[2][4]_i_13 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0026009019000080)) 
    \p_0_out_inferred__2/x_in[2][4]_i_14 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h050800B40A005000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_15 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h025100000080F000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_16 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_3_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h050200980C00D000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_17 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h002004000008A000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_18 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000005E00C800040)) 
    \p_0_out_inferred__2/x_in[2][4]_i_19 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0153040000807000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_20 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_3_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0100009C0C00D000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_21 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400720A004000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_22 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h030421C000000000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_23 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_5 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][4]_i_3 
       (.I0(\p_0_out_inferred__2/x_in[2][4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_19_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][4]_i_9_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][4]_i_10_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][4]_i_5 
       (.I0(\p_0_out_inferred__2/x_in[2][4]_i_13_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][4]_i_14_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][4]_i_15_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][6]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000004C000000080)) 
    \p_0_out_inferred__2/x_in[2][4]_i_8 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D804005000)) 
    \p_0_out_inferred__2/x_in[2][4]_i_9 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][5]_i_1 
       (.I0(\p_0_out_inferred__2/x_in[2][5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][5]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__2/x_in[2][5]_i_4_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__2/x_in[2][5]_i_5_n_0 ),
        .O(\x_in_reg[2][7]_0 [4]));
  LUT6 #(
    .INIT(64'h000F10420400A000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_12 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h050A00840C00D000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_13 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h020400B042008000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_14 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h020004C802000080)) 
    \p_0_out_inferred__2/x_in[2][5]_i_15 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0033004007003000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_16 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_5 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h010C608000000000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_17 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0408003033004000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_18 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h1408007033004000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_19 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][5]_i_2 
       (.I0(\p_0_out_inferred__2/x_in[2][5]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][5]_i_7_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][5]_i_8_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][5]_i_9_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030000B00000B000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_20 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_6 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0026003033004000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_21 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0028240000082000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_22 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][5]_i_4 
       (.I0(\p_0_out_inferred__2/x_in[2][6]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][5]_i_12_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][5]_i_13_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][5]_i_14_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][5]_i_5 
       (.I0(\p_0_out_inferred__2/x_in[2][5]_i_15_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][5]_i_16_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][5]_i_17_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][5]_i_18_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000020C025C01000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_6 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_4 ),
        .I2(\x_in_reg[2][7]_i_3_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_5 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008040000082000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_7 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_4 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050200D80C00D000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_8 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0200007040008000)) 
    \p_0_out_inferred__2/x_in[2][5]_i_9 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][6]_i_1 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__2/x_in[2][6]_i_4_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__2/x_in[2][6]_i_5_n_0 ),
        .O(\x_in_reg[2][7]_0 [5]));
  LUT6 #(
    .INIT(64'h030800B000003000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_10 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_6 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h040A007033004000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_11 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000400E00E009040)) 
    \p_0_out_inferred__2/x_in[2][6]_i_12 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0100024000000000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_13 
       (.I0(\x_in_reg[2][7]_i_5_n_5 ),
        .I1(\x_in_reg[2][7]_i_12_n_7 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_3_n_4 ),
        .I4(\x_in_reg[2][7]_i_3_n_5 ),
        .I5(\x_in_reg[2][7]_i_5_n_6 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0508008C0C00D000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_14 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0004003042008000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_15 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h010C2084000A2000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_16 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00260010330000A0)) 
    \p_0_out_inferred__2/x_in[2][6]_i_17 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0508009000005000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_18 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h040A003033004000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_19 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h030800B004003000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_20 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_6 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0502009C0C00D000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_21 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0003104040002000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_22 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_5_n_5 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000005800C800040)) 
    \p_0_out_inferred__2/x_in[2][6]_i_23 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_5 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][6]_i_3 
       (.I0(\p_0_out_inferred__2/x_in[2][6]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_9_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][6]_i_10_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][6]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][6]_i_4 
       (.I0(\p_0_out_inferred__2/x_in[2][6]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_13_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][6]_i_14_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][6]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__2/x_in[2][6]_i_5 
       (.I0(\p_0_out_inferred__2/x_in[2][6]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_17_n_0 ),
        .I2(\x_in_reg[2][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__2/x_in[2][6]_i_18_n_0 ),
        .I4(\x_in_reg[2][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__2/x_in[2][6]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400082000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_8 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_5_n_4 ),
        .I3(\x_in_reg[2][7]_i_12_n_7 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0402003033004000)) 
    \p_0_out_inferred__2/x_in[2][6]_i_9 
       (.I0(\x_in_reg[2][7]_i_5_n_6 ),
        .I1(\x_in_reg[2][7]_i_3_n_5 ),
        .I2(\x_in_reg[2][7]_i_3_n_4 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_12_n_7 ),
        .I5(\x_in_reg[2][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__2/x_in[2][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \p_0_out_inferred__2/x_in[2][7]_i_4 
       (.I0(\x_in_reg[2][7]_i_3_n_5 ),
        .I1(\x_in_reg[2][7]_i_5_n_5 ),
        .I2(\x_in_reg[2][7]_i_12_n_7 ),
        .I3(\x_in_reg[2][7]_i_5_n_4 ),
        .I4(\x_in_reg[2][7]_i_3_n_4 ),
        .I5(\x_in_reg[2][7]_i_5_n_6 ),
        .O(\p_0_out_inferred__2/x_in[2][7]_i_4_n_0 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_10 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_10_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_11 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_25_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_11_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_12 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_26_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_27_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_12_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_13 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_28_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_29_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_13_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][1]_i_2 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][1]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][1]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_2_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][1]_i_3 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][1]_i_9_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_3_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][1]_i_4 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][1]_i_10_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][1]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_4_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][1]_i_5 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][1]_i_13_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_5_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_6 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_15_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_6_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_7 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_7_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_8 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_8_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][1]_i_9 
       (.I0(\p_0_out_inferred__2/x_in[2][1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][1]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][1]_i_9_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][2]_i_11 
       (.I0(\p_0_out_inferred__2/x_in[2][2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][2]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][2]_i_11_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][2]_i_12 
       (.I0(\p_0_out_inferred__2/x_in[2][2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][2]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][2]_i_12_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][2]_i_2 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][2]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][2]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][2]_i_2_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][2]_i_4 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][2]_i_11_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][2]_i_12_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][2]_i_4_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][2]_i_6 
       (.I0(\p_0_out_inferred__2/x_in[2][2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][2]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][2]_i_6_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][2]_i_7 
       (.I0(\p_0_out_inferred__2/x_in[2][2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][2]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][2]_i_7_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][3]_i_13 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_17_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_18_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][3]_i_13_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][3]_i_14 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_19_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_20_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][3]_i_14_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][3]_i_15 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_21_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_22_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][3]_i_15_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][3]_i_16 
       (.I0(\p_0_out_inferred__2/x_in[2][3]_i_23_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][3]_i_24_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][3]_i_16_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][3]_i_4 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][3]_i_13_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][3]_i_14_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][3]_i_4_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][3]_i_5 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][3]_i_15_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][3]_i_16_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][3]_i_5_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][4]_i_11 
       (.I0(\p_0_out_inferred__2/x_in[2][4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][4]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][4]_i_11_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][4]_i_12 
       (.I0(\p_0_out_inferred__2/x_in[2][4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][4]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][4]_i_12_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][4]_i_2 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][4]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][4]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][4]_i_2_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][4]_i_4 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][4]_i_11_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][4]_i_12_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][4]_i_4_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][4]_i_6 
       (.I0(\p_0_out_inferred__2/x_in[2][4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][4]_i_17_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][4]_i_6_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][4]_i_7 
       (.I0(\p_0_out_inferred__2/x_in[2][4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][4]_i_19_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][4]_i_7_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][5]_i_10 
       (.I0(\p_0_out_inferred__2/x_in[2][5]_i_19_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][5]_i_20_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][5]_i_10_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][5]_i_11 
       (.I0(\p_0_out_inferred__2/x_in[2][5]_i_21_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][5]_i_22_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][5]_i_11_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][5]_i_3 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][5]_i_10_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][5]_i_11_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][5]_i_3_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__2/x_in_reg[2][6]_i_2 
       (.I0(\p_0_out_inferred__2/x_in_reg[2][6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__2/x_in_reg[2][6]_i_7_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][6]_i_2_n_0 ),
        .S(\x_in_reg[2][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][6]_i_6 
       (.I0(\p_0_out_inferred__2/x_in[2][6]_i_20_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_21_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][6]_i_6_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__2/x_in_reg[2][6]_i_7 
       (.I0(\p_0_out_inferred__2/x_in[2][6]_i_22_n_0 ),
        .I1(\p_0_out_inferred__2/x_in[2][6]_i_23_n_0 ),
        .O(\p_0_out_inferred__2/x_in_reg[2][6]_i_7_n_0 ),
        .S(\x_in_reg[2][7]_i_3_n_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][1]_i_1 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][1]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__4/x_in_reg[3][1]_i_4_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__4/x_in_reg[3][1]_i_5_n_0 ),
        .O(\x_in_reg[3][7]_0 [0]));
  LUT6 #(
    .INIT(64'h040800B011004000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_14 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000DC008A00040)) 
    \p_0_out_inferred__4/x_in[3][1]_i_15 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h020000F202004000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_16 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0009008408005088)) 
    \p_0_out_inferred__4/x_in[3][1]_i_17 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1408003033004000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_18 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h050800F00800C000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_19 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h002600B019004020)) 
    \p_0_out_inferred__4/x_in[3][1]_i_20 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000400AA0A00D000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_21 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h040800D021000000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_22 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B00000B000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_23 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_6 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000804000008A000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_24 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000900840A005000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_25 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1008007033004000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_26 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h050800D40400D000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_27 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0422003033004000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_28 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000038000800000)) 
    \p_0_out_inferred__4/x_in[3][1]_i_29 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_6 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][2]_i_1 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][2]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__4/x_in_reg[3][2]_i_4_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__4/x_in[3][2]_i_5_n_0 ),
        .O(\x_in_reg[3][7]_0 [1]));
  LUT6 #(
    .INIT(64'h003C680400082000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_10 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h002004C000000080)) 
    \p_0_out_inferred__4/x_in[3][2]_i_13 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D400005000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_14 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1253040000807000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_15 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_3_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0003250040800000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_16 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000D050040A4C000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_17 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0104000002000000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_18 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000C00880E009048)) 
    \p_0_out_inferred__4/x_in[3][2]_i_19 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h050800F030000000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_20 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h050800D80C00D000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_21 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0104002002008000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_22 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000022C005C81000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_23 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_4 ),
        .I2(\x_in_reg[3][7]_i_3_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_5 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][2]_i_3 
       (.I0(\p_0_out_inferred__4/x_in[3][2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][2]_i_9_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][2]_i_10_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][5]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][2]_i_5 
       (.I0(\p_0_out_inferred__4/x_in[3][2]_i_13_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_14_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][2]_i_14_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][2]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h010E00C000082000)) 
    \p_0_out_inferred__4/x_in[3][2]_i_8 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0002000001403040)) 
    \p_0_out_inferred__4/x_in[3][2]_i_9 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_5 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][3]_i_1 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][3]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__4/x_in[3][3]_i_4_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__4/x_in[3][3]_i_5_n_0 ),
        .O(\x_in_reg[3][7]_0 [2]));
  LUT6 #(
    .INIT(64'h020C63C002000000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_10 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_5 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h040A00B003004000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_11 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h050800D032004000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_12 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400002000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_13 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h042E001033004000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_14 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B80000B000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_15 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_6 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1408007023000000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_16 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0508009022004000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_17 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h010800840C00D000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_18 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000400A803006000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_19 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h000400C00E009040)) 
    \p_0_out_inferred__4/x_in[3][3]_i_20 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h140A003033004000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_21 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400A052008000)) 
    \p_0_out_inferred__4/x_in[3][3]_i_22 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002600901B004080)) 
    \p_0_out_inferred__4/x_in[3][3]_i_23 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000400EA0A009040)) 
    \p_0_out_inferred__4/x_in[3][3]_i_24 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][3]_i_4 
       (.I0(\p_0_out_inferred__4/x_in[3][3]_i_10_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_11_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][5]_i_15_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][3]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][3]_i_5 
       (.I0(\p_0_out_inferred__4/x_in[3][3]_i_13_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_14_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][3]_i_15_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][3]_i_16_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][4]_i_1 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][4]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__4/x_in_reg[3][4]_i_4_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__4/x_in[3][4]_i_5_n_0 ),
        .O(\x_in_reg[3][7]_0 [3]));
  LUT6 #(
    .INIT(64'h050800B40A005000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_10 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000004C000000080)) 
    \p_0_out_inferred__4/x_in[3][4]_i_13 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D804005000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_14 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1353040000A07000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_15 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_3_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0153040000807000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_16 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_3_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0100009C0C00D000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_17 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000400720A004000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_18 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h030421C000000000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_19 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_5 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h025100000080F000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_20 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_3_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h050200980C00D000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_21 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h002004000008A000)) 
    \p_0_out_inferred__4/x_in[3][4]_i_22 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000005E00C800040)) 
    \p_0_out_inferred__4/x_in[3][4]_i_23 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][4]_i_3 
       (.I0(\p_0_out_inferred__4/x_in[3][4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][4]_i_9_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][4]_i_10_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][6]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][4]_i_5 
       (.I0(\p_0_out_inferred__4/x_in[3][4]_i_13_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_13_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][4]_i_14_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][4]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000C200000082008)) 
    \p_0_out_inferred__4/x_in[3][4]_i_8 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0026009019000080)) 
    \p_0_out_inferred__4/x_in[3][4]_i_9 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][5]_i_1 
       (.I0(\p_0_out_inferred__4/x_in[3][5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][5]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__4/x_in[3][5]_i_4_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__4/x_in_reg[3][5]_i_5_n_0 ),
        .O(\x_in_reg[3][7]_0 [4]));
  LUT6 #(
    .INIT(64'h0033004007003000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_10 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_5 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h010C608000000000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_11 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0408003033004000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_12 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000020C025C01000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_13 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_4 ),
        .I2(\x_in_reg[3][7]_i_3_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_5 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0008040000082000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_14 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h050200D80C00D000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_15 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0200007040008000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_16 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1408007033004000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_19 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][5]_i_2 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][5]_i_6_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][5]_i_7_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][5]_i_8_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030000B00000B000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_20 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_6 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0026003033004000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_21 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0028240000082000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_22 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][5]_i_3 
       (.I0(\p_0_out_inferred__4/x_in[3][5]_i_9_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][5]_i_10_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][5]_i_11_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][5]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][5]_i_4 
       (.I0(\p_0_out_inferred__4/x_in[3][5]_i_13_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][5]_i_14_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][5]_i_15_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][5]_i_16_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000F10420400A000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_6 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h050A00840C00D000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_7 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h020400B042008000)) 
    \p_0_out_inferred__4/x_in[3][5]_i_8 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h020004C802000080)) 
    \p_0_out_inferred__4/x_in[3][5]_i_9 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_4 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][6]_i_1 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__4/x_in_reg[3][6]_i_4_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_7 ),
        .I5(\p_0_out_inferred__4/x_in[3][6]_i_5_n_0 ),
        .O(\x_in_reg[3][7]_0 [5]));
  LUT6 #(
    .INIT(64'h010C2084000A2000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_10 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00260010330000A0)) 
    \p_0_out_inferred__4/x_in[3][6]_i_11 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0508009000005000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_12 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h040A003033004000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_13 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400082000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_16 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0402003033004000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_17 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h030800B000003000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_18 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_6 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h040A007033004000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_19 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][6]_i_2 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_7_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][6]_i_8_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][6]_i_9_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030800B004003000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_20 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_6 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0502009C0C00D000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_21 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0003104040002000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_22 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_5 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000005800C800040)) 
    \p_0_out_inferred__4/x_in[3][6]_i_23 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][6]_i_3 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_10_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_11_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][6]_i_12_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][6]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__4/x_in[3][6]_i_5 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_17_n_0 ),
        .I2(\x_in_reg[3][7]_i_5_n_7 ),
        .I3(\p_0_out_inferred__4/x_in[3][6]_i_18_n_0 ),
        .I4(\x_in_reg[3][7]_i_3_n_6 ),
        .I5(\p_0_out_inferred__4/x_in[3][6]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000400E00E009040)) 
    \p_0_out_inferred__4/x_in[3][6]_i_6 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0100024000000000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_7 
       (.I0(\x_in_reg[3][7]_i_5_n_5 ),
        .I1(\x_in_reg[3][7]_i_13_n_7 ),
        .I2(\x_in_reg[3][7]_i_5_n_4 ),
        .I3(\x_in_reg[3][7]_i_3_n_4 ),
        .I4(\x_in_reg[3][7]_i_3_n_5 ),
        .I5(\x_in_reg[3][7]_i_5_n_6 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0508008C0C00D000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_8 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_3_n_4 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_13_n_7 ),
        .I5(\x_in_reg[3][7]_i_5_n_5 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0004003042008000)) 
    \p_0_out_inferred__4/x_in[3][6]_i_9 
       (.I0(\x_in_reg[3][7]_i_5_n_6 ),
        .I1(\x_in_reg[3][7]_i_3_n_5 ),
        .I2(\x_in_reg[3][7]_i_5_n_5 ),
        .I3(\x_in_reg[3][7]_i_13_n_7 ),
        .I4(\x_in_reg[3][7]_i_5_n_4 ),
        .I5(\x_in_reg[3][7]_i_3_n_4 ),
        .O(\p_0_out_inferred__4/x_in[3][6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_0_out_inferred__4/x_in[3][7]_i_2 
       (.I0(\x_in_reg[3][7]_i_3_n_7 ),
        .I1(\x_in_reg[3][7]_i_3_n_6 ),
        .I2(\p_0_out_inferred__4/x_in[3][7]_i_4_n_0 ),
        .I3(\x_in_reg[3][7]_i_5_n_7 ),
        .I4(p_reg__0),
        .O(\x_in_reg[3][7]_0 [6]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \p_0_out_inferred__4/x_in[3][7]_i_4 
       (.I0(\x_in_reg[3][7]_i_3_n_5 ),
        .I1(\x_in_reg[3][7]_i_5_n_5 ),
        .I2(\x_in_reg[3][7]_i_13_n_7 ),
        .I3(\x_in_reg[3][7]_i_5_n_4 ),
        .I4(\x_in_reg[3][7]_i_3_n_4 ),
        .I5(\x_in_reg[3][7]_i_5_n_6 ),
        .O(\p_0_out_inferred__4/x_in[3][7]_i_4_n_0 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_10 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_10_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_11 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_25_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_11_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_12 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_26_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_27_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_12_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_13 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_28_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_29_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_13_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][1]_i_2 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][1]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][1]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_2_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][1]_i_3 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][1]_i_9_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_3_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][1]_i_4 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][1]_i_10_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][1]_i_11_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_4_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][1]_i_5 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][1]_i_13_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_5_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_6 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_6_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_7 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_7_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_8 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_8_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][1]_i_9 
       (.I0(\p_0_out_inferred__4/x_in[3][1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][1]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][1]_i_9_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][2]_i_11 
       (.I0(\p_0_out_inferred__4/x_in[3][2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][2]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][2]_i_11_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][2]_i_12 
       (.I0(\p_0_out_inferred__4/x_in[3][2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][2]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][2]_i_12_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][2]_i_2 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][2]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][2]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][2]_i_2_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][2]_i_4 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][2]_i_11_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][2]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][2]_i_4_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][2]_i_6 
       (.I0(\p_0_out_inferred__4/x_in[3][2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][2]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][2]_i_6_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][2]_i_7 
       (.I0(\p_0_out_inferred__4/x_in[3][2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][2]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][2]_i_7_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][3]_i_2 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][3]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][3]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][3]_i_2_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][3]_i_3 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][3]_i_8_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][3]_i_9_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][3]_i_3_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][3]_i_6 
       (.I0(\p_0_out_inferred__4/x_in[3][3]_i_17_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_18_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][3]_i_6_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][3]_i_7 
       (.I0(\p_0_out_inferred__4/x_in[3][3]_i_19_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_20_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][3]_i_7_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][3]_i_8 
       (.I0(\p_0_out_inferred__4/x_in[3][3]_i_21_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_22_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][3]_i_8_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][3]_i_9 
       (.I0(\p_0_out_inferred__4/x_in[3][3]_i_23_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][3]_i_24_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][3]_i_9_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][4]_i_11 
       (.I0(\p_0_out_inferred__4/x_in[3][4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][4]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][4]_i_11_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][4]_i_12 
       (.I0(\p_0_out_inferred__4/x_in[3][4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][4]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][4]_i_12_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][4]_i_2 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][4]_i_6_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][4]_i_7_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][4]_i_2_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][4]_i_4 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][4]_i_11_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][4]_i_12_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][4]_i_4_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][4]_i_6 
       (.I0(\p_0_out_inferred__4/x_in[3][4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][4]_i_17_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][4]_i_6_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][4]_i_7 
       (.I0(\p_0_out_inferred__4/x_in[3][4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][4]_i_19_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][4]_i_7_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][5]_i_17 
       (.I0(\p_0_out_inferred__4/x_in[3][5]_i_19_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][5]_i_20_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][5]_i_17_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][5]_i_18 
       (.I0(\p_0_out_inferred__4/x_in[3][5]_i_21_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][5]_i_22_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][5]_i_18_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][5]_i_5 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][5]_i_17_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][5]_i_18_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][5]_i_5_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][6]_i_14 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_20_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_21_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][6]_i_14_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF7 \p_0_out_inferred__4/x_in_reg[3][6]_i_15 
       (.I0(\p_0_out_inferred__4/x_in[3][6]_i_22_n_0 ),
        .I1(\p_0_out_inferred__4/x_in[3][6]_i_23_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][6]_i_15_n_0 ),
        .S(\x_in_reg[3][7]_i_3_n_6 ));
  MUXF8 \p_0_out_inferred__4/x_in_reg[3][6]_i_4 
       (.I0(\p_0_out_inferred__4/x_in_reg[3][6]_i_14_n_0 ),
        .I1(\p_0_out_inferred__4/x_in_reg[3][6]_i_15_n_0 ),
        .O(\p_0_out_inferred__4/x_in_reg[3][6]_i_4_n_0 ),
        .S(\x_in_reg[3][7]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][1]_i_1 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][1]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][1]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__6/x_in_reg[4][1]_i_4_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_7 ),
        .I5(\p_0_out_inferred__6/x_in_reg[4][1]_i_5_n_0 ),
        .O(\x_in_reg[4][7]_0 [0]));
  LUT6 #(
    .INIT(64'h040800D021000000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_14 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B00000B000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_15 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_6 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000804000008A000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_16 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000900840A005000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_17 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1008007033004000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_18 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h050800D40400D000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_19 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0422003033004000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_20 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000038000800000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_21 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_6 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h040800B011004000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_22 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000DC008A00040)) 
    \p_0_out_inferred__6/x_in[4][1]_i_23 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h020000F202004000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_24 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0009008408005088)) 
    \p_0_out_inferred__6/x_in[4][1]_i_25 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1408003033004000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_26 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h050800F00800C000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_27 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h002600B019004020)) 
    \p_0_out_inferred__6/x_in[4][1]_i_28 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000400AA0A00D000)) 
    \p_0_out_inferred__6/x_in[4][1]_i_29 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][2]_i_1 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][2]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][2]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__6/x_in_reg[4][2]_i_4_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_7 ),
        .I5(\p_0_out_inferred__6/x_in[4][2]_i_5_n_0 ),
        .O(\x_in_reg[4][7]_0 [1]));
  LUT6 #(
    .INIT(64'h1253040000807000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_10 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_6_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h010E00C000082000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_13 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0002000001403040)) 
    \p_0_out_inferred__6/x_in[4][2]_i_14 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_5 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h003C680400082000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_15 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h050800F030000000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_16 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h050800D80C00D000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_17 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0104002002008000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_18 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000022C005C81000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_19 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_4 ),
        .I2(\x_in_reg[4][7]_i_6_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_5 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0003250040800000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_20 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000D050040A4C000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_21 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0104000002000000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_22 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000C00880E009048)) 
    \p_0_out_inferred__6/x_in[4][2]_i_23 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][2]_i_3 
       (.I0(\p_0_out_inferred__6/x_in[4][2]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_10_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][2]_i_9_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][2]_i_10_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][2]_i_5 
       (.I0(\p_0_out_inferred__6/x_in[4][2]_i_13_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][2]_i_14_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][2]_i_15_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][5]_i_18_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h002004C000000080)) 
    \p_0_out_inferred__6/x_in[4][2]_i_8 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D400005000)) 
    \p_0_out_inferred__6/x_in[4][2]_i_9 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][3]_i_1 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__6/x_in_reg[4][3]_i_4_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_7 ),
        .I5(\p_0_out_inferred__6/x_in_reg[4][3]_i_5_n_0 ),
        .O(\x_in_reg[4][7]_0 [2]));
  LUT6 #(
    .INIT(64'h042E001033004000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_10 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B80000B000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_11 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_6 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1408007023000000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_12 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0508009022004000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_17 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h010800840C00D000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_18 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000400A803006000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_19 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][3]_i_2 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_6_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_7_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][5]_i_8_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][3]_i_8_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000400C00E009040)) 
    \p_0_out_inferred__6/x_in[4][3]_i_20 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h140A003033004000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_21 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400A052008000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_22 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002600901B004080)) 
    \p_0_out_inferred__6/x_in[4][3]_i_23 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000400EA0A009040)) 
    \p_0_out_inferred__6/x_in[4][3]_i_24 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][3]_i_3 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_9_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_10_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][3]_i_11_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][3]_i_12_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020C63C002000000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_6 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_5 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h040A00B003004000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_7 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050800D032004000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_8 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400002000)) 
    \p_0_out_inferred__6/x_in[4][3]_i_9 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][4]_i_1 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][4]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][4]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__6/x_in_reg[4][4]_i_4_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_7 ),
        .I5(\p_0_out_inferred__6/x_in[4][4]_i_5_n_0 ),
        .O(\x_in_reg[4][7]_0 [3]));
  LUT6 #(
    .INIT(64'h1353040000A07000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_10 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_6_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000C200000082008)) 
    \p_0_out_inferred__6/x_in[4][4]_i_13 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0026009019000080)) 
    \p_0_out_inferred__6/x_in[4][4]_i_14 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h050800B40A005000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_15 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h025100000080F000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_16 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_6_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h050200980C00D000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_17 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h002004000008A000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_18 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000005E00C800040)) 
    \p_0_out_inferred__6/x_in[4][4]_i_19 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0153040000807000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_20 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_6_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0100009C0C00D000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_21 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400720A004000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_22 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h030421C000000000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_23 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_5 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][4]_i_3 
       (.I0(\p_0_out_inferred__6/x_in[4][4]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_20_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][4]_i_9_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][4]_i_10_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][4]_i_5 
       (.I0(\p_0_out_inferred__6/x_in[4][4]_i_13_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][4]_i_14_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][4]_i_15_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][6]_i_12_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000004C000000080)) 
    \p_0_out_inferred__6/x_in[4][4]_i_8 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D804005000)) 
    \p_0_out_inferred__6/x_in[4][4]_i_9 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][5]_i_1 
       (.I0(\p_0_out_inferred__6/x_in[4][5]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][5]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__6/x_in[4][5]_i_4_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_7 ),
        .I5(\p_0_out_inferred__6/x_in[4][5]_i_5_n_0 ),
        .O(\x_in_reg[4][7]_0 [4]));
  LUT6 #(
    .INIT(64'h000F10420400A000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_12 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h050A00840C00D000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_13 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h020400B042008000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_14 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h020004C802000080)) 
    \p_0_out_inferred__6/x_in[4][5]_i_15 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0033004007003000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_16 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_5 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h010C608000000000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_17 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0408003033004000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_18 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h1408007033004000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_19 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][5]_i_2 
       (.I0(\p_0_out_inferred__6/x_in[4][5]_i_6_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][5]_i_7_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][5]_i_8_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][5]_i_9_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030000B00000B000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_20 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_6 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0026003033004000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_21 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0028240000082000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_22 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][5]_i_4 
       (.I0(\p_0_out_inferred__6/x_in[4][6]_i_13_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][5]_i_12_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][5]_i_13_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][5]_i_14_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][5]_i_5 
       (.I0(\p_0_out_inferred__6/x_in[4][5]_i_15_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][5]_i_16_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][5]_i_17_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][5]_i_18_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000020C025C01000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_6 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_4 ),
        .I2(\x_in_reg[4][7]_i_6_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_5 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008040000082000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_7 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_4 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050200D80C00D000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_8 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0200007040008000)) 
    \p_0_out_inferred__6/x_in[4][5]_i_9 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][6]_i_1 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][6]_i_2_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\p_0_out_inferred__6/x_in[4][6]_i_4_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_7 ),
        .I5(\p_0_out_inferred__6/x_in[4][6]_i_5_n_0 ),
        .O(\x_in_reg[4][7]_0 [5]));
  LUT6 #(
    .INIT(64'h0402003033004000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_10 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h030800B000003000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_11 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_6 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h040A007033004000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_12 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000400E00E009040)) 
    \p_0_out_inferred__6/x_in[4][6]_i_13 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0100024000000000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_14 
       (.I0(\x_in_reg[4][7]_i_8_n_5 ),
        .I1(\x_in_reg[4][7]_i_15_n_7 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_6_n_4 ),
        .I4(\x_in_reg[4][7]_i_6_n_5 ),
        .I5(\x_in_reg[4][7]_i_8_n_6 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0508008C0C00D000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_15 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0004003042008000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_16 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h010C2084000A2000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_17 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00260010330000A0)) 
    \p_0_out_inferred__6/x_in[4][6]_i_18 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0508009000005000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_19 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h040A003033004000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_20 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h030800B004003000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_21 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_6 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0502009C0C00D000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_22 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_6_n_4 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_8_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0003104040002000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_23 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_8_n_5 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000005800C800040)) 
    \p_0_out_inferred__6/x_in[4][6]_i_24 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_6_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_5 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_15_n_7 ),
        .I5(\x_in_reg[4][7]_i_6_n_4 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][6]_i_3 
       (.I0(\p_0_out_inferred__6/x_in[4][6]_i_9_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_10_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][6]_i_11_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][6]_i_12_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][6]_i_4 
       (.I0(\p_0_out_inferred__6/x_in[4][6]_i_13_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_14_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][6]_i_15_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][6]_i_16_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \p_0_out_inferred__6/x_in[4][6]_i_5 
       (.I0(\p_0_out_inferred__6/x_in[4][6]_i_17_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_18_n_0 ),
        .I2(\x_in[4][6]_i_6_n_0 ),
        .I3(\p_0_out_inferred__6/x_in[4][6]_i_19_n_0 ),
        .I4(\x_in_reg[4][7]_i_6_n_6 ),
        .I5(\p_0_out_inferred__6/x_in[4][6]_i_20_n_0 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400082000)) 
    \p_0_out_inferred__6/x_in[4][6]_i_9 
       (.I0(\x_in_reg[4][7]_i_8_n_6 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_8_n_4 ),
        .I3(\x_in_reg[4][7]_i_15_n_7 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_6_n_5 ),
        .O(\p_0_out_inferred__6/x_in[4][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \p_0_out_inferred__6/x_in[4][7]_i_7 
       (.I0(\x_in_reg[4][7]_i_6_n_5 ),
        .I1(\x_in_reg[4][7]_i_8_n_5 ),
        .I2(\x_in_reg[4][7]_i_15_n_7 ),
        .I3(\x_in_reg[4][7]_i_8_n_4 ),
        .I4(\x_in_reg[4][7]_i_6_n_4 ),
        .I5(\x_in_reg[4][7]_i_8_n_6 ),
        .O(\p_0_out_inferred__6/x_in[4][7]_i_7_n_0 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_10 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_10_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_11 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_24_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_25_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_11_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_12 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_26_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_27_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_12_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_13 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_28_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_29_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_13_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][1]_i_2 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][1]_i_6_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][1]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_2_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][1]_i_3 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][1]_i_8_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][1]_i_9_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_3_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][1]_i_4 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][1]_i_10_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][1]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_4_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][1]_i_5 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][1]_i_12_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][1]_i_13_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_5_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_6 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_14_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_15_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_6_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_7 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_7_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_8 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_8_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][1]_i_9 
       (.I0(\p_0_out_inferred__6/x_in[4][1]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][1]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][1]_i_9_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][2]_i_11 
       (.I0(\p_0_out_inferred__6/x_in[4][2]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][2]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][2]_i_11_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][2]_i_12 
       (.I0(\p_0_out_inferred__6/x_in[4][2]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][2]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][2]_i_12_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][2]_i_2 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][2]_i_6_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][2]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][2]_i_2_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][2]_i_4 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][2]_i_11_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][2]_i_12_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][2]_i_4_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][2]_i_6 
       (.I0(\p_0_out_inferred__6/x_in[4][2]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][2]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][2]_i_6_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][2]_i_7 
       (.I0(\p_0_out_inferred__6/x_in[4][2]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][2]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][2]_i_7_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][3]_i_13 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_17_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_18_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][3]_i_13_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][3]_i_14 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_19_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_20_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][3]_i_14_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][3]_i_15 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_21_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_22_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][3]_i_15_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][3]_i_16 
       (.I0(\p_0_out_inferred__6/x_in[4][3]_i_23_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][3]_i_24_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][3]_i_16_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][3]_i_4 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][3]_i_13_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][3]_i_14_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][3]_i_4_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][3]_i_5 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][3]_i_15_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][3]_i_16_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][3]_i_5_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][4]_i_11 
       (.I0(\p_0_out_inferred__6/x_in[4][4]_i_20_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][4]_i_21_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][4]_i_11_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][4]_i_12 
       (.I0(\p_0_out_inferred__6/x_in[4][4]_i_22_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][4]_i_23_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][4]_i_12_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][4]_i_2 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][4]_i_6_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][4]_i_7_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][4]_i_2_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][4]_i_4 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][4]_i_11_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][4]_i_12_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][4]_i_4_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][4]_i_6 
       (.I0(\p_0_out_inferred__6/x_in[4][4]_i_16_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][4]_i_17_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][4]_i_6_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][4]_i_7 
       (.I0(\p_0_out_inferred__6/x_in[4][4]_i_18_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][4]_i_19_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][4]_i_7_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][5]_i_10 
       (.I0(\p_0_out_inferred__6/x_in[4][5]_i_19_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][5]_i_20_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][5]_i_10_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][5]_i_11 
       (.I0(\p_0_out_inferred__6/x_in[4][5]_i_21_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][5]_i_22_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][5]_i_11_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][5]_i_3 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][5]_i_10_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][5]_i_11_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][5]_i_3_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF8 \p_0_out_inferred__6/x_in_reg[4][6]_i_2 
       (.I0(\p_0_out_inferred__6/x_in_reg[4][6]_i_7_n_0 ),
        .I1(\p_0_out_inferred__6/x_in_reg[4][6]_i_8_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][6]_i_2_n_0 ),
        .S(\x_in[4][6]_i_6_n_0 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][6]_i_7 
       (.I0(\p_0_out_inferred__6/x_in[4][6]_i_21_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_22_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][6]_i_7_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  MUXF7 \p_0_out_inferred__6/x_in_reg[4][6]_i_8 
       (.I0(\p_0_out_inferred__6/x_in[4][6]_i_23_n_0 ),
        .I1(\p_0_out_inferred__6/x_in[4][6]_i_24_n_0 ),
        .O(\p_0_out_inferred__6/x_in_reg[4][6]_i_8_n_0 ),
        .S(\x_in_reg[4][7]_i_6_n_6 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[0] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[0]_i_1_n_0 ),
        .Q(p_reg__0),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[1] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[1]_i_1_n_0 ),
        .Q(p_reg__0__0[1]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[2] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[2]_i_1_n_0 ),
        .Q(p_reg__0__0[2]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[3] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[3]_i_1_n_0 ),
        .Q(p_reg__0__0[3]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[4] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[4]_i_1_n_0 ),
        .Q(p_reg__0__0[4]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[5] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[5]_i_1_n_0 ),
        .Q(p_reg__0__0[5]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[6] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[6]_i_1_n_0 ),
        .Q(p_reg__0__0[6]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[7] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[7]_i_1_n_0 ),
        .Q(p_reg__0__0[7]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[8] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[8]_i_1_n_0 ),
        .Q(p_reg__0__0[8]),
        .R(p));
  FDRE #(
    .INIT(1'b0)) 
    \p_reg[9] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\p[9]_i_2_n_0 ),
        .Q(p_reg__0__0[9]),
        .R(p));
  LUT1 #(
    .INIT(2'h1)) 
    \q[0]_i_1 
       (.I0(q_reg__0[0]),
        .O(\q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q[1]_i_1 
       (.I0(q_reg__0[0]),
        .I1(q_reg__0[1]),
        .O(\q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q[2]_i_1 
       (.I0(q_reg__0[1]),
        .I1(q_reg__0[0]),
        .I2(q_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q[3]_i_1 
       (.I0(q_reg__0[0]),
        .I1(q_reg__0[1]),
        .I2(q_reg__0[2]),
        .I3(q_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q[4]_i_1 
       (.I0(q_reg__0[3]),
        .I1(q_reg__0[2]),
        .I2(q_reg__0[1]),
        .I3(q_reg__0[0]),
        .I4(q_reg__0[4]),
        .O(p_0_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(sys_clk),
        .CE(p),
        .D(\q[0]_i_1_n_0 ),
        .Q(q_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(sys_clk),
        .CE(p),
        .D(\q[1]_i_1_n_0 ),
        .Q(q_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(sys_clk),
        .CE(p),
        .D(p_0_in[2]),
        .Q(q_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(sys_clk),
        .CE(p),
        .D(p_0_in[3]),
        .Q(q_reg__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(sys_clk),
        .CE(p),
        .D(p_0_in[4]),
        .Q(q_reg__0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][1]_i_1 
       (.I0(\x_in_reg[0][1]_i_2_n_0 ),
        .I1(\x_in_reg[0][1]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\x_in_reg[0][1]_i_4_n_0 ),
        .I4(p_1_out[5]),
        .I5(\x_in_reg[0][1]_i_5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h040800D021000000)) 
    \x_in[0][1]_i_14 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B00000B000)) 
    \x_in[0][1]_i_15 
       (.I0(p_1_out[7]),
        .I1(p_1_out[2]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000804000008A000)) 
    \x_in[0][1]_i_16 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .I5(p_1_out[7]),
        .O(\x_in[0][1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000900840A005000)) 
    \x_in[0][1]_i_17 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h1008007033004000)) 
    \x_in[0][1]_i_18 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h050800D40400D000)) 
    \x_in[0][1]_i_19 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0422003033004000)) 
    \x_in[0][1]_i_20 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000038000800000)) 
    \x_in[0][1]_i_21 
       (.I0(p_1_out[7]),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[8]),
        .O(\x_in[0][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h040800B011004000)) 
    \x_in[0][1]_i_22 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000DC008A00040)) 
    \x_in[0][1]_i_23 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[8]),
        .O(\x_in[0][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h020000F202004000)) 
    \x_in[0][1]_i_24 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0009008408005088)) 
    \x_in[0][1]_i_25 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1408003033004000)) 
    \x_in[0][1]_i_26 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h050800F00800C000)) 
    \x_in[0][1]_i_27 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h002600B019004020)) 
    \x_in[0][1]_i_28 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000400AA0A00D000)) 
    \x_in[0][1]_i_29 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][2]_i_1 
       (.I0(\x_in_reg[0][2]_i_2_n_0 ),
        .I1(\x_in[0][2]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\x_in_reg[0][2]_i_4_n_0 ),
        .I4(p_1_out[5]),
        .I5(\x_in[0][2]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1253040000807000)) 
    \x_in[0][2]_i_10 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[8]),
        .I4(p_1_out[9]),
        .I5(p_1_out[4]),
        .O(\x_in[0][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h010E00C000082000)) 
    \x_in[0][2]_i_13 
       (.I0(p_1_out[2]),
        .I1(p_1_out[3]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0002000001403040)) 
    \x_in[0][2]_i_14 
       (.I0(p_1_out[2]),
        .I1(p_1_out[4]),
        .I2(p_1_out[9]),
        .I3(p_1_out[3]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h003C680400082000)) 
    \x_in[0][2]_i_15 
       (.I0(p_1_out[2]),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(p_1_out[9]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h050800F030000000)) 
    \x_in[0][2]_i_16 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h050800D80C00D000)) 
    \x_in[0][2]_i_17 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0104002002008000)) 
    \x_in[0][2]_i_18 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000022C005C81000)) 
    \x_in[0][2]_i_19 
       (.I0(p_1_out[2]),
        .I1(p_1_out[4]),
        .I2(p_1_out[7]),
        .I3(p_1_out[3]),
        .I4(p_1_out[9]),
        .I5(p_1_out[8]),
        .O(\x_in[0][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0003250040800000)) 
    \x_in[0][2]_i_20 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .I5(p_1_out[8]),
        .O(\x_in[0][2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000D050040A4C000)) 
    \x_in[0][2]_i_21 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .I5(p_1_out[8]),
        .O(\x_in[0][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0104000002000000)) 
    \x_in[0][2]_i_22 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000C00880E009048)) 
    \x_in[0][2]_i_23 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][2]_i_3 
       (.I0(\x_in[0][2]_i_8_n_0 ),
        .I1(\x_in[0][3]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][2]_i_9_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][2]_i_10_n_0 ),
        .O(\x_in[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][2]_i_5 
       (.I0(\x_in[0][2]_i_13_n_0 ),
        .I1(\x_in[0][2]_i_14_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][2]_i_15_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][5]_i_18_n_0 ),
        .O(\x_in[0][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h002004C000000080)) 
    \x_in[0][2]_i_8 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[7]),
        .O(\x_in[0][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D400005000)) 
    \x_in[0][2]_i_9 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][3]_i_1 
       (.I0(\x_in[0][3]_i_2_n_0 ),
        .I1(\x_in[0][3]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\x_in_reg[0][3]_i_4_n_0 ),
        .I4(p_1_out[5]),
        .I5(\x_in_reg[0][3]_i_5_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h042E001033004000)) 
    \x_in[0][3]_i_10 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h030C00B80000B000)) 
    \x_in[0][3]_i_11 
       (.I0(p_1_out[7]),
        .I1(p_1_out[2]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1408007023000000)) 
    \x_in[0][3]_i_12 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0508009022004000)) 
    \x_in[0][3]_i_17 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h010800840C00D000)) 
    \x_in[0][3]_i_18 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000400A803006000)) 
    \x_in[0][3]_i_19 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][3]_i_2 
       (.I0(\x_in[0][3]_i_6_n_0 ),
        .I1(\x_in[0][3]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][5]_i_8_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][3]_i_8_n_0 ),
        .O(\x_in[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000400C00E009040)) 
    \x_in[0][3]_i_20 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h140A003033004000)) 
    \x_in[0][3]_i_21 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400A052008000)) 
    \x_in[0][3]_i_22 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h002600901B004080)) 
    \x_in[0][3]_i_23 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000400EA0A009040)) 
    \x_in[0][3]_i_24 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][3]_i_3 
       (.I0(\x_in[0][3]_i_9_n_0 ),
        .I1(\x_in[0][3]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][3]_i_11_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][3]_i_12_n_0 ),
        .O(\x_in[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020C63C002000000)) 
    \x_in[0][3]_i_6 
       (.I0(p_1_out[2]),
        .I1(p_1_out[4]),
        .I2(p_1_out[9]),
        .I3(p_1_out[3]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h040A00B003004000)) 
    \x_in[0][3]_i_7 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050800D032004000)) 
    \x_in[0][3]_i_8 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400002000)) 
    \x_in[0][3]_i_9 
       (.I0(p_1_out[2]),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(p_1_out[9]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][4]_i_1 
       (.I0(\x_in_reg[0][4]_i_2_n_0 ),
        .I1(\x_in[0][4]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\x_in_reg[0][4]_i_4_n_0 ),
        .I4(p_1_out[5]),
        .I5(\x_in[0][4]_i_5_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h1353040000A07000)) 
    \x_in[0][4]_i_10 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[8]),
        .I4(p_1_out[9]),
        .I5(p_1_out[4]),
        .O(\x_in[0][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000C200000082008)) 
    \x_in[0][4]_i_13 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[4]),
        .I3(p_1_out[9]),
        .I4(p_1_out[3]),
        .I5(p_1_out[7]),
        .O(\x_in[0][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0026009019000080)) 
    \x_in[0][4]_i_14 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h050800B40A005000)) 
    \x_in[0][4]_i_15 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h025100000080F000)) 
    \x_in[0][4]_i_16 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[8]),
        .I4(p_1_out[9]),
        .I5(p_1_out[4]),
        .O(\x_in[0][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h050200980C00D000)) 
    \x_in[0][4]_i_17 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h002004000008A000)) 
    \x_in[0][4]_i_18 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .I5(p_1_out[7]),
        .O(\x_in[0][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000005E00C800040)) 
    \x_in[0][4]_i_19 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[8]),
        .O(\x_in[0][4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0153040000807000)) 
    \x_in[0][4]_i_20 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[8]),
        .I4(p_1_out[9]),
        .I5(p_1_out[4]),
        .O(\x_in[0][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0100009C0C00D000)) 
    \x_in[0][4]_i_21 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000400720A004000)) 
    \x_in[0][4]_i_22 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h030421C000000000)) 
    \x_in[0][4]_i_23 
       (.I0(p_1_out[2]),
        .I1(p_1_out[4]),
        .I2(p_1_out[9]),
        .I3(p_1_out[3]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][4]_i_3 
       (.I0(\x_in[0][4]_i_8_n_0 ),
        .I1(\x_in[0][6]_i_19_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][4]_i_9_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][4]_i_10_n_0 ),
        .O(\x_in[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][4]_i_5 
       (.I0(\x_in[0][4]_i_13_n_0 ),
        .I1(\x_in[0][4]_i_14_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][4]_i_15_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][6]_i_11_n_0 ),
        .O(\x_in[0][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000004C000000080)) 
    \x_in[0][4]_i_8 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[7]),
        .O(\x_in[0][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h050A00D804005000)) 
    \x_in[0][4]_i_9 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][5]_i_1 
       (.I0(\x_in[0][5]_i_2_n_0 ),
        .I1(\x_in_reg[0][5]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\x_in[0][5]_i_4_n_0 ),
        .I4(p_1_out[5]),
        .I5(\x_in[0][5]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h000F10420400A000)) 
    \x_in[0][5]_i_12 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[4]),
        .I3(p_1_out[9]),
        .I4(p_1_out[3]),
        .I5(p_1_out[8]),
        .O(\x_in[0][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h050A00840C00D000)) 
    \x_in[0][5]_i_13 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h020400B042008000)) 
    \x_in[0][5]_i_14 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h020004C802000080)) 
    \x_in[0][5]_i_15 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[7]),
        .O(\x_in[0][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0033004007003000)) 
    \x_in[0][5]_i_16 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[3]),
        .I4(p_1_out[9]),
        .I5(p_1_out[4]),
        .O(\x_in[0][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h010C608000000000)) 
    \x_in[0][5]_i_17 
       (.I0(p_1_out[2]),
        .I1(p_1_out[3]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0408003033004000)) 
    \x_in[0][5]_i_18 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h1408007033004000)) 
    \x_in[0][5]_i_19 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][5]_i_2 
       (.I0(\x_in[0][5]_i_6_n_0 ),
        .I1(\x_in[0][5]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][5]_i_8_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][5]_i_9_n_0 ),
        .O(\x_in[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030000B00000B000)) 
    \x_in[0][5]_i_20 
       (.I0(p_1_out[7]),
        .I1(p_1_out[2]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0026003033004000)) 
    \x_in[0][5]_i_21 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0028240000082000)) 
    \x_in[0][5]_i_22 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .I5(p_1_out[7]),
        .O(\x_in[0][5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][5]_i_4 
       (.I0(\x_in[0][6]_i_12_n_0 ),
        .I1(\x_in[0][5]_i_12_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][5]_i_13_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][5]_i_14_n_0 ),
        .O(\x_in[0][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][5]_i_5 
       (.I0(\x_in[0][5]_i_15_n_0 ),
        .I1(\x_in[0][5]_i_16_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][5]_i_17_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][5]_i_18_n_0 ),
        .O(\x_in[0][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000020C025C01000)) 
    \x_in[0][5]_i_6 
       (.I0(p_1_out[2]),
        .I1(p_1_out[4]),
        .I2(p_1_out[7]),
        .I3(p_1_out[3]),
        .I4(p_1_out[9]),
        .I5(p_1_out[8]),
        .O(\x_in[0][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008040000082000)) 
    \x_in[0][5]_i_7 
       (.I0(p_1_out[2]),
        .I1(p_1_out[8]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .I5(p_1_out[7]),
        .O(\x_in[0][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h050200D80C00D000)) 
    \x_in[0][5]_i_8 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0200007040008000)) 
    \x_in[0][5]_i_9 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][6]_i_1 
       (.I0(\x_in_reg[0][6]_i_2_n_0 ),
        .I1(\x_in[0][6]_i_3_n_0 ),
        .I2(p_reg__0),
        .I3(\x_in[0][6]_i_4_n_0 ),
        .I4(p_1_out[5]),
        .I5(\x_in[0][6]_i_5_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h030800B000003000)) 
    \x_in[0][6]_i_10 
       (.I0(p_1_out[7]),
        .I1(p_1_out[2]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h040A007033004000)) 
    \x_in[0][6]_i_11 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000400E00E009040)) 
    \x_in[0][6]_i_12 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0100024000000000)) 
    \x_in[0][6]_i_13 
       (.I0(p_1_out[3]),
        .I1(p_1_out[9]),
        .I2(p_1_out[4]),
        .I3(p_1_out[8]),
        .I4(p_1_out[7]),
        .I5(p_1_out[2]),
        .O(\x_in[0][6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0508008C0C00D000)) 
    \x_in[0][6]_i_14 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0004003042008000)) 
    \x_in[0][6]_i_15 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[9]),
        .I4(p_1_out[4]),
        .I5(p_1_out[8]),
        .O(\x_in[0][6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h010C2084000A2000)) 
    \x_in[0][6]_i_16 
       (.I0(p_1_out[2]),
        .I1(p_1_out[3]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00260010330000A0)) 
    \x_in[0][6]_i_17 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0508009000005000)) 
    \x_in[0][6]_i_18 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h040A003033004000)) 
    \x_in[0][6]_i_19 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h030800B004003000)) 
    \x_in[0][6]_i_20 
       (.I0(p_1_out[7]),
        .I1(p_1_out[2]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0502009C0C00D000)) 
    \x_in[0][6]_i_21 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0003104040002000)) 
    \x_in[0][6]_i_22 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[4]),
        .I3(p_1_out[9]),
        .I4(p_1_out[3]),
        .I5(p_1_out[8]),
        .O(\x_in[0][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000005800C800040)) 
    \x_in[0][6]_i_23 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[8]),
        .O(\x_in[0][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][6]_i_3 
       (.I0(\x_in[0][6]_i_8_n_0 ),
        .I1(\x_in[0][6]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][6]_i_10_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][6]_i_11_n_0 ),
        .O(\x_in[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][6]_i_4 
       (.I0(\x_in[0][6]_i_12_n_0 ),
        .I1(\x_in[0][6]_i_13_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][6]_i_14_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][6]_i_15_n_0 ),
        .O(\x_in[0][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_in[0][6]_i_5 
       (.I0(\x_in[0][6]_i_16_n_0 ),
        .I1(\x_in[0][6]_i_17_n_0 ),
        .I2(p_1_out[1]),
        .I3(\x_in[0][6]_i_18_n_0 ),
        .I4(p_1_out[6]),
        .I5(\x_in[0][6]_i_19_n_0 ),
        .O(\x_in[0][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0018680400082000)) 
    \x_in[0][6]_i_8 
       (.I0(p_1_out[2]),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(p_1_out[9]),
        .I4(p_1_out[8]),
        .I5(p_1_out[7]),
        .O(\x_in[0][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0402003033004000)) 
    \x_in[0][6]_i_9 
       (.I0(p_1_out[2]),
        .I1(p_1_out[7]),
        .I2(p_1_out[8]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[3]),
        .O(\x_in[0][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAFAAAFAAAEEEE)) 
    \x_in[0][7]_i_1 
       (.I0(\x_in[0][7]_i_3_n_0 ),
        .I1(\x_in[0][7]_i_4_n_0 ),
        .I2(p_reg__0__0[5]),
        .I3(en_din),
        .I4(p_reg__0),
        .I5(p_reg__0__0[1]),
        .O(SR));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \x_in[0][7]_i_10 
       (.I0(p_reg__0__0[7]),
        .I1(q_reg__0[2]),
        .I2(p_reg__0__0[8]),
        .I3(q_reg__0[3]),
        .O(\x_in[0][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \x_in[0][7]_i_11 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[7]),
        .I3(q_reg__0[2]),
        .O(\x_in[0][7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x_in[0][7]_i_12 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[5]),
        .O(\x_in[0][7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_in[0][7]_i_13 
       (.I0(p_reg__0__0[5]),
        .I1(q_reg__0[0]),
        .O(\x_in[0][7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[0][7]_i_15 
       (.I0(p_reg__0__0[4]),
        .O(\x_in[0][7]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[0][7]_i_16 
       (.I0(p_reg__0__0[3]),
        .O(\x_in[0][7]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[0][7]_i_17 
       (.I0(p_reg__0__0[2]),
        .O(\x_in[0][7]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[0][7]_i_18 
       (.I0(p_reg__0__0[1]),
        .O(\x_in[0][7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \x_in[0][7]_i_19 
       (.I0(p_reg__0__0[9]),
        .I1(q_reg__0[4]),
        .I2(q_reg__0[3]),
        .I3(p_reg__0__0[8]),
        .O(\x_in[0][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \x_in[0][7]_i_2 
       (.I0(p_1_out[5]),
        .I1(p_1_out[6]),
        .I2(\x_in[0][7]_i_6_n_0 ),
        .I3(p_1_out[1]),
        .I4(p_reg__0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    \x_in[0][7]_i_3 
       (.I0(p_reg__0__0[4]),
        .I1(p_reg__0__0[3]),
        .I2(p_reg__0__0[2]),
        .I3(p_reg__0__0[5]),
        .I4(en_din),
        .I5(\x_in[4][7]_i_3_n_0 ),
        .O(\x_in[0][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \x_in[0][7]_i_4 
       (.I0(p_reg__0__0[5]),
        .I1(en_din),
        .I2(p_reg__0__0[2]),
        .I3(p_reg__0__0[3]),
        .I4(p_reg__0__0[4]),
        .O(\x_in[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \x_in[0][7]_i_6 
       (.I0(p_1_out[7]),
        .I1(p_1_out[3]),
        .I2(p_1_out[9]),
        .I3(p_1_out[4]),
        .I4(p_1_out[8]),
        .I5(p_1_out[2]),
        .O(\x_in[0][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_in[0][7]_i_8 
       (.I0(q_reg__0[3]),
        .I1(p_reg__0__0[8]),
        .O(\x_in[0][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_in[0][7]_i_9 
       (.I0(q_reg__0[2]),
        .I1(p_reg__0__0[7]),
        .O(\x_in[0][7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFEAEAEAE)) 
    \x_in[1][7]_i_1 
       (.I0(\x_in[0][7]_i_3_n_0 ),
        .I1(\x_in[0][7]_i_4_n_0 ),
        .I2(p_reg__0__0[1]),
        .I3(p_reg__0__0[5]),
        .I4(en_din),
        .O(\x_in_reg[1][6]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_in[1][7]_i_10 
       (.I0(q_reg__0[0]),
        .I1(p_reg__0__0[5]),
        .O(\x_in[1][7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[1][7]_i_11 
       (.I0(p_reg__0__0[4]),
        .O(\x_in[1][7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[1][7]_i_13 
       (.I0(p_reg__0__0[3]),
        .O(\x_in[1][7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[1][7]_i_14 
       (.I0(p_reg__0__0[2]),
        .O(\x_in[1][7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[1][7]_i_15 
       (.I0(p_reg__0__0[1]),
        .O(\x_in[1][7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFF6A)) 
    \x_in[1][7]_i_16 
       (.I0(q_reg__0[2]),
        .I1(q_reg__0[0]),
        .I2(q_reg__0[1]),
        .I3(p_reg__0__0[7]),
        .O(\x_in[1][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFF808000007F)) 
    \x_in[1][7]_i_17 
       (.I0(q_reg__0[2]),
        .I1(q_reg__0[1]),
        .I2(q_reg__0[0]),
        .I3(p_reg__0__0[8]),
        .I4(q_reg__0[3]),
        .I5(\x_in[1][7]_i_19_n_0 ),
        .O(\x_in[1][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h963C3C693C693C69)) 
    \x_in[1][7]_i_18 
       (.I0(p_reg__0__0[7]),
        .I1(q_reg__0[3]),
        .I2(p_reg__0__0[8]),
        .I3(q_reg__0[2]),
        .I4(q_reg__0[1]),
        .I5(q_reg__0[0]),
        .O(\x_in[1][7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_in[1][7]_i_19 
       (.I0(q_reg__0[4]),
        .I1(p_reg__0__0[9]),
        .O(\x_in[1][7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \x_in[1][7]_i_6 
       (.I0(q_reg__0[1]),
        .I1(q_reg__0[0]),
        .I2(p_reg__0__0[6]),
        .O(\x_in[1][7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[1][7]_i_7 
       (.I0(p_reg__0__0[5]),
        .O(\x_in[1][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h817E7E81)) 
    \x_in[1][7]_i_8 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[0]),
        .I2(q_reg__0[1]),
        .I3(q_reg__0[2]),
        .I4(p_reg__0__0[7]),
        .O(\x_in[1][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \x_in[1][7]_i_9 
       (.I0(q_reg__0[0]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[6]),
        .I3(p_reg__0__0[5]),
        .O(\x_in[1][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEAEEEAEEEAEEE)) 
    \x_in[2][7]_i_1 
       (.I0(\x_in[0][7]_i_3_n_0 ),
        .I1(\x_in[0][7]_i_4_n_0 ),
        .I2(p_reg__0),
        .I3(p_reg__0__0[1]),
        .I4(p_reg__0__0[5]),
        .I5(en_din),
        .O(\x_in_reg[2][6]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_in[2][7]_i_10 
       (.I0(p_reg__0__0[5]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[6]),
        .O(\x_in[2][7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_in[2][7]_i_11 
       (.I0(p_reg__0__0[5]),
        .I1(q_reg__0[0]),
        .O(\x_in[2][7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[2][7]_i_13 
       (.I0(p_reg__0__0[4]),
        .O(\x_in[2][7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[2][7]_i_14 
       (.I0(p_reg__0__0[3]),
        .O(\x_in[2][7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[2][7]_i_15 
       (.I0(p_reg__0__0[2]),
        .O(\x_in[2][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h87780FF00FF07887)) 
    \x_in[2][7]_i_16 
       (.I0(q_reg__0[1]),
        .I1(q_reg__0[2]),
        .I2(p_reg__0__0[9]),
        .I3(q_reg__0[4]),
        .I4(q_reg__0[3]),
        .I5(p_reg__0__0[8]),
        .O(\x_in[2][7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \x_in[2][7]_i_2 
       (.I0(\x_in_reg[2][7]_i_3_n_7 ),
        .I1(\x_in_reg[2][7]_i_3_n_6 ),
        .I2(\p_0_out_inferred__2/x_in[2][7]_i_4_n_0 ),
        .I3(\x_in_reg[2][7]_i_5_n_7 ),
        .I4(p_reg__0),
        .O(\x_in_reg[2][7]_0 [6]));
  LUT3 #(
    .INIT(8'hF6)) 
    \x_in[2][7]_i_6 
       (.I0(q_reg__0[2]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[7]),
        .O(\x_in[2][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_in[2][7]_i_7 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[1]),
        .O(\x_in[2][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \x_in[2][7]_i_8 
       (.I0(p_reg__0__0[7]),
        .I1(q_reg__0[3]),
        .I2(p_reg__0__0[8]),
        .I3(q_reg__0[1]),
        .I4(q_reg__0[2]),
        .O(\x_in[2][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h963C)) 
    \x_in[2][7]_i_9 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[2]),
        .I2(p_reg__0__0[7]),
        .I3(q_reg__0[1]),
        .O(\x_in[2][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \x_in[3][7]_i_1 
       (.I0(p_reg__0__0[4]),
        .I1(p_reg__0__0[3]),
        .I2(p_reg__0__0[2]),
        .I3(en_din),
        .I4(p_reg__0__0[5]),
        .I5(\x_in[0][7]_i_3_n_0 ),
        .O(\x_in_reg[3][6]_0 ));
  LUT5 #(
    .INIT(32'hE1871E78)) 
    \x_in[3][7]_i_10 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[1]),
        .I2(q_reg__0[2]),
        .I3(q_reg__0[0]),
        .I4(p_reg__0__0[7]),
        .O(\x_in[3][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \x_in[3][7]_i_11 
       (.I0(q_reg__0[1]),
        .I1(q_reg__0[0]),
        .I2(p_reg__0__0[6]),
        .I3(p_reg__0__0[5]),
        .O(\x_in[3][7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_in[3][7]_i_12 
       (.I0(q_reg__0[0]),
        .I1(p_reg__0__0[5]),
        .O(\x_in[3][7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[3][7]_i_14 
       (.I0(p_reg__0__0[4]),
        .O(\x_in[3][7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[3][7]_i_15 
       (.I0(p_reg__0__0[3]),
        .O(\x_in[3][7]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[3][7]_i_16 
       (.I0(p_reg__0__0[2]),
        .O(\x_in[3][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h787878E1E1E1E1E1)) 
    \x_in[3][7]_i_17 
       (.I0(p_reg__0__0[8]),
        .I1(q_reg__0[3]),
        .I2(\x_in[1][7]_i_19_n_0 ),
        .I3(q_reg__0[1]),
        .I4(q_reg__0[0]),
        .I5(q_reg__0[2]),
        .O(\x_in[3][7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFF56)) 
    \x_in[3][7]_i_6 
       (.I0(q_reg__0[2]),
        .I1(q_reg__0[0]),
        .I2(q_reg__0[1]),
        .I3(p_reg__0__0[7]),
        .O(\x_in[3][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hF9)) 
    \x_in[3][7]_i_7 
       (.I0(q_reg__0[0]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[6]),
        .O(\x_in[3][7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[3][7]_i_8 
       (.I0(p_reg__0__0[5]),
        .O(\x_in[3][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8881777E777E8881)) 
    \x_in[3][7]_i_9 
       (.I0(p_reg__0__0[7]),
        .I1(q_reg__0[2]),
        .I2(q_reg__0[0]),
        .I3(q_reg__0[1]),
        .I4(p_reg__0__0[8]),
        .I5(q_reg__0[3]),
        .O(\x_in[3][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_in[4][6]_i_6 
       (.I0(p_reg__0),
        .I1(p_reg__0__0[1]),
        .O(\x_in[4][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFAAAAAABAFAAAA)) 
    \x_in[4][7]_i_1 
       (.I0(\x_in[4][7]_i_3_n_0 ),
        .I1(\x_in[4][7]_i_4_n_0 ),
        .I2(\x_in[4][7]_i_5_n_0 ),
        .I3(p_reg__0__0[2]),
        .I4(en_din),
        .I5(p_reg__0__0[5]),
        .O(\x_in_reg[4][6]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \x_in[4][7]_i_10 
       (.I0(q_reg__0[1]),
        .I1(p_reg__0__0[6]),
        .O(\x_in[4][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h963C)) 
    \x_in[4][7]_i_11 
       (.I0(p_reg__0__0[7]),
        .I1(q_reg__0[3]),
        .I2(p_reg__0__0[8]),
        .I3(q_reg__0[2]),
        .O(\x_in[4][7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \x_in[4][7]_i_12 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[7]),
        .I3(q_reg__0[2]),
        .O(\x_in[4][7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x_in[4][7]_i_13 
       (.I0(p_reg__0__0[6]),
        .I1(q_reg__0[1]),
        .I2(p_reg__0__0[5]),
        .O(\x_in[4][7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \x_in[4][7]_i_14 
       (.I0(p_reg__0__0[5]),
        .I1(q_reg__0[0]),
        .O(\x_in[4][7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[4][7]_i_16 
       (.I0(p_reg__0__0[4]),
        .O(\x_in[4][7]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[4][7]_i_17 
       (.I0(p_reg__0__0[3]),
        .O(\x_in[4][7]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_in[4][7]_i_18 
       (.I0(p_reg__0__0[1]),
        .O(\x_in[4][7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \x_in[4][7]_i_19 
       (.I0(q_reg__0[2]),
        .I1(p_reg__0__0[9]),
        .I2(q_reg__0[4]),
        .I3(q_reg__0[3]),
        .I4(p_reg__0__0[8]),
        .O(\x_in[4][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \x_in[4][7]_i_2 
       (.I0(\x_in_reg[4][7]_i_6_n_7 ),
        .I1(\x_in_reg[4][7]_i_6_n_6 ),
        .I2(\p_0_out_inferred__6/x_in[4][7]_i_7_n_0 ),
        .I3(p_reg__0__0[1]),
        .I4(p_reg__0),
        .O(\x_in_reg[4][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \x_in[4][7]_i_3 
       (.I0(p_reg__0__0[8]),
        .I1(p_reg__0__0[9]),
        .I2(p_reg__0__0[6]),
        .I3(p_reg__0__0[7]),
        .I4(en_din),
        .O(\x_in[4][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_in[4][7]_i_4 
       (.I0(p_reg__0),
        .I1(p_reg__0__0[1]),
        .O(\x_in[4][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \x_in[4][7]_i_5 
       (.I0(p_reg__0__0[3]),
        .I1(p_reg__0__0[4]),
        .O(\x_in[4][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_in[4][7]_i_9 
       (.I0(p_reg__0__0[7]),
        .I1(q_reg__0[2]),
        .O(\x_in[4][7]_i_9_n_0 ));
  FDRE \x_in_reg[0][1] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  MUXF7 \x_in_reg[0][1]_i_10 
       (.I0(\x_in[0][1]_i_22_n_0 ),
        .I1(\x_in[0][1]_i_23_n_0 ),
        .O(\x_in_reg[0][1]_i_10_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][1]_i_11 
       (.I0(\x_in[0][1]_i_24_n_0 ),
        .I1(\x_in[0][1]_i_25_n_0 ),
        .O(\x_in_reg[0][1]_i_11_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][1]_i_12 
       (.I0(\x_in[0][1]_i_26_n_0 ),
        .I1(\x_in[0][1]_i_27_n_0 ),
        .O(\x_in_reg[0][1]_i_12_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][1]_i_13 
       (.I0(\x_in[0][1]_i_28_n_0 ),
        .I1(\x_in[0][1]_i_29_n_0 ),
        .O(\x_in_reg[0][1]_i_13_n_0 ),
        .S(p_1_out[6]));
  MUXF8 \x_in_reg[0][1]_i_2 
       (.I0(\x_in_reg[0][1]_i_6_n_0 ),
        .I1(\x_in_reg[0][1]_i_7_n_0 ),
        .O(\x_in_reg[0][1]_i_2_n_0 ),
        .S(p_1_out[1]));
  MUXF8 \x_in_reg[0][1]_i_3 
       (.I0(\x_in_reg[0][1]_i_8_n_0 ),
        .I1(\x_in_reg[0][1]_i_9_n_0 ),
        .O(\x_in_reg[0][1]_i_3_n_0 ),
        .S(p_1_out[1]));
  MUXF8 \x_in_reg[0][1]_i_4 
       (.I0(\x_in_reg[0][1]_i_10_n_0 ),
        .I1(\x_in_reg[0][1]_i_11_n_0 ),
        .O(\x_in_reg[0][1]_i_4_n_0 ),
        .S(p_1_out[1]));
  MUXF8 \x_in_reg[0][1]_i_5 
       (.I0(\x_in_reg[0][1]_i_12_n_0 ),
        .I1(\x_in_reg[0][1]_i_13_n_0 ),
        .O(\x_in_reg[0][1]_i_5_n_0 ),
        .S(p_1_out[1]));
  MUXF7 \x_in_reg[0][1]_i_6 
       (.I0(\x_in[0][1]_i_14_n_0 ),
        .I1(\x_in[0][1]_i_15_n_0 ),
        .O(\x_in_reg[0][1]_i_6_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][1]_i_7 
       (.I0(\x_in[0][1]_i_16_n_0 ),
        .I1(\x_in[0][1]_i_17_n_0 ),
        .O(\x_in_reg[0][1]_i_7_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][1]_i_8 
       (.I0(\x_in[0][1]_i_18_n_0 ),
        .I1(\x_in[0][1]_i_19_n_0 ),
        .O(\x_in_reg[0][1]_i_8_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][1]_i_9 
       (.I0(\x_in[0][1]_i_20_n_0 ),
        .I1(\x_in[0][1]_i_21_n_0 ),
        .O(\x_in_reg[0][1]_i_9_n_0 ),
        .S(p_1_out[6]));
  FDRE \x_in_reg[0][2] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  MUXF7 \x_in_reg[0][2]_i_11 
       (.I0(\x_in[0][2]_i_20_n_0 ),
        .I1(\x_in[0][2]_i_21_n_0 ),
        .O(\x_in_reg[0][2]_i_11_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][2]_i_12 
       (.I0(\x_in[0][2]_i_22_n_0 ),
        .I1(\x_in[0][2]_i_23_n_0 ),
        .O(\x_in_reg[0][2]_i_12_n_0 ),
        .S(p_1_out[6]));
  MUXF8 \x_in_reg[0][2]_i_2 
       (.I0(\x_in_reg[0][2]_i_6_n_0 ),
        .I1(\x_in_reg[0][2]_i_7_n_0 ),
        .O(\x_in_reg[0][2]_i_2_n_0 ),
        .S(p_1_out[1]));
  MUXF8 \x_in_reg[0][2]_i_4 
       (.I0(\x_in_reg[0][2]_i_11_n_0 ),
        .I1(\x_in_reg[0][2]_i_12_n_0 ),
        .O(\x_in_reg[0][2]_i_4_n_0 ),
        .S(p_1_out[1]));
  MUXF7 \x_in_reg[0][2]_i_6 
       (.I0(\x_in[0][2]_i_16_n_0 ),
        .I1(\x_in[0][2]_i_17_n_0 ),
        .O(\x_in_reg[0][2]_i_6_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][2]_i_7 
       (.I0(\x_in[0][2]_i_18_n_0 ),
        .I1(\x_in[0][2]_i_19_n_0 ),
        .O(\x_in_reg[0][2]_i_7_n_0 ),
        .S(p_1_out[6]));
  FDRE \x_in_reg[0][3] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  MUXF7 \x_in_reg[0][3]_i_13 
       (.I0(\x_in[0][3]_i_17_n_0 ),
        .I1(\x_in[0][3]_i_18_n_0 ),
        .O(\x_in_reg[0][3]_i_13_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][3]_i_14 
       (.I0(\x_in[0][3]_i_19_n_0 ),
        .I1(\x_in[0][3]_i_20_n_0 ),
        .O(\x_in_reg[0][3]_i_14_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][3]_i_15 
       (.I0(\x_in[0][3]_i_21_n_0 ),
        .I1(\x_in[0][3]_i_22_n_0 ),
        .O(\x_in_reg[0][3]_i_15_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][3]_i_16 
       (.I0(\x_in[0][3]_i_23_n_0 ),
        .I1(\x_in[0][3]_i_24_n_0 ),
        .O(\x_in_reg[0][3]_i_16_n_0 ),
        .S(p_1_out[6]));
  MUXF8 \x_in_reg[0][3]_i_4 
       (.I0(\x_in_reg[0][3]_i_13_n_0 ),
        .I1(\x_in_reg[0][3]_i_14_n_0 ),
        .O(\x_in_reg[0][3]_i_4_n_0 ),
        .S(p_1_out[1]));
  MUXF8 \x_in_reg[0][3]_i_5 
       (.I0(\x_in_reg[0][3]_i_15_n_0 ),
        .I1(\x_in_reg[0][3]_i_16_n_0 ),
        .O(\x_in_reg[0][3]_i_5_n_0 ),
        .S(p_1_out[1]));
  FDRE \x_in_reg[0][4] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  MUXF7 \x_in_reg[0][4]_i_11 
       (.I0(\x_in[0][4]_i_20_n_0 ),
        .I1(\x_in[0][4]_i_21_n_0 ),
        .O(\x_in_reg[0][4]_i_11_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][4]_i_12 
       (.I0(\x_in[0][4]_i_22_n_0 ),
        .I1(\x_in[0][4]_i_23_n_0 ),
        .O(\x_in_reg[0][4]_i_12_n_0 ),
        .S(p_1_out[6]));
  MUXF8 \x_in_reg[0][4]_i_2 
       (.I0(\x_in_reg[0][4]_i_6_n_0 ),
        .I1(\x_in_reg[0][4]_i_7_n_0 ),
        .O(\x_in_reg[0][4]_i_2_n_0 ),
        .S(p_1_out[1]));
  MUXF8 \x_in_reg[0][4]_i_4 
       (.I0(\x_in_reg[0][4]_i_11_n_0 ),
        .I1(\x_in_reg[0][4]_i_12_n_0 ),
        .O(\x_in_reg[0][4]_i_4_n_0 ),
        .S(p_1_out[1]));
  MUXF7 \x_in_reg[0][4]_i_6 
       (.I0(\x_in[0][4]_i_16_n_0 ),
        .I1(\x_in[0][4]_i_17_n_0 ),
        .O(\x_in_reg[0][4]_i_6_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][4]_i_7 
       (.I0(\x_in[0][4]_i_18_n_0 ),
        .I1(\x_in[0][4]_i_19_n_0 ),
        .O(\x_in_reg[0][4]_i_7_n_0 ),
        .S(p_1_out[6]));
  FDRE \x_in_reg[0][5] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  MUXF7 \x_in_reg[0][5]_i_10 
       (.I0(\x_in[0][5]_i_19_n_0 ),
        .I1(\x_in[0][5]_i_20_n_0 ),
        .O(\x_in_reg[0][5]_i_10_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][5]_i_11 
       (.I0(\x_in[0][5]_i_21_n_0 ),
        .I1(\x_in[0][5]_i_22_n_0 ),
        .O(\x_in_reg[0][5]_i_11_n_0 ),
        .S(p_1_out[6]));
  MUXF8 \x_in_reg[0][5]_i_3 
       (.I0(\x_in_reg[0][5]_i_10_n_0 ),
        .I1(\x_in_reg[0][5]_i_11_n_0 ),
        .O(\x_in_reg[0][5]_i_3_n_0 ),
        .S(p_1_out[1]));
  FDRE \x_in_reg[0][6] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  MUXF8 \x_in_reg[0][6]_i_2 
       (.I0(\x_in_reg[0][6]_i_6_n_0 ),
        .I1(\x_in_reg[0][6]_i_7_n_0 ),
        .O(\x_in_reg[0][6]_i_2_n_0 ),
        .S(p_1_out[1]));
  MUXF7 \x_in_reg[0][6]_i_6 
       (.I0(\x_in[0][6]_i_20_n_0 ),
        .I1(\x_in[0][6]_i_21_n_0 ),
        .O(\x_in_reg[0][6]_i_6_n_0 ),
        .S(p_1_out[6]));
  MUXF7 \x_in_reg[0][6]_i_7 
       (.I0(\x_in[0][6]_i_22_n_0 ),
        .I1(\x_in[0][6]_i_23_n_0 ),
        .O(\x_in_reg[0][6]_i_7_n_0 ),
        .S(p_1_out[6]));
  FDRE \x_in_reg[0][7] 
       (.C(sys_clk),
        .CE(en_din),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  CARRY4 \x_in_reg[0][7]_i_14 
       (.CI(\x_in_reg[0][7]_i_5_n_0 ),
        .CO(\NLW_x_in_reg[0][7]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_in_reg[0][7]_i_14_O_UNCONNECTED [3:1],p_1_out[9]}),
        .S({1'b0,1'b0,1'b0,\x_in[0][7]_i_19_n_0 }));
  CARRY4 \x_in_reg[0][7]_i_5 
       (.CI(\x_in_reg[0][7]_i_7_n_0 ),
        .CO({\x_in_reg[0][7]_i_5_n_0 ,\x_in_reg[0][7]_i_5_n_1 ,\x_in_reg[0][7]_i_5_n_2 ,\x_in_reg[0][7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_in[0][7]_i_8_n_0 ,\x_in[0][7]_i_9_n_0 ,p_reg__0__0[5],q_reg__0[0]}),
        .O(p_1_out[8:5]),
        .S({\x_in[0][7]_i_10_n_0 ,\x_in[0][7]_i_11_n_0 ,\x_in[0][7]_i_12_n_0 ,\x_in[0][7]_i_13_n_0 }));
  CARRY4 \x_in_reg[0][7]_i_7 
       (.CI(1'b0),
        .CO({\x_in_reg[0][7]_i_7_n_0 ,\x_in_reg[0][7]_i_7_n_1 ,\x_in_reg[0][7]_i_7_n_2 ,\x_in_reg[0][7]_i_7_n_3 }),
        .CYINIT(p_reg__0),
        .DI(p_reg__0__0[4:1]),
        .O(p_1_out[4:1]),
        .S({\x_in[0][7]_i_15_n_0 ,\x_in[0][7]_i_16_n_0 ,\x_in[0][7]_i_17_n_0 ,\x_in[0][7]_i_18_n_0 }));
  FDRE \x_in_reg[1][1] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [0]),
        .Q(outp2[0]),
        .R(\x_in_reg[1][6]_0 ));
  FDRE \x_in_reg[1][2] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [1]),
        .Q(outp2[1]),
        .R(\x_in_reg[1][6]_0 ));
  FDRE \x_in_reg[1][3] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [2]),
        .Q(outp2[2]),
        .R(\x_in_reg[1][6]_0 ));
  FDRE \x_in_reg[1][4] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [3]),
        .Q(outp2[3]),
        .R(\x_in_reg[1][6]_0 ));
  FDRE \x_in_reg[1][5] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [4]),
        .Q(outp2[4]),
        .R(\x_in_reg[1][6]_0 ));
  FDRE \x_in_reg[1][6] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [5]),
        .Q(outp2[5]),
        .R(\x_in_reg[1][6]_0 ));
  FDRE \x_in_reg[1][7] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[1][7]_0 [6]),
        .Q(outp2[6]),
        .R(\x_in_reg[1][6]_0 ));
  CARRY4 \x_in_reg[1][7]_i_12 
       (.CI(\x_in_reg[1][7]_i_3_n_0 ),
        .CO({\NLW_x_in_reg[1][7]_i_12_CO_UNCONNECTED [3:1],\x_in_reg[1][7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_in[1][7]_i_16_n_0 }),
        .O({\NLW_x_in_reg[1][7]_i_12_O_UNCONNECTED [3:2],\x_in_reg[1][7]_i_12_n_6 ,\x_in_reg[1][7]_i_12_n_7 }),
        .S({1'b0,1'b0,\x_in[1][7]_i_17_n_0 ,\x_in[1][7]_i_18_n_0 }));
  CARRY4 \x_in_reg[1][7]_i_3 
       (.CI(\x_in_reg[1][7]_i_5_n_0 ),
        .CO({\x_in_reg[1][7]_i_3_n_0 ,\x_in_reg[1][7]_i_3_n_1 ,\x_in_reg[1][7]_i_3_n_2 ,\x_in_reg[1][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_in[1][7]_i_6_n_0 ,p_reg__0__0[5],\x_in[1][7]_i_7_n_0 ,p_reg__0__0[4]}),
        .O({\x_in_reg[1][7]_i_3_n_4 ,\x_in_reg[1][7]_i_3_n_5 ,\x_in_reg[1][7]_i_3_n_6 ,\x_in_reg[1][7]_i_3_n_7 }),
        .S({\x_in[1][7]_i_8_n_0 ,\x_in[1][7]_i_9_n_0 ,\x_in[1][7]_i_10_n_0 ,\x_in[1][7]_i_11_n_0 }));
  CARRY4 \x_in_reg[1][7]_i_5 
       (.CI(1'b0),
        .CO({\x_in_reg[1][7]_i_5_n_0 ,\x_in_reg[1][7]_i_5_n_1 ,\x_in_reg[1][7]_i_5_n_2 ,\x_in_reg[1][7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0__0[3:1],1'b0}),
        .O({\x_in_reg[1][7]_i_5_n_4 ,\x_in_reg[1][7]_i_5_n_5 ,\x_in_reg[1][7]_i_5_n_6 ,\x_in_reg[1][7]_i_5_n_7 }),
        .S({\x_in[1][7]_i_13_n_0 ,\x_in[1][7]_i_14_n_0 ,\x_in[1][7]_i_15_n_0 ,p_reg__0}));
  FDRE \x_in_reg[2][1] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [0]),
        .Q(outp2_0[0]),
        .R(\x_in_reg[2][6]_0 ));
  FDRE \x_in_reg[2][2] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [1]),
        .Q(outp2_0[1]),
        .R(\x_in_reg[2][6]_0 ));
  FDRE \x_in_reg[2][3] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [2]),
        .Q(outp2_0[2]),
        .R(\x_in_reg[2][6]_0 ));
  FDRE \x_in_reg[2][4] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [3]),
        .Q(outp2_0[3]),
        .R(\x_in_reg[2][6]_0 ));
  FDRE \x_in_reg[2][5] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [4]),
        .Q(outp2_0[4]),
        .R(\x_in_reg[2][6]_0 ));
  FDRE \x_in_reg[2][6] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [5]),
        .Q(outp2_0[5]),
        .R(\x_in_reg[2][6]_0 ));
  FDRE \x_in_reg[2][7] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[2][7]_0 [6]),
        .Q(outp2_0[6]),
        .R(\x_in_reg[2][6]_0 ));
  CARRY4 \x_in_reg[2][7]_i_12 
       (.CI(\x_in_reg[2][7]_i_3_n_0 ),
        .CO(\NLW_x_in_reg[2][7]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_in_reg[2][7]_i_12_O_UNCONNECTED [3:1],\x_in_reg[2][7]_i_12_n_7 }),
        .S({1'b0,1'b0,1'b0,\x_in[2][7]_i_16_n_0 }));
  CARRY4 \x_in_reg[2][7]_i_3 
       (.CI(\x_in_reg[2][7]_i_5_n_0 ),
        .CO({\x_in_reg[2][7]_i_3_n_0 ,\x_in_reg[2][7]_i_3_n_1 ,\x_in_reg[2][7]_i_3_n_2 ,\x_in_reg[2][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_in[2][7]_i_6_n_0 ,\x_in[2][7]_i_7_n_0 ,p_reg__0__0[5],q_reg__0[0]}),
        .O({\x_in_reg[2][7]_i_3_n_4 ,\x_in_reg[2][7]_i_3_n_5 ,\x_in_reg[2][7]_i_3_n_6 ,\x_in_reg[2][7]_i_3_n_7 }),
        .S({\x_in[2][7]_i_8_n_0 ,\x_in[2][7]_i_9_n_0 ,\x_in[2][7]_i_10_n_0 ,\x_in[2][7]_i_11_n_0 }));
  CARRY4 \x_in_reg[2][7]_i_5 
       (.CI(1'b0),
        .CO({\x_in_reg[2][7]_i_5_n_0 ,\x_in_reg[2][7]_i_5_n_1 ,\x_in_reg[2][7]_i_5_n_2 ,\x_in_reg[2][7]_i_5_n_3 }),
        .CYINIT(p_reg__0),
        .DI({p_reg__0__0[4:2],1'b0}),
        .O({\x_in_reg[2][7]_i_5_n_4 ,\x_in_reg[2][7]_i_5_n_5 ,\x_in_reg[2][7]_i_5_n_6 ,\x_in_reg[2][7]_i_5_n_7 }),
        .S({\x_in[2][7]_i_13_n_0 ,\x_in[2][7]_i_14_n_0 ,\x_in[2][7]_i_15_n_0 ,p_reg__0__0[1]}));
  FDRE \x_in_reg[3][1] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [0]),
        .Q(outp2_1[0]),
        .R(\x_in_reg[3][6]_0 ));
  FDRE \x_in_reg[3][2] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [1]),
        .Q(outp2_1[1]),
        .R(\x_in_reg[3][6]_0 ));
  FDRE \x_in_reg[3][3] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [2]),
        .Q(outp2_1[2]),
        .R(\x_in_reg[3][6]_0 ));
  FDRE \x_in_reg[3][4] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [3]),
        .Q(outp2_1[3]),
        .R(\x_in_reg[3][6]_0 ));
  FDRE \x_in_reg[3][5] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [4]),
        .Q(outp2_1[4]),
        .R(\x_in_reg[3][6]_0 ));
  FDRE \x_in_reg[3][6] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [5]),
        .Q(outp2_1[5]),
        .R(\x_in_reg[3][6]_0 ));
  FDRE \x_in_reg[3][7] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[3][7]_0 [6]),
        .Q(outp2_1[6]),
        .R(\x_in_reg[3][6]_0 ));
  CARRY4 \x_in_reg[3][7]_i_13 
       (.CI(\x_in_reg[3][7]_i_3_n_0 ),
        .CO(\NLW_x_in_reg[3][7]_i_13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_in_reg[3][7]_i_13_O_UNCONNECTED [3:1],\x_in_reg[3][7]_i_13_n_7 }),
        .S({1'b0,1'b0,1'b0,\x_in[3][7]_i_17_n_0 }));
  CARRY4 \x_in_reg[3][7]_i_3 
       (.CI(\x_in_reg[3][7]_i_5_n_0 ),
        .CO({\x_in_reg[3][7]_i_3_n_0 ,\x_in_reg[3][7]_i_3_n_1 ,\x_in_reg[3][7]_i_3_n_2 ,\x_in_reg[3][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_in[3][7]_i_6_n_0 ,\x_in[3][7]_i_7_n_0 ,p_reg__0__0[5],\x_in[3][7]_i_8_n_0 }),
        .O({\x_in_reg[3][7]_i_3_n_4 ,\x_in_reg[3][7]_i_3_n_5 ,\x_in_reg[3][7]_i_3_n_6 ,\x_in_reg[3][7]_i_3_n_7 }),
        .S({\x_in[3][7]_i_9_n_0 ,\x_in[3][7]_i_10_n_0 ,\x_in[3][7]_i_11_n_0 ,\x_in[3][7]_i_12_n_0 }));
  CARRY4 \x_in_reg[3][7]_i_5 
       (.CI(1'b0),
        .CO({\x_in_reg[3][7]_i_5_n_0 ,\x_in_reg[3][7]_i_5_n_1 ,\x_in_reg[3][7]_i_5_n_2 ,\x_in_reg[3][7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0__0[4:2],1'b0}),
        .O({\x_in_reg[3][7]_i_5_n_4 ,\x_in_reg[3][7]_i_5_n_5 ,\x_in_reg[3][7]_i_5_n_6 ,\x_in_reg[3][7]_i_5_n_7 }),
        .S({\x_in[3][7]_i_14_n_0 ,\x_in[3][7]_i_15_n_0 ,\x_in[3][7]_i_16_n_0 ,p_reg__0__0[1]}));
  FDRE \x_in_reg[4][1] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [0]),
        .Q(outp2_2[0]),
        .R(\x_in_reg[4][6]_0 ));
  FDRE \x_in_reg[4][2] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [1]),
        .Q(outp2_2[1]),
        .R(\x_in_reg[4][6]_0 ));
  FDRE \x_in_reg[4][3] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [2]),
        .Q(outp2_2[2]),
        .R(\x_in_reg[4][6]_0 ));
  FDRE \x_in_reg[4][4] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [3]),
        .Q(outp2_2[3]),
        .R(\x_in_reg[4][6]_0 ));
  FDRE \x_in_reg[4][5] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [4]),
        .Q(outp2_2[4]),
        .R(\x_in_reg[4][6]_0 ));
  FDRE \x_in_reg[4][6] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [5]),
        .Q(outp2_2[5]),
        .R(\x_in_reg[4][6]_0 ));
  FDRE \x_in_reg[4][7] 
       (.C(sys_clk),
        .CE(en_din),
        .D(\x_in_reg[4][7]_0 [6]),
        .Q(outp2_2[6]),
        .R(\x_in_reg[4][6]_0 ));
  CARRY4 \x_in_reg[4][7]_i_15 
       (.CI(\x_in_reg[4][7]_i_6_n_0 ),
        .CO(\NLW_x_in_reg[4][7]_i_15_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_in_reg[4][7]_i_15_O_UNCONNECTED [3:1],\x_in_reg[4][7]_i_15_n_7 }),
        .S({1'b0,1'b0,1'b0,\x_in[4][7]_i_19_n_0 }));
  CARRY4 \x_in_reg[4][7]_i_6 
       (.CI(\x_in_reg[4][7]_i_8_n_0 ),
        .CO({\x_in_reg[4][7]_i_6_n_0 ,\x_in_reg[4][7]_i_6_n_1 ,\x_in_reg[4][7]_i_6_n_2 ,\x_in_reg[4][7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_in[4][7]_i_9_n_0 ,\x_in[4][7]_i_10_n_0 ,p_reg__0__0[5],q_reg__0[0]}),
        .O({\x_in_reg[4][7]_i_6_n_4 ,\x_in_reg[4][7]_i_6_n_5 ,\x_in_reg[4][7]_i_6_n_6 ,\x_in_reg[4][7]_i_6_n_7 }),
        .S({\x_in[4][7]_i_11_n_0 ,\x_in[4][7]_i_12_n_0 ,\x_in[4][7]_i_13_n_0 ,\x_in[4][7]_i_14_n_0 }));
  CARRY4 \x_in_reg[4][7]_i_8 
       (.CI(1'b0),
        .CO({\x_in_reg[4][7]_i_8_n_0 ,\x_in_reg[4][7]_i_8_n_1 ,\x_in_reg[4][7]_i_8_n_2 ,\x_in_reg[4][7]_i_8_n_3 }),
        .CYINIT(p_reg__0),
        .DI({p_reg__0__0[4:3],1'b0,p_reg__0__0[1]}),
        .O({\x_in_reg[4][7]_i_8_n_4 ,\x_in_reg[4][7]_i_8_n_5 ,\x_in_reg[4][7]_i_8_n_6 ,\NLW_x_in_reg[4][7]_i_8_O_UNCONNECTED [0]}),
        .S({\x_in[4][7]_i_16_n_0 ,\x_in[4][7]_i_17_n_0 ,p_reg__0__0[2],\x_in[4][7]_i_18_n_0 }));
endmodule

(* ORIG_REF_NAME = "lenet5" *) 
module lenet5_clk_wiz_lenet5_0_0_lenet5
   (fout,
    en,
    sys_clk);
  output [3:0]fout;
  input en;
  input sys_clk;

  wire Pool_n_0;
  wire [10:0]acc_out;
  wire act1_n_0;
  wire act1_n_1;
  wire act1_n_14;
  wire act1_n_15;
  wire act1_n_16;
  wire act1_n_17;
  wire act1_n_18;
  wire act1_n_19;
  wire act1_n_2;
  wire act1_n_3;
  wire act2_n_0;
  wire act2_n_1;
  wire act2_n_14;
  wire act2_n_15;
  wire act2_n_16;
  wire act2_n_17;
  wire act2_n_18;
  wire act2_n_19;
  wire act2_n_2;
  wire act2_n_3;
  wire act3_n_0;
  wire act3_n_1;
  wire act3_n_14;
  wire act3_n_15;
  wire act3_n_16;
  wire act3_n_17;
  wire act3_n_18;
  wire act3_n_2;
  wire act3_n_29;
  wire act3_n_3;
  wire act3_n_30;
  wire act3_n_31;
  wire act3_n_32;
  wire act3_n_33;
  wire act3_n_34;
  wire act4_n_0;
  wire act4_n_1;
  wire act4_n_14;
  wire act4_n_2;
  wire act4_n_3;
  wire [7:0]addr_rd;
  wire [9:0]addri;
  wire [9:0]addri_rd;
  wire [5:0]addro;
  wire amax1_n_16;
  wire amax1_n_17;
  wire amax1_n_2;
  wire amax1_n_29;
  wire amax1_n_3;
  wire amax1_n_30;
  wire amax1_n_31;
  wire amax1_n_4;
  wire amax2a_n_1;
  wire amax2a_n_2;
  wire amax2a_n_3;
  wire amax2a_n_4;
  wire amax2b_n_0;
  wire amax2b_n_4;
  wire amax3_n_1;
  wire amax3_n_2;
  wire amax3_n_3;
  wire amax3_n_4;
  wire [10:0]bias;
  wire [10:0]bias_reg;
  wire [1:0]c5;
  wire [2:0]c7;
  wire [9:0]comp2;
  wire [10:0]comp5;
  wire [10:10]comp6;
  wire [10:0]comp7;
  wire [10:10]comp8;
  wire compblk2fc_n_0;
  wire compblk2fc_n_12;
  wire compblk2fc_n_24;
  wire compblk2fc_n_36;
  wire compblk2fc_n_48;
  wire compblk3fc_n_0;
  wire compblk3fc_n_12;
  wire compblk3fc_n_24;
  wire compblk3fc_n_36;
  wire compblk3fc_n_48;
  wire compmx_n_0;
  wire controla_n_100;
  wire controla_n_101;
  wire controla_n_102;
  wire controla_n_103;
  wire controla_n_104;
  wire controla_n_105;
  wire controla_n_106;
  wire controla_n_107;
  wire controla_n_108;
  wire controla_n_109;
  wire controla_n_110;
  wire controla_n_111;
  wire controla_n_112;
  wire controla_n_113;
  wire controla_n_114;
  wire controla_n_115;
  wire controla_n_116;
  wire controla_n_117;
  wire controla_n_118;
  wire controla_n_119;
  wire controla_n_12;
  wire controla_n_120;
  wire controla_n_121;
  wire controla_n_122;
  wire controla_n_123;
  wire controla_n_124;
  wire controla_n_125;
  wire controla_n_126;
  wire controla_n_127;
  wire controla_n_128;
  wire controla_n_129;
  wire controla_n_130;
  wire controla_n_131;
  wire controla_n_132;
  wire controla_n_133;
  wire controla_n_134;
  wire controla_n_135;
  wire controla_n_136;
  wire controla_n_137;
  wire controla_n_138;
  wire controla_n_139;
  wire controla_n_140;
  wire controla_n_141;
  wire controla_n_142;
  wire controla_n_143;
  wire controla_n_144;
  wire controla_n_145;
  wire controla_n_146;
  wire controla_n_147;
  wire controla_n_23;
  wire controla_n_39;
  wire controla_n_40;
  wire controla_n_41;
  wire controla_n_42;
  wire controla_n_43;
  wire controla_n_44;
  wire controla_n_45;
  wire controla_n_46;
  wire controla_n_47;
  wire controla_n_48;
  wire controla_n_49;
  wire controla_n_50;
  wire controla_n_51;
  wire controla_n_52;
  wire controla_n_53;
  wire controla_n_54;
  wire controla_n_55;
  wire controla_n_56;
  wire controla_n_57;
  wire controla_n_58;
  wire controla_n_59;
  wire controla_n_60;
  wire controla_n_61;
  wire controla_n_62;
  wire controla_n_63;
  wire controla_n_64;
  wire controla_n_65;
  wire controla_n_66;
  wire controla_n_87;
  wire controla_n_88;
  wire controla_n_89;
  wire controla_n_90;
  wire controla_n_91;
  wire controla_n_92;
  wire controla_n_93;
  wire controla_n_94;
  wire controla_n_95;
  wire controla_n_96;
  wire controla_n_97;
  wire controla_n_98;
  wire controla_n_99;
  wire [9:0]count;
  wire count1_n_10;
  wire count1_n_11;
  wire count1_n_13;
  wire count1_n_14;
  wire count1_n_15;
  wire en;
  wire en_act;
  wire en_din;
  wire fc10_n_0;
  wire fc10_n_1;
  wire fc10_n_2;
  wire fc10_n_20;
  wire fc10_n_3;
  wire fc10_n_4;
  wire fc10_n_5;
  wire fc10_n_6;
  wire fc10_n_7;
  wire fc10_n_8;
  wire fc10_n_9;
  wire fc1_n_0;
  wire fc1_n_1;
  wire fc1_n_2;
  wire fc1_n_20;
  wire fc1_n_3;
  wire fc1_n_4;
  wire fc1_n_5;
  wire fc1_n_6;
  wire fc1_n_7;
  wire fc1_n_8;
  wire fc1_n_9;
  wire fc2_n_0;
  wire fc2_n_1;
  wire fc2_n_2;
  wire fc2_n_20;
  wire fc2_n_3;
  wire fc2_n_4;
  wire fc2_n_5;
  wire fc2_n_6;
  wire fc2_n_7;
  wire fc2_n_8;
  wire fc2_n_9;
  wire fc3_n_0;
  wire fc3_n_1;
  wire fc3_n_2;
  wire fc3_n_20;
  wire fc3_n_3;
  wire fc3_n_4;
  wire fc3_n_5;
  wire fc3_n_6;
  wire fc3_n_7;
  wire fc3_n_8;
  wire fc3_n_9;
  wire fc4_n_0;
  wire fc4_n_1;
  wire fc4_n_2;
  wire fc4_n_20;
  wire fc4_n_3;
  wire fc4_n_4;
  wire fc4_n_5;
  wire fc4_n_6;
  wire fc4_n_7;
  wire fc4_n_8;
  wire fc4_n_9;
  wire fc5_n_0;
  wire fc5_n_1;
  wire fc5_n_2;
  wire fc5_n_20;
  wire fc5_n_3;
  wire fc5_n_4;
  wire fc5_n_5;
  wire fc5_n_6;
  wire fc5_n_7;
  wire fc5_n_8;
  wire fc5_n_9;
  wire fc6_n_0;
  wire fc6_n_1;
  wire fc6_n_2;
  wire fc6_n_20;
  wire fc6_n_3;
  wire fc6_n_4;
  wire fc6_n_5;
  wire fc6_n_6;
  wire fc6_n_7;
  wire fc6_n_8;
  wire fc6_n_9;
  wire fc7_n_0;
  wire fc7_n_1;
  wire fc7_n_2;
  wire fc7_n_20;
  wire fc7_n_3;
  wire fc7_n_4;
  wire fc7_n_5;
  wire fc7_n_6;
  wire fc7_n_7;
  wire fc7_n_8;
  wire fc7_n_9;
  wire fc8_n_0;
  wire fc8_n_1;
  wire fc8_n_2;
  wire fc8_n_20;
  wire fc8_n_3;
  wire fc8_n_4;
  wire fc8_n_5;
  wire fc8_n_6;
  wire fc8_n_7;
  wire fc8_n_8;
  wire fc8_n_9;
  wire fc9_n_0;
  wire fc9_n_1;
  wire fc9_n_2;
  wire fc9_n_20;
  wire fc9_n_3;
  wire fc9_n_4;
  wire fc9_n_5;
  wire fc9_n_6;
  wire fc9_n_7;
  wire fc9_n_8;
  wire fc9_n_9;
  wire fc_acc1_n_110;
  wire fc_acc1_n_111;
  wire fc_acc1_n_112;
  wire fc_acc1_n_113;
  wire fc_acc1_n_114;
  wire fc_acc1_n_115;
  wire fc_acc1_n_116;
  wire fc_acc1_n_117;
  wire fc_acc1_n_118;
  wire fc_acc1_n_119;
  wire [3:0]fout;
  wire imgmem1_n_0;
  wire imgmem1_n_14;
  wire imgmem1_n_61;
  wire imgmem1_n_69;
  wire imgmem1_n_7;
  wire imgmem1_n_70;
  wire imgmem1_n_78;
  wire imgmem1_n_79;
  wire load_w;
  wire obuf1_n_0;
  wire obuf1_n_1;
  wire obuf1_n_10;
  wire obuf1_n_100;
  wire obuf1_n_101;
  wire obuf1_n_102;
  wire obuf1_n_103;
  wire obuf1_n_104;
  wire obuf1_n_105;
  wire obuf1_n_106;
  wire obuf1_n_107;
  wire obuf1_n_108;
  wire obuf1_n_109;
  wire obuf1_n_11;
  wire obuf1_n_110;
  wire obuf1_n_111;
  wire obuf1_n_112;
  wire obuf1_n_113;
  wire obuf1_n_114;
  wire obuf1_n_115;
  wire obuf1_n_116;
  wire obuf1_n_117;
  wire obuf1_n_118;
  wire obuf1_n_119;
  wire obuf1_n_12;
  wire obuf1_n_120;
  wire obuf1_n_121;
  wire obuf1_n_122;
  wire obuf1_n_123;
  wire obuf1_n_124;
  wire obuf1_n_125;
  wire obuf1_n_126;
  wire obuf1_n_127;
  wire obuf1_n_128;
  wire obuf1_n_129;
  wire obuf1_n_13;
  wire obuf1_n_130;
  wire obuf1_n_131;
  wire obuf1_n_132;
  wire obuf1_n_133;
  wire obuf1_n_134;
  wire obuf1_n_135;
  wire obuf1_n_136;
  wire obuf1_n_137;
  wire obuf1_n_138;
  wire obuf1_n_139;
  wire obuf1_n_14;
  wire obuf1_n_140;
  wire obuf1_n_141;
  wire obuf1_n_142;
  wire obuf1_n_143;
  wire obuf1_n_144;
  wire obuf1_n_145;
  wire obuf1_n_146;
  wire obuf1_n_147;
  wire obuf1_n_148;
  wire obuf1_n_149;
  wire obuf1_n_15;
  wire obuf1_n_150;
  wire obuf1_n_151;
  wire obuf1_n_152;
  wire obuf1_n_153;
  wire obuf1_n_154;
  wire obuf1_n_155;
  wire obuf1_n_156;
  wire obuf1_n_157;
  wire obuf1_n_158;
  wire obuf1_n_159;
  wire obuf1_n_16;
  wire obuf1_n_160;
  wire obuf1_n_161;
  wire obuf1_n_162;
  wire obuf1_n_163;
  wire obuf1_n_164;
  wire obuf1_n_165;
  wire obuf1_n_166;
  wire obuf1_n_167;
  wire obuf1_n_168;
  wire obuf1_n_169;
  wire obuf1_n_17;
  wire obuf1_n_170;
  wire obuf1_n_171;
  wire obuf1_n_172;
  wire obuf1_n_173;
  wire obuf1_n_174;
  wire obuf1_n_175;
  wire obuf1_n_18;
  wire obuf1_n_19;
  wire obuf1_n_2;
  wire obuf1_n_20;
  wire obuf1_n_21;
  wire obuf1_n_22;
  wire obuf1_n_23;
  wire obuf1_n_24;
  wire obuf1_n_25;
  wire obuf1_n_26;
  wire obuf1_n_27;
  wire obuf1_n_28;
  wire obuf1_n_29;
  wire obuf1_n_3;
  wire obuf1_n_30;
  wire obuf1_n_31;
  wire obuf1_n_32;
  wire obuf1_n_33;
  wire obuf1_n_34;
  wire obuf1_n_35;
  wire obuf1_n_36;
  wire obuf1_n_37;
  wire obuf1_n_38;
  wire obuf1_n_39;
  wire obuf1_n_4;
  wire obuf1_n_40;
  wire obuf1_n_41;
  wire obuf1_n_42;
  wire obuf1_n_43;
  wire obuf1_n_44;
  wire obuf1_n_45;
  wire obuf1_n_46;
  wire obuf1_n_47;
  wire obuf1_n_48;
  wire obuf1_n_49;
  wire obuf1_n_5;
  wire obuf1_n_50;
  wire obuf1_n_51;
  wire obuf1_n_52;
  wire obuf1_n_53;
  wire obuf1_n_54;
  wire obuf1_n_55;
  wire obuf1_n_56;
  wire obuf1_n_57;
  wire obuf1_n_58;
  wire obuf1_n_59;
  wire obuf1_n_6;
  wire obuf1_n_60;
  wire obuf1_n_61;
  wire obuf1_n_62;
  wire obuf1_n_63;
  wire obuf1_n_64;
  wire obuf1_n_65;
  wire obuf1_n_66;
  wire obuf1_n_67;
  wire obuf1_n_68;
  wire obuf1_n_69;
  wire obuf1_n_7;
  wire obuf1_n_70;
  wire obuf1_n_71;
  wire obuf1_n_72;
  wire obuf1_n_73;
  wire obuf1_n_74;
  wire obuf1_n_75;
  wire obuf1_n_76;
  wire obuf1_n_77;
  wire obuf1_n_78;
  wire obuf1_n_79;
  wire obuf1_n_8;
  wire obuf1_n_80;
  wire obuf1_n_81;
  wire obuf1_n_82;
  wire obuf1_n_83;
  wire obuf1_n_84;
  wire obuf1_n_85;
  wire obuf1_n_86;
  wire obuf1_n_87;
  wire obuf1_n_88;
  wire obuf1_n_89;
  wire obuf1_n_9;
  wire obuf1_n_90;
  wire obuf1_n_91;
  wire obuf1_n_92;
  wire obuf1_n_93;
  wire obuf1_n_94;
  wire obuf1_n_95;
  wire obuf1_n_96;
  wire obuf1_n_97;
  wire obuf1_n_98;
  wire obuf1_n_99;
  wire offset;
  wire [10:0]outp1;
  wire [10:0]outp10;
  wire [10:0]outp2;
  wire [10:0]outp3;
  wire [10:0]outp4;
  wire [10:0]outp5;
  wire [10:0]outp6;
  wire [10:0]outp7;
  wire [10:0]outp8;
  wire [10:0]outp9;
  wire [10:0]p_0_in;
  wire [10:0]p_0_in_0;
  wire [10:0]p_0_in_1;
  wire [7:0]p_0_in_11;
  wire [7:1]p_0_in_21;
  wire [7:1]p_0_in_22;
  wire [7:2]p_1_in;
  wire [7:2]p_2_in;
  wire [6:1]p_5_in;
  wire [7:1]p_6_in;
  wire [6:1]p_7_in;
  wire [7:1]p_8_in;
  wire [6:1]p_9_in;
  wire \pe11/p_2_in ;
  wire \pe21/p_2_in ;
  wire \pe31/p_2_in ;
  wire \pe41/p_2_in ;
  wire \pe51/p_2_in ;
  wire [9:0]pool_out;
  wire [20:7]pout;
  wire [16:7]pout0;
  wire [16:7]pout0_12;
  wire [16:7]pout0_13;
  wire [16:7]pout0_14;
  wire [16:7]pout0_15;
  wire [16:7]pout0_16;
  wire [16:7]pout0_17;
  wire [16:7]pout0_18;
  wire [16:7]pout0_19;
  wire [16:7]pout0_20;
  wire [20:7]pout_10;
  wire [20:7]pout_2;
  wire [20:7]pout_3;
  wire [20:7]pout_4;
  wire [20:7]pout_5;
  wire [20:7]pout_6;
  wire [20:7]pout_7;
  wire [20:7]pout_8;
  wire [20:7]pout_9;
  wire relu10_n_0;
  wire relu1_n_1;
  wire relu1_n_10;
  wire relu1_n_11;
  wire relu1_n_12;
  wire relu1_n_13;
  wire relu1_n_2;
  wire relu1_n_3;
  wire relu1_n_4;
  wire relu1_n_5;
  wire relu1_n_6;
  wire relu1_n_7;
  wire relu1_n_8;
  wire relu1_n_9;
  wire relu2_n_0;
  wire relu3_n_1;
  wire relu3_n_10;
  wire relu3_n_11;
  wire relu3_n_12;
  wire relu3_n_13;
  wire relu3_n_2;
  wire relu3_n_3;
  wire relu3_n_4;
  wire relu3_n_5;
  wire relu3_n_6;
  wire relu3_n_7;
  wire relu3_n_8;
  wire relu3_n_9;
  wire relu4_n_0;
  wire relu5_n_1;
  wire relu5_n_10;
  wire relu5_n_11;
  wire relu5_n_12;
  wire relu5_n_13;
  wire relu5_n_2;
  wire relu5_n_3;
  wire relu5_n_4;
  wire relu5_n_5;
  wire relu5_n_6;
  wire relu5_n_7;
  wire relu5_n_8;
  wire relu5_n_9;
  wire relu6_n_0;
  wire relu7_n_1;
  wire relu7_n_10;
  wire relu7_n_11;
  wire relu7_n_12;
  wire relu7_n_13;
  wire relu7_n_2;
  wire relu7_n_3;
  wire relu7_n_4;
  wire relu7_n_5;
  wire relu7_n_6;
  wire relu7_n_7;
  wire relu7_n_8;
  wire relu7_n_9;
  wire relu8_n_0;
  wire relu9_n_1;
  wire relu9_n_10;
  wire relu9_n_11;
  wire relu9_n_12;
  wire relu9_n_13;
  wire relu9_n_2;
  wire relu9_n_3;
  wire relu9_n_4;
  wire relu9_n_5;
  wire relu9_n_6;
  wire relu9_n_7;
  wire relu9_n_8;
  wire relu9_n_9;
  wire [9:0]relu_out1;
  wire [9:0]relu_out2;
  wire [9:0]relu_out3;
  wire [9:0]relu_out4;
  wire [10:0]res1;
  wire [10:0]res10;
  wire [10:0]res10a;
  wire [10:10]res1a;
  wire [10:0]res2;
  wire [10:0]res2a;
  wire [10:0]res3;
  wire [10:10]res3a;
  wire [10:0]res4;
  wire [10:0]res4a;
  wire [10:0]res5;
  wire [10:10]res5a;
  wire [10:0]res6;
  wire [10:0]res6a;
  wire [10:0]res7;
  wire [10:10]res7a;
  wire [10:0]res8;
  wire [10:0]res8a;
  wire [10:0]res9;
  wire [10:10]res9a;
  wire sys_clk;
  wire [10:0]w1;
  wire [10:0]w10;
  wire [10:0]w11;
  wire [10:0]w11a;
  wire [10:0]w12;
  wire [10:0]w12a;
  wire [10:0]w13;
  wire [10:0]w13a;
  wire [10:0]w14;
  wire [10:0]w14a;
  wire [10:0]w15;
  wire [10:0]w15a;
  wire [10:0]w2;
  wire [10:0]w21;
  wire [10:0]w21a;
  wire [10:0]w22;
  wire [10:0]w22a;
  wire [10:0]w23;
  wire [10:0]w23a;
  wire [10:0]w24;
  wire [10:0]w24a;
  wire [10:0]w25;
  wire [10:0]w25a;
  wire [10:0]w3;
  wire [10:0]w31;
  wire [10:0]w31a;
  wire [10:0]w32;
  wire [10:0]w32a;
  wire [10:0]w33;
  wire [10:0]w33a;
  wire [10:0]w34;
  wire [10:0]w34a;
  wire [10:0]w35;
  wire [10:0]w35a;
  wire [10:0]w4;
  wire [10:0]w41;
  wire [10:0]w41a;
  wire [10:0]w42;
  wire [10:0]w42a;
  wire [10:0]w43;
  wire [10:0]w43a;
  wire [10:0]w44;
  wire [10:0]w44a;
  wire [10:0]w45;
  wire [10:0]w45a;
  wire [10:0]w5;
  wire [10:0]w51;
  wire [10:0]w51a;
  wire [10:0]w52;
  wire [10:0]w52a;
  wire [10:0]w53;
  wire [10:0]w53a;
  wire [10:0]w54;
  wire [10:0]w54a;
  wire [10:0]w55;
  wire [10:0]w55a;
  wire [10:0]w6;
  wire [10:0]w7;
  wire [10:0]w8;
  wire [10:0]w9;
  wire we_ibuf;
  wire we_obuf;
  wire wtram_n_10;
  wire wtram_n_11;
  wire wtram_n_12;
  wire wtram_n_13;
  wire wtram_n_14;
  wire wtram_n_15;
  wire wtram_n_18;
  wire wtram_n_19;
  wire wtram_n_20;
  wire wtram_n_21;
  wire wtram_n_22;
  wire wtram_n_23;
  wire wtram_n_24;
  wire wtram_n_27;
  wire wtram_n_28;
  wire wtram_n_29;
  wire wtram_n_30;
  wire wtram_n_31;
  wire wtram_n_32;
  wire wtram_n_33;
  wire wtram_n_36;
  wire wtram_n_37;
  wire wtram_n_38;
  wire wtram_n_39;
  wire wtram_n_40;
  wire wtram_n_41;
  wire wtram_n_42;
  wire wtram_n_54;
  wire wtram_n_55;
  wire wtram_n_56;
  wire wtram_n_57;
  wire wtram_n_58;
  wire wtram_n_59;
  wire wtram_n_60;
  wire wtram_n_63;
  wire wtram_n_64;
  wire wtram_n_65;
  wire wtram_n_66;
  wire wtram_n_67;
  wire wtram_n_68;
  wire wtram_n_69;
  wire wtram_n_72;
  wire wtram_n_73;
  wire wtram_n_74;
  wire wtram_n_75;
  wire wtram_n_76;
  wire wtram_n_77;
  wire wtram_n_78;
  wire wtram_n_81;
  wire wtram_n_82;
  wire wtram_n_83;
  wire wtram_n_84;
  wire wtram_n_85;
  wire wtram_n_86;
  wire wtram_n_87;
  wire wtram_n_9;
  wire [7:1]x1;
  wire [7:1]x2;
  wire [7:1]x3;
  wire [7:1]x4;
  wire [7:1]x5;
  wire [10:0]NLW_inbuf1_ibuf1_UNCONNECTED;

  lenet5_clk_wiz_lenet5_0_0_PoolFunc Pool
       (.CO(Pool_n_0),
        .DI({act3_n_0,act3_n_1,act3_n_2,act3_n_3}),
        .Q(pool_out),
        .S({act4_n_0,act4_n_1,act4_n_2,act4_n_3}),
        .comp2(comp2),
        .en_act(en_act),
        .\outp_reg[6]_0 ({act2_n_0,act2_n_1,act2_n_2,act2_n_3}),
        .\outp_reg[6]_1 ({act1_n_0,act1_n_1,act1_n_2,act1_n_3}),
        .\outp_reg[6]_2 ({act1_n_15,act1_n_16,act1_n_17,act1_n_18}),
        .\outp_reg[7]_0 ({act3_n_29,act3_n_30,act3_n_31,act3_n_32}),
        .\outp_reg[7]_1 ({act3_n_15,act3_n_16,act3_n_17,act3_n_18}),
        .\outp_reg[7]_2 ({act2_n_15,act2_n_16,act2_n_17,act2_n_18}),
        .\outp_reg[8]_0 (act3_n_14),
        .\outp_reg[8]_1 (act2_n_14),
        .\outp_reg[8]_2 (act1_n_14),
        .\outp_reg[8]_3 (act1_n_19),
        .\outp_reg[9]_0 (act4_n_14),
        .\outp_reg[9]_1 (act3_n_34),
        .\outp_reg[9]_2 (act3_n_33),
        .\outp_reg[9]_3 (act2_n_19),
        .relu_out1(relu_out1),
        .relu_out2(relu_out2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_activations act1
       (.CO(Pool_n_0),
        .comp2({comp2[8],comp2[6],comp2[4],comp2[2],comp2[0]}),
        .en_act_reg(controla_n_114),
        .en_act_reg_0(controla_n_113),
        .en_act_reg_1(controla_n_112),
        .en_act_reg_2(controla_n_111),
        .en_act_reg_3(controla_n_110),
        .en_act_reg_4(controla_n_109),
        .en_act_reg_5(controla_n_108),
        .en_act_reg_6(controla_n_107),
        .en_act_reg_7(controla_n_106),
        .en_act_reg_8(controla_n_105),
        .en_act_reg_9(controla_n_104),
        .\outp_reg[8]_0 ({act1_n_0,act1_n_1,act1_n_2,act1_n_3}),
        .\outp_reg[8]_1 (act1_n_14),
        .\outp_reg[8]_2 ({act1_n_15,act1_n_16,act1_n_17,act1_n_18}),
        .\outp_reg[8]_3 (act1_n_19),
        .relu_out1(relu_out1),
        .relu_out2(relu_out2),
        .relu_out3({relu_out3[9],relu_out3[7],relu_out3[5],relu_out3[3],relu_out3[1]}),
        .relu_out4({relu_out4[9],relu_out4[7],relu_out4[5],relu_out4[3],relu_out4[1]}),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_activations_0 act2
       (.CO(Pool_n_0),
        .comp2({comp2[8],comp2[6],comp2[4],comp2[2],comp2[0]}),
        .en_act_reg(controla_n_125),
        .en_act_reg_0(controla_n_124),
        .en_act_reg_1(controla_n_123),
        .en_act_reg_2(controla_n_122),
        .en_act_reg_3(controla_n_121),
        .en_act_reg_4(controla_n_120),
        .en_act_reg_5(controla_n_119),
        .en_act_reg_6(controla_n_118),
        .en_act_reg_7(controla_n_117),
        .en_act_reg_8(controla_n_116),
        .en_act_reg_9(controla_n_115),
        .\outp_reg[8]_0 ({act2_n_0,act2_n_1,act2_n_2,act2_n_3}),
        .\outp_reg[8]_1 (act2_n_14),
        .\outp_reg[8]_2 ({act2_n_15,act2_n_16,act2_n_17,act2_n_18}),
        .\outp_reg[8]_3 (act2_n_19),
        .relu_out1(relu_out1),
        .relu_out2(relu_out2),
        .relu_out3({relu_out3[9],relu_out3[7],relu_out3[5],relu_out3[3],relu_out3[1]}),
        .relu_out4({relu_out4[9],relu_out4[7],relu_out4[5],relu_out4[3],relu_out4[1]}),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_activations_1 act3
       (.CO(Pool_n_0),
        .DI({act3_n_0,act3_n_1,act3_n_2,act3_n_3}),
        .comp2(comp2),
        .en_act_reg(controla_n_136),
        .en_act_reg_0(controla_n_135),
        .en_act_reg_1(controla_n_134),
        .en_act_reg_2(controla_n_133),
        .en_act_reg_3(controla_n_132),
        .en_act_reg_4(controla_n_131),
        .en_act_reg_5(controla_n_130),
        .en_act_reg_6(controla_n_129),
        .en_act_reg_7(controla_n_128),
        .en_act_reg_8(controla_n_127),
        .en_act_reg_9(controla_n_126),
        .\outp_reg[1]_0 (act3_n_14),
        .\outp_reg[8]_0 ({act3_n_15,act3_n_16,act3_n_17,act3_n_18}),
        .\outp_reg[8]_1 ({act3_n_29,act3_n_30,act3_n_31,act3_n_32}),
        .\outp_reg[8]_2 (act3_n_33),
        .\outp_reg[8]_3 (act3_n_34),
        .relu_out1(relu_out1),
        .relu_out2(relu_out2),
        .relu_out3(relu_out3),
        .relu_out4(relu_out4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_activations_2 act4
       (.S({act4_n_0,act4_n_1,act4_n_2,act4_n_3}),
        .en_act_reg(controla_n_147),
        .en_act_reg_0(controla_n_146),
        .en_act_reg_1(controla_n_145),
        .en_act_reg_2(controla_n_144),
        .en_act_reg_3(controla_n_143),
        .en_act_reg_4(controla_n_142),
        .en_act_reg_5(controla_n_141),
        .en_act_reg_6(controla_n_140),
        .en_act_reg_7(controla_n_139),
        .en_act_reg_8(controla_n_138),
        .en_act_reg_9(controla_n_137),
        .\outp_reg[1]_0 (act4_n_14),
        .relu_out3(relu_out3),
        .relu_out4(relu_out4),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_argmax1 amax1
       (.O133(relu3_n_2),
        .O134(relu5_n_2),
        .O135(relu7_n_2),
        .O136(relu9_n_2),
        .S(amax1_n_4),
        .\c3_reg[0]_0 (amax1_n_16),
        .\c3_reg[0]_1 (amax1_n_29),
        .\c3_reg[1]_0 (amax1_n_17),
        .\c3_reg[1]_1 (amax1_n_30),
        .\c3_reg[2] (amax1_n_2),
        .\c3_reg[2]_0 (amax1_n_31),
        .\c3_reg[3] (amax1_n_3),
        .c5(c5),
        .comp5(comp5),
        .comp8(comp8),
        .\outp_reg[0] (relu1_n_3),
        .\outp_reg[0]_0 (relu3_n_3),
        .\outp_reg[0]_1 (relu5_n_3),
        .\outp_reg[0]_2 (relu7_n_3),
        .\outp_reg[0]_3 (relu9_n_3),
        .\outp_reg[10] (relu1_n_1),
        .\outp_reg[10]_0 (relu3_n_1),
        .\outp_reg[10]_1 (relu5_n_1),
        .\outp_reg[10]_2 (relu7_n_1),
        .\outp_reg[10]_3 (relu9_n_1),
        .\outp_reg[10]_4 (relu1_n_13),
        .\outp_reg[10]_5 (relu3_n_13),
        .\outp_reg[10]_6 (relu5_n_13),
        .\outp_reg[10]_7 (relu7_n_13),
        .\outp_reg[10]_8 (relu9_n_13),
        .\outp_reg[1] (relu1_n_4),
        .\outp_reg[1]_0 (relu3_n_4),
        .\outp_reg[1]_1 (relu5_n_4),
        .\outp_reg[1]_2 (relu7_n_4),
        .\outp_reg[1]_3 (relu9_n_4),
        .\outp_reg[2] (relu1_n_5),
        .\outp_reg[2]_0 (relu3_n_5),
        .\outp_reg[2]_1 (relu5_n_5),
        .\outp_reg[2]_2 (relu7_n_5),
        .\outp_reg[2]_3 (relu9_n_5),
        .\outp_reg[3] (relu1_n_6),
        .\outp_reg[3]_0 (relu3_n_6),
        .\outp_reg[3]_1 (relu5_n_6),
        .\outp_reg[3]_2 (relu7_n_6),
        .\outp_reg[3]_3 (relu9_n_6),
        .\outp_reg[4] (relu1_n_7),
        .\outp_reg[4]_0 (relu3_n_7),
        .\outp_reg[4]_1 (relu5_n_7),
        .\outp_reg[4]_2 (relu7_n_7),
        .\outp_reg[4]_3 (relu9_n_7),
        .\outp_reg[5] (relu1_n_8),
        .\outp_reg[5]_0 (relu3_n_8),
        .\outp_reg[5]_1 (relu5_n_8),
        .\outp_reg[5]_2 (relu7_n_8),
        .\outp_reg[5]_3 (relu9_n_8),
        .\outp_reg[6] (relu1_n_9),
        .\outp_reg[6]_0 (relu3_n_9),
        .\outp_reg[6]_1 (relu5_n_9),
        .\outp_reg[6]_2 (relu7_n_9),
        .\outp_reg[6]_3 (relu9_n_9),
        .\outp_reg[7] (relu1_n_10),
        .\outp_reg[7]_0 (relu3_n_10),
        .\outp_reg[7]_1 (relu5_n_10),
        .\outp_reg[7]_2 (relu7_n_10),
        .\outp_reg[7]_3 (relu9_n_10),
        .\outp_reg[8] (relu1_n_11),
        .\outp_reg[8]_0 (relu3_n_11),
        .\outp_reg[8]_1 (relu5_n_11),
        .\outp_reg[8]_2 (relu7_n_11),
        .\outp_reg[8]_3 (relu9_n_11),
        .\outp_reg[9] (relu1_n_12),
        .\outp_reg[9]_0 (relu3_n_12),
        .\outp_reg[9]_1 (relu5_n_12),
        .\outp_reg[9]_2 (relu7_n_12),
        .\outp_reg[9]_3 (relu9_n_12),
        .p_0_in(relu1_n_2),
        .p_0_in_0(p_0_in_0),
        .p_0_in_1(p_0_in),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_argmax2 amax2a
       (.CO(amax2a_n_1),
        .S(amax2b_n_4),
        .\c1_reg[0] (amax1_n_16),
        .\c1_reg[1] (amax1_n_17),
        .\c2_reg[2] (amax1_n_2),
        .\c3_reg[0]_0 (amax2a_n_2),
        .\c3_reg[1]_0 (amax2a_n_3),
        .\c3_reg[2]_0 (amax2a_n_4),
        .c7(c7),
        .\comp3_reg[10]_0 (comp6),
        .comp7(comp7),
        .p_0_in(p_0_in_1),
        .p_0_in_0(p_0_in_0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_argmax2_3 amax2b
       (.CO(amax2a_n_1),
        .S(amax2b_n_4),
        .\c3_reg[0]_0 (amax1_n_29),
        .\c3_reg[1]_0 (amax1_n_30),
        .\c3_reg[2]_0 (c7),
        .\c3_reg[3]_0 (amax2b_n_0),
        .\c4_reg[2] (amax1_n_31),
        .\c4_reg[3] (amax1_n_3),
        .\comp3_reg[10]_0 (comp6),
        .comp7(comp7),
        .p_0_in(p_0_in),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_argmax2_4 amax3
       (.S(amax1_n_4),
        .\c3_reg[0]_0 (amax3_n_2),
        .\c3_reg[0]_1 (amax2a_n_2),
        .\c3_reg[1]_0 (amax3_n_3),
        .\c3_reg[1]_1 (amax2a_n_3),
        .\c3_reg[2]_0 (amax3_n_4),
        .\c3_reg[2]_1 (amax2a_n_4),
        .\c3_reg[3]_0 (comp8),
        .\c3_reg[3]_1 (amax3_n_1),
        .\c3_reg[3]_2 (amax2b_n_0),
        .c5(c5),
        .comp5(comp5),
        .p_0_in(p_0_in_1),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_argmax2_5 amax4
       (.\c3_reg[0]_0 (amax3_n_2),
        .\c3_reg[1]_0 (amax3_n_3),
        .\c3_reg[2]_0 (amax3_n_4),
        .\c3_reg[3]_0 (amax3_n_1),
        .fout(fout),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_DFF bias_FF
       (.D(bias),
        .Q(bias_reg),
        .en(en),
        .sys_clk(sys_clk));
  (* DONT_TOUCH *) 
  lenet5_clk_wiz_lenet5_0_0_comp5__1 compblk2
       (.en(en),
        .inp1(w11),
        .inp2(w12),
        .inp3(w13),
        .inp4(w14),
        .inp5(w15),
        .outp1(w11a),
        .outp2(w12a),
        .outp3(w13a),
        .outp4(w14a),
        .outp5(w15a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_comp5 compblk2fc
       (.CO(fc1_n_20),
        .D(p_0_in_22),
        .P({fc1_n_0,fc1_n_1,fc1_n_2,fc1_n_3,fc1_n_4,fc1_n_5,fc1_n_6,fc1_n_7,fc1_n_8,fc1_n_9}),
        .en(en),
        .\outp_reg[0] (compblk2fc_n_0),
        .\outp_reg[0]_0 (compblk2fc_n_12),
        .\outp_reg[0]_1 (compblk2fc_n_24),
        .\outp_reg[0]_2 (compblk2fc_n_36),
        .\outp_reg[0]_3 (compblk2fc_n_48),
        .pout({pout_5[20],pout_5[16:7]}),
        .pout0(pout0),
        .pout0_4(pout0_13),
        .pout0_5(pout0_14),
        .pout0_6(pout0_15),
        .pout0_7(pout0_16),
        .pout2(fc2_n_20),
        .pout2_0({fc2_n_0,fc2_n_1,fc2_n_2,fc2_n_3,fc2_n_4,fc2_n_5,fc2_n_6,fc2_n_7,fc2_n_8,fc2_n_9}),
        .pout2_1(fc3_n_20),
        .pout2_2({fc3_n_0,fc3_n_1,fc3_n_2,fc3_n_3,fc3_n_4,fc3_n_5,fc3_n_6,fc3_n_7,fc3_n_8,fc3_n_9}),
        .pout2_3(fc4_n_20),
        .pout2_4({fc4_n_0,fc4_n_1,fc4_n_2,fc4_n_3,fc4_n_4,fc4_n_5,fc4_n_6,fc4_n_7,fc4_n_8,fc4_n_9}),
        .pout2_5(fc5_n_20),
        .pout2_6({fc5_n_0,fc5_n_1,fc5_n_2,fc5_n_3,fc5_n_4,fc5_n_5,fc5_n_6,fc5_n_7,fc5_n_8,fc5_n_9}),
        .pout_0({pout_4[20],pout_4[16:7]}),
        .pout_1({pout_3[20],pout_3[16:7]}),
        .pout_2({pout_2[20],pout_2[16:7]}),
        .pout_3({pout[20],pout[16:7]}),
        .sys_clk(sys_clk),
        .w1({w1[10],w1[0]}),
        .w2({w2[10],w2[0]}),
        .\w2_reg[6] ({wtram_n_9,wtram_n_10,wtram_n_11,wtram_n_12,wtram_n_13,wtram_n_14,wtram_n_15}),
        .w3({w3[10],w3[0]}),
        .\w3_reg[6] ({wtram_n_18,wtram_n_19,wtram_n_20,wtram_n_21,wtram_n_22,wtram_n_23,wtram_n_24}),
        .w4({w4[10],w4[0]}),
        .\w4_reg[6] ({wtram_n_27,wtram_n_28,wtram_n_29,wtram_n_30,wtram_n_31,wtram_n_32,wtram_n_33}),
        .w5({w5[10],w5[0]}),
        .\w5_reg[6] ({wtram_n_36,wtram_n_37,wtram_n_38,wtram_n_39,wtram_n_40,wtram_n_41,wtram_n_42}));
  (* DONT_TOUCH *) 
  lenet5_clk_wiz_lenet5_0_0_comp5__2 compblk3
       (.en(en),
        .inp1(w21),
        .inp2(w22),
        .inp3(w23),
        .inp4(w24),
        .inp5(w25),
        .outp1(w21a),
        .outp2(w22a),
        .outp3(w23a),
        .outp4(w24a),
        .outp5(w25a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_comp5_6 compblk3fc
       (.CO(fc6_n_20),
        .D(p_0_in_21),
        .P({fc6_n_0,fc6_n_1,fc6_n_2,fc6_n_3,fc6_n_4,fc6_n_5,fc6_n_6,fc6_n_7,fc6_n_8,fc6_n_9}),
        .en(en),
        .\outp_reg[0] (compblk3fc_n_0),
        .\outp_reg[0]_0 (compblk3fc_n_12),
        .\outp_reg[0]_1 (compblk3fc_n_24),
        .\outp_reg[0]_2 (compblk3fc_n_36),
        .\outp_reg[0]_3 (compblk3fc_n_48),
        .pout({pout_10[20],pout_10[16:7]}),
        .pout0(pout0_17),
        .pout0_4(pout0_18),
        .pout0_5(pout0_19),
        .pout0_6(pout0_20),
        .pout0_7(pout0_12),
        .pout2(fc7_n_20),
        .pout2_0({fc7_n_0,fc7_n_1,fc7_n_2,fc7_n_3,fc7_n_4,fc7_n_5,fc7_n_6,fc7_n_7,fc7_n_8,fc7_n_9}),
        .pout2_1(fc8_n_20),
        .pout2_2({fc8_n_0,fc8_n_1,fc8_n_2,fc8_n_3,fc8_n_4,fc8_n_5,fc8_n_6,fc8_n_7,fc8_n_8,fc8_n_9}),
        .pout2_3(fc9_n_20),
        .pout2_4({fc9_n_0,fc9_n_1,fc9_n_2,fc9_n_3,fc9_n_4,fc9_n_5,fc9_n_6,fc9_n_7,fc9_n_8,fc9_n_9}),
        .pout2_5(fc10_n_20),
        .pout2_6({fc10_n_0,fc10_n_1,fc10_n_2,fc10_n_3,fc10_n_4,fc10_n_5,fc10_n_6,fc10_n_7,fc10_n_8,fc10_n_9}),
        .pout_0({pout_9[20],pout_9[16:7]}),
        .pout_1({pout_8[20],pout_8[16:7]}),
        .pout_2({pout_7[20],pout_7[16:7]}),
        .pout_3({pout_6[20],pout_6[16:7]}),
        .sys_clk(sys_clk),
        .w10({w10[10],w10[0]}),
        .\w10_reg[6] ({wtram_n_81,wtram_n_82,wtram_n_83,wtram_n_84,wtram_n_85,wtram_n_86,wtram_n_87}),
        .w6({w6[10],w6[0]}),
        .w7({w7[10],w7[0]}),
        .\w7_reg[6] ({wtram_n_54,wtram_n_55,wtram_n_56,wtram_n_57,wtram_n_58,wtram_n_59,wtram_n_60}),
        .w8({w8[10],w8[0]}),
        .\w8_reg[6] ({wtram_n_63,wtram_n_64,wtram_n_65,wtram_n_66,wtram_n_67,wtram_n_68,wtram_n_69}),
        .w9({w9[10],w9[0]}),
        .\w9_reg[6] ({wtram_n_72,wtram_n_73,wtram_n_74,wtram_n_75,wtram_n_76,wtram_n_77,wtram_n_78}));
  (* DONT_TOUCH *) 
  lenet5_clk_wiz_lenet5_0_0_comp5__3 compblk4
       (.en(en),
        .inp1(w31),
        .inp2(w32),
        .inp3(w33),
        .inp4(w34),
        .inp5(w35),
        .outp1(w31a),
        .outp2(w32a),
        .outp3(w33a),
        .outp4(w34a),
        .outp5(w35a),
        .sys_clk(sys_clk));
  (* DONT_TOUCH *) 
  lenet5_clk_wiz_lenet5_0_0_comp5__4 compblk5
       (.en(en),
        .inp1(w41),
        .inp2(w42),
        .inp3(w43),
        .inp4(w44),
        .inp5(w45),
        .outp1(w41a),
        .outp2(w42a),
        .outp3(w43a),
        .outp4(w44a),
        .outp5(w45a),
        .sys_clk(sys_clk));
  (* DONT_TOUCH *) 
  lenet5_clk_wiz_lenet5_0_0_comp5__5 compblk6
       (.en(en),
        .inp1(w51),
        .inp2(w52),
        .inp3(w53),
        .inp4(w54),
        .inp5(w55),
        .outp1(w51a),
        .outp2(w52a),
        .outp3(w53a),
        .outp4(w54a),
        .outp5(w55a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_complement compmx
       (.Q(pool_out),
        .en(en),
        .\outp_reg[0]_0 (compmx_n_0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_controller5 controla
       (.ADDRD({controla_n_39,controla_n_40,controla_n_41,controla_n_42,controla_n_43,controla_n_44}),
        .E(offset),
        .Q({addr_rd[7:2],addr_rd[0]}),
        .\Q_reg[0] (obuf1_n_0),
        .\Q_reg[0]_0 (obuf1_n_1),
        .\Q_reg[0]_1 (obuf1_n_2),
        .\Q_reg[0]_10 (obuf1_n_23),
        .\Q_reg[0]_11 (obuf1_n_117),
        .\Q_reg[0]_12 (obuf1_n_24),
        .\Q_reg[0]_13 (obuf1_n_118),
        .\Q_reg[0]_14 (obuf1_n_33),
        .\Q_reg[0]_15 (obuf1_n_149),
        .\Q_reg[0]_16 (obuf1_n_34),
        .\Q_reg[0]_17 (obuf1_n_150),
        .\Q_reg[0]_18 (obuf1_n_35),
        .\Q_reg[0]_19 (obuf1_n_151),
        .\Q_reg[0]_2 (obuf1_n_11),
        .\Q_reg[0]_20 (obuf1_n_77),
        .\Q_reg[0]_21 (obuf1_n_80),
        .\Q_reg[0]_22 (obuf1_n_78),
        .\Q_reg[0]_23 (obuf1_n_81),
        .\Q_reg[0]_24 (obuf1_n_79),
        .\Q_reg[0]_25 (obuf1_n_82),
        .\Q_reg[0]_26 (obuf1_n_110),
        .\Q_reg[0]_27 (obuf1_n_113),
        .\Q_reg[0]_28 (obuf1_n_111),
        .\Q_reg[0]_29 (obuf1_n_114),
        .\Q_reg[0]_3 (obuf1_n_83),
        .\Q_reg[0]_30 (obuf1_n_112),
        .\Q_reg[0]_31 (obuf1_n_115),
        .\Q_reg[0]_32 (obuf1_n_143),
        .\Q_reg[0]_33 (obuf1_n_146),
        .\Q_reg[0]_34 (obuf1_n_144),
        .\Q_reg[0]_35 (obuf1_n_147),
        .\Q_reg[0]_36 (obuf1_n_145),
        .\Q_reg[0]_37 (obuf1_n_148),
        .\Q_reg[0]_4 (obuf1_n_12),
        .\Q_reg[0]_5 (obuf1_n_84),
        .\Q_reg[0]_6 (obuf1_n_13),
        .\Q_reg[0]_7 (obuf1_n_85),
        .\Q_reg[0]_8 (obuf1_n_22),
        .\Q_reg[0]_9 (obuf1_n_116),
        .\Q_reg[10] (obuf1_n_10),
        .\Q_reg[10]_0 (obuf1_n_21),
        .\Q_reg[10]_1 (obuf1_n_109),
        .\Q_reg[10]_10 (obuf1_n_171),
        .\Q_reg[10]_11 (obuf1_n_173),
        .\Q_reg[10]_2 (obuf1_n_32),
        .\Q_reg[10]_3 (obuf1_n_142),
        .\Q_reg[10]_4 (obuf1_n_43),
        .\Q_reg[10]_5 (obuf1_n_175),
        .\Q_reg[10]_6 (obuf1_n_105),
        .\Q_reg[10]_7 (obuf1_n_107),
        .\Q_reg[10]_8 (obuf1_n_138),
        .\Q_reg[10]_9 (obuf1_n_140),
        .\Q_reg[3] (obuf1_n_3),
        .\Q_reg[3]_0 (obuf1_n_4),
        .\Q_reg[3]_1 (obuf1_n_5),
        .\Q_reg[3]_10 (obuf1_n_26),
        .\Q_reg[3]_11 (obuf1_n_126),
        .\Q_reg[3]_12 (obuf1_n_27),
        .\Q_reg[3]_13 (obuf1_n_127),
        .\Q_reg[3]_14 (obuf1_n_36),
        .\Q_reg[3]_15 (obuf1_n_158),
        .\Q_reg[3]_16 (obuf1_n_37),
        .\Q_reg[3]_17 (obuf1_n_159),
        .\Q_reg[3]_18 (obuf1_n_38),
        .\Q_reg[3]_19 (obuf1_n_160),
        .\Q_reg[3]_2 (obuf1_n_14),
        .\Q_reg[3]_20 (obuf1_n_86),
        .\Q_reg[3]_21 (obuf1_n_89),
        .\Q_reg[3]_22 (obuf1_n_87),
        .\Q_reg[3]_23 (obuf1_n_90),
        .\Q_reg[3]_24 (obuf1_n_88),
        .\Q_reg[3]_25 (obuf1_n_91),
        .\Q_reg[3]_26 (obuf1_n_119),
        .\Q_reg[3]_27 (obuf1_n_122),
        .\Q_reg[3]_28 (obuf1_n_120),
        .\Q_reg[3]_29 (obuf1_n_123),
        .\Q_reg[3]_3 (obuf1_n_92),
        .\Q_reg[3]_30 (obuf1_n_121),
        .\Q_reg[3]_31 (obuf1_n_124),
        .\Q_reg[3]_32 (obuf1_n_152),
        .\Q_reg[3]_33 (obuf1_n_155),
        .\Q_reg[3]_34 (obuf1_n_153),
        .\Q_reg[3]_35 (obuf1_n_156),
        .\Q_reg[3]_36 (obuf1_n_154),
        .\Q_reg[3]_37 (obuf1_n_157),
        .\Q_reg[3]_4 (obuf1_n_15),
        .\Q_reg[3]_5 (obuf1_n_93),
        .\Q_reg[3]_6 (obuf1_n_16),
        .\Q_reg[3]_7 (obuf1_n_94),
        .\Q_reg[3]_8 (obuf1_n_25),
        .\Q_reg[3]_9 (obuf1_n_125),
        .\Q_reg[6] (obuf1_n_6),
        .\Q_reg[6]_0 (obuf1_n_7),
        .\Q_reg[6]_1 (obuf1_n_8),
        .\Q_reg[6]_10 (obuf1_n_29),
        .\Q_reg[6]_11 (obuf1_n_135),
        .\Q_reg[6]_12 (obuf1_n_30),
        .\Q_reg[6]_13 (obuf1_n_136),
        .\Q_reg[6]_14 (obuf1_n_39),
        .\Q_reg[6]_15 (obuf1_n_167),
        .\Q_reg[6]_16 (obuf1_n_40),
        .\Q_reg[6]_17 (obuf1_n_168),
        .\Q_reg[6]_18 (obuf1_n_41),
        .\Q_reg[6]_19 (obuf1_n_169),
        .\Q_reg[6]_2 (obuf1_n_17),
        .\Q_reg[6]_20 (obuf1_n_95),
        .\Q_reg[6]_21 (obuf1_n_98),
        .\Q_reg[6]_22 (obuf1_n_96),
        .\Q_reg[6]_23 (obuf1_n_99),
        .\Q_reg[6]_24 (obuf1_n_97),
        .\Q_reg[6]_25 (obuf1_n_100),
        .\Q_reg[6]_26 (obuf1_n_128),
        .\Q_reg[6]_27 (obuf1_n_131),
        .\Q_reg[6]_28 (obuf1_n_129),
        .\Q_reg[6]_29 (obuf1_n_132),
        .\Q_reg[6]_3 (obuf1_n_101),
        .\Q_reg[6]_30 (obuf1_n_130),
        .\Q_reg[6]_31 (obuf1_n_133),
        .\Q_reg[6]_32 (obuf1_n_161),
        .\Q_reg[6]_33 (obuf1_n_164),
        .\Q_reg[6]_34 (obuf1_n_162),
        .\Q_reg[6]_35 (obuf1_n_165),
        .\Q_reg[6]_36 (obuf1_n_163),
        .\Q_reg[6]_37 (obuf1_n_166),
        .\Q_reg[6]_4 (obuf1_n_18),
        .\Q_reg[6]_5 (obuf1_n_102),
        .\Q_reg[6]_6 (obuf1_n_19),
        .\Q_reg[6]_7 (obuf1_n_103),
        .\Q_reg[6]_8 (obuf1_n_28),
        .\Q_reg[6]_9 (obuf1_n_134),
        .\Q_reg[9] (obuf1_n_9),
        .\Q_reg[9]_0 (obuf1_n_20),
        .\Q_reg[9]_1 (obuf1_n_108),
        .\Q_reg[9]_10 (obuf1_n_170),
        .\Q_reg[9]_11 (obuf1_n_172),
        .\Q_reg[9]_2 (obuf1_n_31),
        .\Q_reg[9]_3 (obuf1_n_141),
        .\Q_reg[9]_4 (obuf1_n_42),
        .\Q_reg[9]_5 (obuf1_n_174),
        .\Q_reg[9]_6 (obuf1_n_104),
        .\Q_reg[9]_7 (obuf1_n_106),
        .\Q_reg[9]_8 (obuf1_n_137),
        .\Q_reg[9]_9 (obuf1_n_139),
        .\addr_obuf_reg[0]_0 ({controla_n_88,controla_n_89,controla_n_90,controla_n_91,controla_n_92,controla_n_93,controla_n_94,controla_n_95,controla_n_96,controla_n_97}),
        .\addr_obuf_reg[2]_rep__1_0 (controla_n_52),
        .\addr_obuf_reg[4]_rep_0 (controla_n_50),
        .\addr_obuf_reg[4]_rep_1 (controla_n_51),
        .\addr_obuf_reg[4]_rep__0_0 (controla_n_53),
        .\addr_obuf_reg[5]_0 ({addro[5:3],addro[1:0]}),
        .\addr_obuf_reg[5]_1 (controla_n_48),
        .\addr_obuf_reg[5]_rep_0 (controla_n_49),
        .\addr_obuf_reg[5]_rep__1_0 (controla_n_45),
        .\addr_rd_obuf_reg[7]_0 (obuf1_n_50),
        .\addr_rd_obuf_reg[7]_1 (obuf1_n_51),
        .\addr_rd_obuf_reg[7]_10 (obuf1_n_76),
        .\addr_rd_obuf_reg[7]_11 (obuf1_n_44),
        .\addr_rd_obuf_reg[7]_12 (obuf1_n_47),
        .\addr_rd_obuf_reg[7]_13 (obuf1_n_45),
        .\addr_rd_obuf_reg[7]_14 (obuf1_n_48),
        .\addr_rd_obuf_reg[7]_15 (obuf1_n_46),
        .\addr_rd_obuf_reg[7]_16 (obuf1_n_49),
        .\addr_rd_obuf_reg[7]_17 (obuf1_n_53),
        .\addr_rd_obuf_reg[7]_18 (obuf1_n_56),
        .\addr_rd_obuf_reg[7]_19 (obuf1_n_54),
        .\addr_rd_obuf_reg[7]_2 (obuf1_n_52),
        .\addr_rd_obuf_reg[7]_20 (obuf1_n_57),
        .\addr_rd_obuf_reg[7]_21 (obuf1_n_55),
        .\addr_rd_obuf_reg[7]_22 (obuf1_n_58),
        .\addr_rd_obuf_reg[7]_23 (obuf1_n_62),
        .\addr_rd_obuf_reg[7]_24 (obuf1_n_65),
        .\addr_rd_obuf_reg[7]_25 (obuf1_n_63),
        .\addr_rd_obuf_reg[7]_26 (obuf1_n_66),
        .\addr_rd_obuf_reg[7]_27 (obuf1_n_64),
        .\addr_rd_obuf_reg[7]_28 (obuf1_n_67),
        .\addr_rd_obuf_reg[7]_29 (obuf1_n_71),
        .\addr_rd_obuf_reg[7]_3 (obuf1_n_59),
        .\addr_rd_obuf_reg[7]_30 (obuf1_n_73),
        .\addr_rd_obuf_reg[7]_31 (obuf1_n_72),
        .\addr_rd_obuf_reg[7]_32 (obuf1_n_74),
        .\addr_rd_obuf_reg[7]_4 (obuf1_n_60),
        .\addr_rd_obuf_reg[7]_5 (obuf1_n_61),
        .\addr_rd_obuf_reg[7]_6 (obuf1_n_68),
        .\addr_rd_obuf_reg[7]_7 (obuf1_n_69),
        .\addr_rd_obuf_reg[7]_8 (obuf1_n_70),
        .\addr_rd_obuf_reg[7]_9 (obuf1_n_75),
        .\addri_rd_reg[9]_0 (addri_rd),
        .\addri_reg[9]_0 (addri),
        .count(count),
        .\data_num_reg[1]_0 (controla_n_23),
        .\data_num_reg[7]_0 (count1_n_13),
        .en(en),
        .en_act(en_act),
        .en_din(en_din),
        .en_din_reg_0(controla_n_12),
        .load_w(load_w),
        .\outp_reg[0] (controla_n_54),
        .\outp_reg[0]_0 (controla_n_55),
        .\outp_reg[0]_1 (controla_n_56),
        .\outp_reg[0]_10 (controla_n_65),
        .\outp_reg[0]_11 (controla_n_66),
        .\outp_reg[0]_12 (p_0_in_11),
        .\outp_reg[0]_13 (p_1_in),
        .\outp_reg[0]_14 (p_2_in),
        .\outp_reg[0]_15 (controla_n_87),
        .\outp_reg[0]_16 (controla_n_99),
        .\outp_reg[0]_17 (controla_n_102),
        .\outp_reg[0]_18 (controla_n_103),
        .\outp_reg[0]_19 (controla_n_104),
        .\outp_reg[0]_2 (controla_n_57),
        .\outp_reg[0]_20 (controla_n_115),
        .\outp_reg[0]_21 (controla_n_126),
        .\outp_reg[0]_22 (controla_n_137),
        .\outp_reg[0]_3 (controla_n_58),
        .\outp_reg[0]_4 (controla_n_59),
        .\outp_reg[0]_5 (controla_n_60),
        .\outp_reg[0]_6 (controla_n_61),
        .\outp_reg[0]_7 (controla_n_62),
        .\outp_reg[0]_8 (controla_n_63),
        .\outp_reg[0]_9 (controla_n_64),
        .\outp_reg[1] (controla_n_105),
        .\outp_reg[1]_0 (controla_n_116),
        .\outp_reg[1]_1 (controla_n_127),
        .\outp_reg[1]_2 (controla_n_138),
        .\outp_reg[2] (controla_n_106),
        .\outp_reg[2]_0 (controla_n_117),
        .\outp_reg[2]_1 (controla_n_128),
        .\outp_reg[2]_2 (controla_n_139),
        .\outp_reg[3] (controla_n_107),
        .\outp_reg[3]_0 (controla_n_118),
        .\outp_reg[3]_1 (controla_n_129),
        .\outp_reg[3]_2 (controla_n_140),
        .\outp_reg[4] (controla_n_108),
        .\outp_reg[4]_0 (controla_n_119),
        .\outp_reg[4]_1 (controla_n_130),
        .\outp_reg[4]_2 (controla_n_141),
        .\outp_reg[5] (controla_n_109),
        .\outp_reg[5]_0 (controla_n_120),
        .\outp_reg[5]_1 (controla_n_131),
        .\outp_reg[5]_2 (controla_n_142),
        .\outp_reg[6] (controla_n_110),
        .\outp_reg[6]_0 (controla_n_121),
        .\outp_reg[6]_1 (controla_n_132),
        .\outp_reg[6]_2 (controla_n_143),
        .\outp_reg[7] (controla_n_111),
        .\outp_reg[7]_0 (controla_n_122),
        .\outp_reg[7]_1 (controla_n_133),
        .\outp_reg[7]_2 (controla_n_144),
        .\outp_reg[8] (controla_n_112),
        .\outp_reg[8]_0 (controla_n_123),
        .\outp_reg[8]_1 (controla_n_134),
        .\outp_reg[8]_2 (controla_n_145),
        .\outp_reg[9] ({controla_n_46,controla_n_47}),
        .\outp_reg[9]_0 (controla_n_98),
        .\outp_reg[9]_1 (controla_n_100),
        .\outp_reg[9]_10 (controla_n_147),
        .\outp_reg[9]_2 (controla_n_101),
        .\outp_reg[9]_3 (controla_n_113),
        .\outp_reg[9]_4 (controla_n_114),
        .\outp_reg[9]_5 (controla_n_124),
        .\outp_reg[9]_6 (controla_n_125),
        .\outp_reg[9]_7 (controla_n_135),
        .\outp_reg[9]_8 (controla_n_136),
        .\outp_reg[9]_9 (controla_n_146),
        .sys_clk(sys_clk),
        .\ticktock_reg[0] (count1_n_11),
        .\ticktock_reg[2] (count1_n_14),
        .\ticktock_reg[2]_0 (count1_n_15),
        .we(we_ibuf),
        .we_obuf(we_obuf),
        .we_obuf_reg_0(count1_n_10));
  lenet5_clk_wiz_lenet5_0_0_counter count1
       (.E(offset),
        .\addr_obuf_reg[0] (count1_n_11),
        .count(count),
        .\data_num_reg[6] (controla_n_23),
        .\data_num_reg[7] (controla_n_12),
        .\data_num_reg[9] (count1_n_13),
        .en(en),
        .en_din_reg(count1_n_15),
        .load_w(load_w),
        .load_w_reg(count1_n_14),
        .\offset_reg[9] ({controla_n_88,controla_n_89,controla_n_90,controla_n_91,controla_n_92,controla_n_93,controla_n_94,controla_n_95,controla_n_96,controla_n_97}),
        .sys_clk(sys_clk),
        .we_obuf(we_obuf),
        .we_obuf_reg(count1_n_10));
  lenet5_clk_wiz_lenet5_0_0_fc fc1
       (.A({p_0_in_22,w1[0]}),
        .CO(fc1_n_20),
        .P({fc1_n_0,fc1_n_1,fc1_n_2,fc1_n_3,fc1_n_4,fc1_n_5,fc1_n_6,fc1_n_7,fc1_n_8,fc1_n_9}),
        .Q(pool_out),
        .en(en),
        .outp1(outp1),
        .\outp_reg[10]_0 (compblk2fc_n_0),
        .\outp_reg[2]_0 (compmx_n_0),
        .pout({pout_5[20],pout_5[16:7]}),
        .pout0(pout0),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_7 fc10
       (.A({wtram_n_81,wtram_n_82,wtram_n_83,wtram_n_84,wtram_n_85,wtram_n_86,wtram_n_87,w10[0]}),
        .Q(pool_out),
        .en(en),
        .outp10(outp10),
        .\outp_reg[10]_0 (fc10_n_20),
        .\outp_reg[10]_1 (compblk3fc_n_48),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc10_n_0,fc10_n_1,fc10_n_2,fc10_n_3,fc10_n_4,fc10_n_5,fc10_n_6,fc10_n_7,fc10_n_8,fc10_n_9}),
        .pout({pout_6[20],pout_6[16:7]}),
        .pout0(pout0_12),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_8 fc2
       (.A({wtram_n_9,wtram_n_10,wtram_n_11,wtram_n_12,wtram_n_13,wtram_n_14,wtram_n_15,w2[0]}),
        .Q(pool_out),
        .en(en),
        .outp2(outp2),
        .\outp_reg[10]_0 (fc2_n_20),
        .\outp_reg[10]_1 (compblk2fc_n_12),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc2_n_0,fc2_n_1,fc2_n_2,fc2_n_3,fc2_n_4,fc2_n_5,fc2_n_6,fc2_n_7,fc2_n_8,fc2_n_9}),
        .pout({pout_4[20],pout_4[16:7]}),
        .pout0(pout0_13),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_9 fc3
       (.A({wtram_n_18,wtram_n_19,wtram_n_20,wtram_n_21,wtram_n_22,wtram_n_23,wtram_n_24,w3[0]}),
        .Q(pool_out),
        .en(en),
        .outp3(outp3),
        .\outp_reg[10]_0 (fc3_n_20),
        .\outp_reg[10]_1 (compblk2fc_n_24),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc3_n_0,fc3_n_1,fc3_n_2,fc3_n_3,fc3_n_4,fc3_n_5,fc3_n_6,fc3_n_7,fc3_n_8,fc3_n_9}),
        .pout({pout_3[20],pout_3[16:7]}),
        .pout0(pout0_14),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_10 fc4
       (.A({wtram_n_27,wtram_n_28,wtram_n_29,wtram_n_30,wtram_n_31,wtram_n_32,wtram_n_33,w4[0]}),
        .Q(pool_out),
        .en(en),
        .outp4(outp4),
        .\outp_reg[10]_0 (fc4_n_20),
        .\outp_reg[10]_1 (compblk2fc_n_36),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc4_n_0,fc4_n_1,fc4_n_2,fc4_n_3,fc4_n_4,fc4_n_5,fc4_n_6,fc4_n_7,fc4_n_8,fc4_n_9}),
        .pout({pout_2[20],pout_2[16:7]}),
        .pout0(pout0_15),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_11 fc5
       (.A({wtram_n_36,wtram_n_37,wtram_n_38,wtram_n_39,wtram_n_40,wtram_n_41,wtram_n_42,w5[0]}),
        .Q(pool_out),
        .en(en),
        .outp5(outp5),
        .\outp_reg[10]_0 (fc5_n_20),
        .\outp_reg[10]_1 (compblk2fc_n_48),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc5_n_0,fc5_n_1,fc5_n_2,fc5_n_3,fc5_n_4,fc5_n_5,fc5_n_6,fc5_n_7,fc5_n_8,fc5_n_9}),
        .pout({pout[20],pout[16:7]}),
        .pout0(pout0_16),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_12 fc6
       (.A({p_0_in_21,w6[0]}),
        .CO(fc6_n_20),
        .P({fc6_n_0,fc6_n_1,fc6_n_2,fc6_n_3,fc6_n_4,fc6_n_5,fc6_n_6,fc6_n_7,fc6_n_8,fc6_n_9}),
        .Q(pool_out),
        .en(en),
        .outp6(outp6),
        .\outp_reg[10]_0 (compblk3fc_n_0),
        .\outp_reg[2]_0 (compmx_n_0),
        .pout({pout_10[20],pout_10[16:7]}),
        .pout0(pout0_17),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_13 fc7
       (.A({wtram_n_54,wtram_n_55,wtram_n_56,wtram_n_57,wtram_n_58,wtram_n_59,wtram_n_60,w7[0]}),
        .Q(pool_out),
        .en(en),
        .outp7(outp7),
        .\outp_reg[10]_0 (fc7_n_20),
        .\outp_reg[10]_1 (compblk3fc_n_12),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc7_n_0,fc7_n_1,fc7_n_2,fc7_n_3,fc7_n_4,fc7_n_5,fc7_n_6,fc7_n_7,fc7_n_8,fc7_n_9}),
        .pout({pout_9[20],pout_9[16:7]}),
        .pout0(pout0_18),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_14 fc8
       (.A({wtram_n_63,wtram_n_64,wtram_n_65,wtram_n_66,wtram_n_67,wtram_n_68,wtram_n_69,w8[0]}),
        .Q(pool_out),
        .en(en),
        .outp8(outp8),
        .\outp_reg[10]_0 (fc8_n_20),
        .\outp_reg[10]_1 (compblk3fc_n_24),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc8_n_0,fc8_n_1,fc8_n_2,fc8_n_3,fc8_n_4,fc8_n_5,fc8_n_6,fc8_n_7,fc8_n_8,fc8_n_9}),
        .pout({pout_8[20],pout_8[16:7]}),
        .pout0(pout0_19),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_15 fc9
       (.A({wtram_n_72,wtram_n_73,wtram_n_74,wtram_n_75,wtram_n_76,wtram_n_77,wtram_n_78,w9[0]}),
        .Q(pool_out),
        .en(en),
        .outp9(outp9),
        .\outp_reg[10]_0 (fc9_n_20),
        .\outp_reg[10]_1 (compblk3fc_n_36),
        .\outp_reg[2]_0 (compmx_n_0),
        .\outp_reg[9]_0 ({fc9_n_0,fc9_n_1,fc9_n_2,fc9_n_3,fc9_n_4,fc9_n_5,fc9_n_6,fc9_n_7,fc9_n_8,fc9_n_9}),
        .pout({pout_7[20],pout_7[16:7]}),
        .pout0(pout0_20),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_fc_acc fc_acc1
       (.SR(fc_acc1_n_110),
        .en(en),
        .outp1(outp1),
        .outp10(outp10),
        .outp2(outp2),
        .outp3(outp3),
        .outp4(outp4),
        .outp5(outp5),
        .outp6(outp6),
        .outp7(outp7),
        .outp8(outp8),
        .outp9(outp9),
        .\outp_reg[10] (fc_acc1_n_111),
        .\outp_reg[10]_0 (fc_acc1_n_112),
        .\outp_reg[10]_1 (fc_acc1_n_113),
        .\outp_reg[10]_2 (fc_acc1_n_114),
        .\outp_reg[10]_3 (fc_acc1_n_115),
        .\outp_reg[10]_4 (fc_acc1_n_116),
        .\outp_reg[10]_5 (fc_acc1_n_117),
        .\outp_reg[10]_6 (fc_acc1_n_118),
        .\outp_reg[10]_7 (fc_acc1_n_119),
        .res1(res1),
        .res10(res10),
        .res2(res2),
        .res3(res3),
        .res4(res4),
        .res5(res5),
        .res6(res6),
        .res7(res7),
        .res8(res8),
        .res9(res9),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_img_ram5 imgmem1
       (.D({imgmem1_n_0,p_9_in}),
        .Q(x1),
        .SR(imgmem1_n_61),
        .en_din(en_din),
        .outp2(x2),
        .outp2_0(x3),
        .outp2_1(x4),
        .outp2_2(x5),
        .p_2_in(\pe11/p_2_in ),
        .p_2_in_0(\pe21/p_2_in ),
        .p_2_in_1(\pe31/p_2_in ),
        .p_2_in_2(\pe41/p_2_in ),
        .p_2_in_3(\pe51/p_2_in ),
        .sys_clk(sys_clk),
        .\x_in_reg[1][6]_0 (imgmem1_n_69),
        .\x_in_reg[1][7]_0 (p_8_in),
        .\x_in_reg[2][6]_0 (imgmem1_n_70),
        .\x_in_reg[2][7]_0 ({imgmem1_n_7,p_7_in}),
        .\x_in_reg[3][6]_0 (imgmem1_n_78),
        .\x_in_reg[3][7]_0 (p_6_in),
        .\x_in_reg[4][6]_0 (imgmem1_n_79),
        .\x_in_reg[4][7]_0 ({imgmem1_n_14,p_5_in}));
  (* DONT_TOUCH *) 
  (* MAX_IMG = "10'b1110101000" *) 
  (* SF = "0.007813" *) 
  (* WIDTH = "10'b0011000100" *) 
  lenet5_clk_wiz_lenet5_0_0_IBUF__mod inbuf1
       (.addr(addri),
        .di({1'b0,pool_out}),
        .ibuf1(NLW_inbuf1_ibuf1_UNCONNECTED[10:0]),
        .rd_addr(addri_rd),
        .sys_clk(sys_clk),
        .we(we_ibuf));
  lenet5_clk_wiz_lenet5_0_0_OBUF__mod obuf1
       (.ADDRD({addro[5],controla_n_48,addro[3],controla_n_47,addro[1:0]}),
        .Q({addr_rd[7:2],addr_rd[0]}),
        .acc_out(acc_out),
        .\addr_obuf_reg[2]_rep__0 ({controla_n_42,controla_n_43,controla_n_44}),
        .\addr_obuf_reg[2]_rep__1 (controla_n_50),
        .\addr_obuf_reg[3]_rep (controla_n_53),
        .\addr_obuf_reg[4] ({addro[4],controla_n_45}),
        .\addr_obuf_reg[4]_rep__0 (controla_n_49),
        .\addr_obuf_reg[5]_rep (controla_n_101),
        .\addr_obuf_reg[5]_rep__0 ({controla_n_39,controla_n_40,controla_n_41,controla_n_52,controla_n_51}),
        .\addr_obuf_reg[5]_rep__1 (controla_n_46),
        .\addr_obuf_reg[7] (controla_n_66),
        .\addr_obuf_reg[8] (controla_n_64),
        .\addr_obuf_reg[8]_0 (controla_n_65),
        .\addr_obuf_reg[8]_1 (controla_n_60),
        .\addr_obuf_reg[9] (controla_n_61),
        .\addr_obuf_reg[9]_0 (controla_n_62),
        .\addr_obuf_reg[9]_1 (controla_n_63),
        .\addr_obuf_reg[9]_2 (controla_n_59),
        .\addr_rd_obuf_reg[0] (controla_n_102),
        .\addr_rd_obuf_reg[0]_0 (controla_n_103),
        .\addr_rd_obuf_reg[0]_rep (controla_n_100),
        .\addr_rd_obuf_reg[1]_rep (controla_n_98),
        .\addr_rd_obuf_reg[1]_rep__0 (controla_n_99),
        .\addr_rd_obuf_reg[3] (p_1_in),
        .\addr_rd_obuf_reg[5] (p_0_in_11),
        .\addr_rd_obuf_reg[5]_0 (p_2_in),
        .\outp_reg[0] (obuf1_n_0),
        .\outp_reg[0]_0 (obuf1_n_11),
        .\outp_reg[0]_1 (obuf1_n_22),
        .\outp_reg[0]_10 (obuf1_n_113),
        .\outp_reg[0]_11 (obuf1_n_116),
        .\outp_reg[0]_12 (obuf1_n_143),
        .\outp_reg[0]_13 (obuf1_n_146),
        .\outp_reg[0]_14 (obuf1_n_149),
        .\outp_reg[0]_2 (obuf1_n_33),
        .\outp_reg[0]_3 (obuf1_n_44),
        .\outp_reg[0]_4 (obuf1_n_47),
        .\outp_reg[0]_5 (obuf1_n_50),
        .\outp_reg[0]_6 (obuf1_n_77),
        .\outp_reg[0]_7 (obuf1_n_80),
        .\outp_reg[0]_8 (obuf1_n_83),
        .\outp_reg[0]_9 (obuf1_n_110),
        .\outp_reg[1] (obuf1_n_1),
        .\outp_reg[1]_0 (obuf1_n_12),
        .\outp_reg[1]_1 (obuf1_n_23),
        .\outp_reg[1]_10 (obuf1_n_114),
        .\outp_reg[1]_11 (obuf1_n_117),
        .\outp_reg[1]_12 (obuf1_n_144),
        .\outp_reg[1]_13 (obuf1_n_147),
        .\outp_reg[1]_14 (obuf1_n_150),
        .\outp_reg[1]_2 (obuf1_n_34),
        .\outp_reg[1]_3 (obuf1_n_45),
        .\outp_reg[1]_4 (obuf1_n_48),
        .\outp_reg[1]_5 (obuf1_n_51),
        .\outp_reg[1]_6 (obuf1_n_78),
        .\outp_reg[1]_7 (obuf1_n_81),
        .\outp_reg[1]_8 (obuf1_n_84),
        .\outp_reg[1]_9 (obuf1_n_111),
        .\outp_reg[2] (obuf1_n_2),
        .\outp_reg[2]_0 (obuf1_n_13),
        .\outp_reg[2]_1 (obuf1_n_24),
        .\outp_reg[2]_10 (obuf1_n_115),
        .\outp_reg[2]_11 (obuf1_n_118),
        .\outp_reg[2]_12 (obuf1_n_145),
        .\outp_reg[2]_13 (obuf1_n_148),
        .\outp_reg[2]_14 (obuf1_n_151),
        .\outp_reg[2]_2 (obuf1_n_35),
        .\outp_reg[2]_3 (obuf1_n_46),
        .\outp_reg[2]_4 (obuf1_n_49),
        .\outp_reg[2]_5 (obuf1_n_52),
        .\outp_reg[2]_6 (obuf1_n_79),
        .\outp_reg[2]_7 (obuf1_n_82),
        .\outp_reg[2]_8 (obuf1_n_85),
        .\outp_reg[2]_9 (obuf1_n_112),
        .\outp_reg[3] (obuf1_n_3),
        .\outp_reg[3]_0 (obuf1_n_14),
        .\outp_reg[3]_1 (obuf1_n_25),
        .\outp_reg[3]_10 (obuf1_n_122),
        .\outp_reg[3]_11 (obuf1_n_125),
        .\outp_reg[3]_12 (obuf1_n_152),
        .\outp_reg[3]_13 (obuf1_n_155),
        .\outp_reg[3]_14 (obuf1_n_158),
        .\outp_reg[3]_2 (obuf1_n_36),
        .\outp_reg[3]_3 (obuf1_n_53),
        .\outp_reg[3]_4 (obuf1_n_56),
        .\outp_reg[3]_5 (obuf1_n_59),
        .\outp_reg[3]_6 (obuf1_n_86),
        .\outp_reg[3]_7 (obuf1_n_89),
        .\outp_reg[3]_8 (obuf1_n_92),
        .\outp_reg[3]_9 (obuf1_n_119),
        .\outp_reg[4] (obuf1_n_4),
        .\outp_reg[4]_0 (obuf1_n_15),
        .\outp_reg[4]_1 (obuf1_n_26),
        .\outp_reg[4]_10 (obuf1_n_123),
        .\outp_reg[4]_11 (obuf1_n_126),
        .\outp_reg[4]_12 (obuf1_n_153),
        .\outp_reg[4]_13 (obuf1_n_156),
        .\outp_reg[4]_14 (obuf1_n_159),
        .\outp_reg[4]_2 (obuf1_n_37),
        .\outp_reg[4]_3 (obuf1_n_54),
        .\outp_reg[4]_4 (obuf1_n_57),
        .\outp_reg[4]_5 (obuf1_n_60),
        .\outp_reg[4]_6 (obuf1_n_87),
        .\outp_reg[4]_7 (obuf1_n_90),
        .\outp_reg[4]_8 (obuf1_n_93),
        .\outp_reg[4]_9 (obuf1_n_120),
        .\outp_reg[5] (obuf1_n_5),
        .\outp_reg[5]_0 (obuf1_n_16),
        .\outp_reg[5]_1 (obuf1_n_27),
        .\outp_reg[5]_10 (obuf1_n_124),
        .\outp_reg[5]_11 (obuf1_n_127),
        .\outp_reg[5]_12 (obuf1_n_154),
        .\outp_reg[5]_13 (obuf1_n_157),
        .\outp_reg[5]_14 (obuf1_n_160),
        .\outp_reg[5]_2 (obuf1_n_38),
        .\outp_reg[5]_3 (obuf1_n_55),
        .\outp_reg[5]_4 (obuf1_n_58),
        .\outp_reg[5]_5 (obuf1_n_61),
        .\outp_reg[5]_6 (obuf1_n_88),
        .\outp_reg[5]_7 (obuf1_n_91),
        .\outp_reg[5]_8 (obuf1_n_94),
        .\outp_reg[5]_9 (obuf1_n_121),
        .\outp_reg[6] (obuf1_n_6),
        .\outp_reg[6]_0 (obuf1_n_17),
        .\outp_reg[6]_1 (obuf1_n_28),
        .\outp_reg[6]_10 (obuf1_n_131),
        .\outp_reg[6]_11 (obuf1_n_134),
        .\outp_reg[6]_12 (obuf1_n_161),
        .\outp_reg[6]_13 (obuf1_n_164),
        .\outp_reg[6]_14 (obuf1_n_167),
        .\outp_reg[6]_2 (obuf1_n_39),
        .\outp_reg[6]_3 (obuf1_n_62),
        .\outp_reg[6]_4 (obuf1_n_65),
        .\outp_reg[6]_5 (obuf1_n_68),
        .\outp_reg[6]_6 (obuf1_n_95),
        .\outp_reg[6]_7 (obuf1_n_98),
        .\outp_reg[6]_8 (obuf1_n_101),
        .\outp_reg[6]_9 (obuf1_n_128),
        .\outp_reg[7] (obuf1_n_7),
        .\outp_reg[7]_0 (obuf1_n_18),
        .\outp_reg[7]_1 (obuf1_n_29),
        .\outp_reg[7]_10 (obuf1_n_132),
        .\outp_reg[7]_11 (obuf1_n_135),
        .\outp_reg[7]_12 (obuf1_n_162),
        .\outp_reg[7]_13 (obuf1_n_165),
        .\outp_reg[7]_14 (obuf1_n_168),
        .\outp_reg[7]_2 (obuf1_n_40),
        .\outp_reg[7]_3 (obuf1_n_63),
        .\outp_reg[7]_4 (obuf1_n_66),
        .\outp_reg[7]_5 (obuf1_n_69),
        .\outp_reg[7]_6 (obuf1_n_96),
        .\outp_reg[7]_7 (obuf1_n_99),
        .\outp_reg[7]_8 (obuf1_n_102),
        .\outp_reg[7]_9 (obuf1_n_129),
        .\outp_reg[8] (obuf1_n_8),
        .\outp_reg[8]_0 (obuf1_n_19),
        .\outp_reg[8]_1 (obuf1_n_30),
        .\outp_reg[8]_10 (obuf1_n_133),
        .\outp_reg[8]_11 (obuf1_n_136),
        .\outp_reg[8]_12 (obuf1_n_163),
        .\outp_reg[8]_13 (obuf1_n_166),
        .\outp_reg[8]_14 (obuf1_n_169),
        .\outp_reg[8]_2 (obuf1_n_41),
        .\outp_reg[8]_3 (obuf1_n_64),
        .\outp_reg[8]_4 (obuf1_n_67),
        .\outp_reg[8]_5 (obuf1_n_70),
        .\outp_reg[8]_6 (obuf1_n_97),
        .\outp_reg[8]_7 (obuf1_n_100),
        .\outp_reg[8]_8 (obuf1_n_103),
        .\outp_reg[8]_9 (obuf1_n_130),
        .\outp_reg[9] (obuf1_n_9),
        .\outp_reg[9]_0 (obuf1_n_10),
        .\outp_reg[9]_1 (obuf1_n_20),
        .\outp_reg[9]_10 (obuf1_n_74),
        .\outp_reg[9]_11 (obuf1_n_75),
        .\outp_reg[9]_12 (obuf1_n_76),
        .\outp_reg[9]_13 (obuf1_n_104),
        .\outp_reg[9]_14 (obuf1_n_105),
        .\outp_reg[9]_15 (obuf1_n_106),
        .\outp_reg[9]_16 (obuf1_n_107),
        .\outp_reg[9]_17 (obuf1_n_108),
        .\outp_reg[9]_18 (obuf1_n_109),
        .\outp_reg[9]_19 (obuf1_n_137),
        .\outp_reg[9]_2 (obuf1_n_21),
        .\outp_reg[9]_20 (obuf1_n_138),
        .\outp_reg[9]_21 (obuf1_n_139),
        .\outp_reg[9]_22 (obuf1_n_140),
        .\outp_reg[9]_23 (obuf1_n_141),
        .\outp_reg[9]_24 (obuf1_n_142),
        .\outp_reg[9]_25 (obuf1_n_170),
        .\outp_reg[9]_26 (obuf1_n_171),
        .\outp_reg[9]_27 (obuf1_n_172),
        .\outp_reg[9]_28 (obuf1_n_173),
        .\outp_reg[9]_29 (obuf1_n_174),
        .\outp_reg[9]_3 (obuf1_n_31),
        .\outp_reg[9]_30 (obuf1_n_175),
        .\outp_reg[9]_4 (obuf1_n_32),
        .\outp_reg[9]_5 (obuf1_n_42),
        .\outp_reg[9]_6 (obuf1_n_43),
        .\outp_reg[9]_7 (obuf1_n_71),
        .\outp_reg[9]_8 (obuf1_n_72),
        .\outp_reg[9]_9 (obuf1_n_73),
        .sys_clk(sys_clk),
        .we_obuf_reg(controla_n_56),
        .we_obuf_reg_0(controla_n_57),
        .we_obuf_reg_1(controla_n_58),
        .we_obuf_reg_2(controla_n_54),
        .we_obuf_reg_3(controla_n_55));
  lenet5_clk_wiz_lenet5_0_0_pe25 pe_arr
       (.D({imgmem1_n_0,p_9_in}),
        .Q(bias_reg),
        .SR(imgmem1_n_61),
        .acc_out(acc_out),
        .en(en),
        .en_din(en_din),
        .load_w(load_w),
        .load_w_reg(controla_n_87),
        .\outp_reg[10] (w11a),
        .\outp_reg[10]_0 (w21a),
        .\outp_reg[10]_1 (w31a),
        .\outp_reg[10]_10 (w24a),
        .\outp_reg[10]_11 (w25a),
        .\outp_reg[10]_12 (w32a),
        .\outp_reg[10]_13 (w33a),
        .\outp_reg[10]_14 (w34a),
        .\outp_reg[10]_15 (w35a),
        .\outp_reg[10]_16 (w42a),
        .\outp_reg[10]_17 (w43a),
        .\outp_reg[10]_18 (w44a),
        .\outp_reg[10]_19 (w45a),
        .\outp_reg[10]_2 (w41a),
        .\outp_reg[10]_20 (w52a),
        .\outp_reg[10]_21 (w53a),
        .\outp_reg[10]_22 (w54a),
        .\outp_reg[10]_23 (w55a),
        .\outp_reg[10]_3 (w51a),
        .\outp_reg[10]_4 (w12a),
        .\outp_reg[10]_5 (w13a),
        .\outp_reg[10]_6 (w14a),
        .\outp_reg[10]_7 (w15a),
        .\outp_reg[10]_8 (w22a),
        .\outp_reg[10]_9 (w23a),
        .p_2_in(\pe11/p_2_in ),
        .p_2_in_0(\pe21/p_2_in ),
        .p_2_in_1(\pe31/p_2_in ),
        .p_2_in_2(\pe41/p_2_in ),
        .p_2_in_3(\pe51/p_2_in ),
        .\p_reg[0] (imgmem1_n_70),
        .\p_reg[0]_0 ({imgmem1_n_7,p_7_in}),
        .\p_reg[0]_1 (p_6_in),
        .\p_reg[1] (imgmem1_n_69),
        .\p_reg[1]_0 ({imgmem1_n_14,p_5_in}),
        .\p_reg[2] (imgmem1_n_79),
        .\p_reg[4] (imgmem1_n_78),
        .\p_reg[5] (p_8_in),
        .sys_clk(sys_clk),
        .\x_in_reg[0][7] (x1),
        .\x_in_reg[1][7] (x2),
        .\x_in_reg[2][7] (x3),
        .\x_in_reg[3][7] (x4),
        .\x_in_reg[4][7] (x5));
  lenet5_clk_wiz_lenet5_0_0_ReLU relu1
       (.D(res1),
        .Q(res1a),
        .S(relu2_n_0),
        .SR(fc_acc1_n_110),
        .\c1_reg[1] (relu1_n_1),
        .\comp1_reg[0] (relu1_n_3),
        .\comp1_reg[10] (relu1_n_13),
        .\comp1_reg[1] (relu1_n_4),
        .\comp1_reg[2] (relu1_n_5),
        .\comp1_reg[3] (relu1_n_6),
        .\comp1_reg[4] (relu1_n_7),
        .\comp1_reg[5] (relu1_n_8),
        .\comp1_reg[6] (relu1_n_9),
        .\comp1_reg[7] (relu1_n_10),
        .\comp1_reg[8] (relu1_n_11),
        .\comp1_reg[9] (relu1_n_12),
        .en(en),
        .\outp_reg[10]_0 (res2a),
        .p_0_in(relu1_n_2),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_16 relu10
       (.D(res10),
        .Q(res10a),
        .S(relu10_n_0),
        .SR(fc_acc1_n_119),
        .en(en),
        .\outp_reg[10]_0 (res9a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_17 relu2
       (.D(res2),
        .Q(res2a),
        .S(relu2_n_0),
        .SR(fc_acc1_n_111),
        .en(en),
        .\outp_reg[10]_0 (res1a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_18 relu3
       (.D(res3),
        .O133(relu3_n_2),
        .Q(res3a),
        .S(relu4_n_0),
        .SR(fc_acc1_n_112),
        .\c2_reg[2] (relu3_n_1),
        .\comp2_reg[0] (relu3_n_3),
        .\comp2_reg[10] (relu3_n_13),
        .\comp2_reg[1] (relu3_n_4),
        .\comp2_reg[2] (relu3_n_5),
        .\comp2_reg[3] (relu3_n_6),
        .\comp2_reg[4] (relu3_n_7),
        .\comp2_reg[5] (relu3_n_8),
        .\comp2_reg[6] (relu3_n_9),
        .\comp2_reg[7] (relu3_n_10),
        .\comp2_reg[8] (relu3_n_11),
        .\comp2_reg[9] (relu3_n_12),
        .en(en),
        .\outp_reg[10]_0 (res4a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_19 relu4
       (.D(res4),
        .Q(res4a),
        .S(relu4_n_0),
        .SR(fc_acc1_n_113),
        .en(en),
        .\outp_reg[10]_0 (res3a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_20 relu5
       (.D(res5),
        .O134(relu5_n_2),
        .Q(res5a),
        .S(relu6_n_0),
        .SR(fc_acc1_n_114),
        .\c3_reg[1] (relu5_n_1),
        .\comp3_reg[0] (relu5_n_3),
        .\comp3_reg[10] (relu5_n_13),
        .\comp3_reg[1] (relu5_n_4),
        .\comp3_reg[2] (relu5_n_5),
        .\comp3_reg[3] (relu5_n_6),
        .\comp3_reg[4] (relu5_n_7),
        .\comp3_reg[5] (relu5_n_8),
        .\comp3_reg[6] (relu5_n_9),
        .\comp3_reg[7] (relu5_n_10),
        .\comp3_reg[8] (relu5_n_11),
        .\comp3_reg[9] (relu5_n_12),
        .en(en),
        .\outp_reg[10]_0 (res6a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_21 relu6
       (.D(res6),
        .Q(res6a),
        .S(relu6_n_0),
        .SR(fc_acc1_n_115),
        .en(en),
        .\outp_reg[10]_0 (res5a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_22 relu7
       (.D(res7),
        .O135(relu7_n_2),
        .Q(res7a),
        .S(relu8_n_0),
        .SR(fc_acc1_n_116),
        .\c4_reg[3] (relu7_n_1),
        .\comp4_reg[0] (relu7_n_3),
        .\comp4_reg[10] (relu7_n_13),
        .\comp4_reg[1] (relu7_n_4),
        .\comp4_reg[2] (relu7_n_5),
        .\comp4_reg[3] (relu7_n_6),
        .\comp4_reg[4] (relu7_n_7),
        .\comp4_reg[5] (relu7_n_8),
        .\comp4_reg[6] (relu7_n_9),
        .\comp4_reg[7] (relu7_n_10),
        .\comp4_reg[8] (relu7_n_11),
        .\comp4_reg[9] (relu7_n_12),
        .en(en),
        .\outp_reg[10]_0 (res8a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_23 relu8
       (.D(res8),
        .Q(res8a),
        .S(relu8_n_0),
        .SR(fc_acc1_n_117),
        .en(en),
        .\outp_reg[10]_0 (res7a),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_ReLU_24 relu9
       (.D(res9),
        .O136(relu9_n_2),
        .Q(res9a),
        .S(relu10_n_0),
        .SR(fc_acc1_n_118),
        .\c5_reg[1] (relu9_n_1),
        .\comp5_reg[0] (relu9_n_3),
        .\comp5_reg[10] (relu9_n_13),
        .\comp5_reg[1] (relu9_n_4),
        .\comp5_reg[2] (relu9_n_5),
        .\comp5_reg[3] (relu9_n_6),
        .\comp5_reg[4] (relu9_n_7),
        .\comp5_reg[5] (relu9_n_8),
        .\comp5_reg[6] (relu9_n_9),
        .\comp5_reg[7] (relu9_n_10),
        .\comp5_reg[8] (relu9_n_11),
        .\comp5_reg[9] (relu9_n_12),
        .en(en),
        .\outp_reg[10]_0 (res10a),
        .sys_clk(sys_clk));
  (* DONT_TOUCH *) 
  (* MAX_WGT = "26" *) 
  lenet5_clk_wiz_lenet5_0_0_wgt_ram5 wgtmem1
       (.bias(bias),
        .clk(sys_clk),
        .en(1'b1),
        .w11(w11),
        .w12(w12),
        .w13(w13),
        .w14(w14),
        .w15(w15),
        .w21(w21),
        .w22(w22),
        .w23(w23),
        .w24(w24),
        .w25(w25),
        .w31(w31),
        .w32(w32),
        .w33(w33),
        .w34(w34),
        .w35(w35),
        .w41(w41),
        .w42(w42),
        .w43(w43),
        .w44(w44),
        .w45(w45),
        .w51(w51),
        .w52(w52),
        .w53(w53),
        .w54(w54),
        .w55(w55));
  lenet5_clk_wiz_lenet5_0_0_fc_wt_ram wtram
       (.A({p_0_in_22,w1[0]}),
        .\outp_reg[10] (w1[10]),
        .\outp_reg[10]_0 (w2[10]),
        .\outp_reg[10]_1 (w3[10]),
        .\outp_reg[10]_2 (w4[10]),
        .\outp_reg[10]_3 (w5[10]),
        .\outp_reg[10]_4 (w6[10]),
        .\outp_reg[10]_5 (w7[10]),
        .\outp_reg[10]_6 (w8[10]),
        .\outp_reg[10]_7 (w9[10]),
        .\outp_reg[10]_8 (w10[10]),
        .pout2({wtram_n_9,wtram_n_10,wtram_n_11,wtram_n_12,wtram_n_13,wtram_n_14,wtram_n_15,w2[0]}),
        .pout2_0({wtram_n_18,wtram_n_19,wtram_n_20,wtram_n_21,wtram_n_22,wtram_n_23,wtram_n_24,w3[0]}),
        .pout2_1({wtram_n_27,wtram_n_28,wtram_n_29,wtram_n_30,wtram_n_31,wtram_n_32,wtram_n_33,w4[0]}),
        .pout2_2({wtram_n_36,wtram_n_37,wtram_n_38,wtram_n_39,wtram_n_40,wtram_n_41,wtram_n_42,w5[0]}),
        .pout2_3({p_0_in_21,w6[0]}),
        .pout2_4({wtram_n_54,wtram_n_55,wtram_n_56,wtram_n_57,wtram_n_58,wtram_n_59,wtram_n_60,w7[0]}),
        .pout2_5({wtram_n_63,wtram_n_64,wtram_n_65,wtram_n_66,wtram_n_67,wtram_n_68,wtram_n_69,w8[0]}),
        .pout2_6({wtram_n_72,wtram_n_73,wtram_n_74,wtram_n_75,wtram_n_76,wtram_n_77,wtram_n_78,w9[0]}),
        .pout2_7({wtram_n_81,wtram_n_82,wtram_n_83,wtram_n_84,wtram_n_85,wtram_n_86,wtram_n_87,w10[0]}),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "pe25" *) 
module lenet5_clk_wiz_lenet5_0_0_pe25
   (acc_out,
    load_w,
    en_din,
    sys_clk,
    SR,
    D,
    \outp_reg[10] ,
    Q,
    \p_reg[1] ,
    \p_reg[5] ,
    \outp_reg[10]_0 ,
    \p_reg[0] ,
    \p_reg[0]_0 ,
    \outp_reg[10]_1 ,
    \p_reg[4] ,
    \p_reg[0]_1 ,
    \outp_reg[10]_2 ,
    \p_reg[2] ,
    \p_reg[1]_0 ,
    \outp_reg[10]_3 ,
    en,
    p_2_in,
    p_2_in_0,
    p_2_in_1,
    p_2_in_2,
    p_2_in_3,
    load_w_reg,
    \x_in_reg[0][7] ,
    \x_in_reg[1][7] ,
    \x_in_reg[2][7] ,
    \x_in_reg[3][7] ,
    \x_in_reg[4][7] ,
    \outp_reg[10]_4 ,
    \outp_reg[10]_5 ,
    \outp_reg[10]_6 ,
    \outp_reg[10]_7 ,
    \outp_reg[10]_8 ,
    \outp_reg[10]_9 ,
    \outp_reg[10]_10 ,
    \outp_reg[10]_11 ,
    \outp_reg[10]_12 ,
    \outp_reg[10]_13 ,
    \outp_reg[10]_14 ,
    \outp_reg[10]_15 ,
    \outp_reg[10]_16 ,
    \outp_reg[10]_17 ,
    \outp_reg[10]_18 ,
    \outp_reg[10]_19 ,
    \outp_reg[10]_20 ,
    \outp_reg[10]_21 ,
    \outp_reg[10]_22 ,
    \outp_reg[10]_23 );
  output [10:0]acc_out;
  input load_w;
  input en_din;
  input sys_clk;
  input [0:0]SR;
  input [6:0]D;
  input [10:0]\outp_reg[10] ;
  input [10:0]Q;
  input [0:0]\p_reg[1] ;
  input [6:0]\p_reg[5] ;
  input [10:0]\outp_reg[10]_0 ;
  input [0:0]\p_reg[0] ;
  input [6:0]\p_reg[0]_0 ;
  input [10:0]\outp_reg[10]_1 ;
  input [0:0]\p_reg[4] ;
  input [6:0]\p_reg[0]_1 ;
  input [10:0]\outp_reg[10]_2 ;
  input [0:0]\p_reg[2] ;
  input [6:0]\p_reg[1]_0 ;
  input [10:0]\outp_reg[10]_3 ;
  input en;
  input p_2_in;
  input p_2_in_0;
  input p_2_in_1;
  input p_2_in_2;
  input p_2_in_3;
  input load_w_reg;
  input [6:0]\x_in_reg[0][7] ;
  input [6:0]\x_in_reg[1][7] ;
  input [6:0]\x_in_reg[2][7] ;
  input [6:0]\x_in_reg[3][7] ;
  input [6:0]\x_in_reg[4][7] ;
  input [10:0]\outp_reg[10]_4 ;
  input [10:0]\outp_reg[10]_5 ;
  input [10:0]\outp_reg[10]_6 ;
  input [10:0]\outp_reg[10]_7 ;
  input [10:0]\outp_reg[10]_8 ;
  input [10:0]\outp_reg[10]_9 ;
  input [10:0]\outp_reg[10]_10 ;
  input [10:0]\outp_reg[10]_11 ;
  input [10:0]\outp_reg[10]_12 ;
  input [10:0]\outp_reg[10]_13 ;
  input [10:0]\outp_reg[10]_14 ;
  input [10:0]\outp_reg[10]_15 ;
  input [10:0]\outp_reg[10]_16 ;
  input [10:0]\outp_reg[10]_17 ;
  input [10:0]\outp_reg[10]_18 ;
  input [10:0]\outp_reg[10]_19 ;
  input [10:0]\outp_reg[10]_20 ;
  input [10:0]\outp_reg[10]_21 ;
  input [10:0]\outp_reg[10]_22 ;
  input [10:0]\outp_reg[10]_23 ;

  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [10:0]acc_out;
  wire en;
  wire en_din;
  wire [7:1]fx11;
  wire [7:1]fx12;
  wire [7:1]fx13;
  wire [7:1]fx21;
  wire [7:1]fx22;
  wire [7:1]fx23;
  wire [7:1]fx31;
  wire [7:1]fx32;
  wire [7:1]fx33;
  wire [7:1]fx41;
  wire [7:1]fx42;
  wire [7:1]fx43;
  wire [7:1]fx51;
  wire [7:1]fx52;
  wire [7:1]fx53;
  wire load_w;
  wire load_w_reg;
  wire [10:0]o11;
  wire [10:0]o12;
  wire [10:0]o13;
  wire [10:0]o14;
  wire [10:0]o15;
  wire [10:0]o21;
  wire [10:0]o22;
  wire [10:0]o23;
  wire [10:0]o24;
  wire [10:0]o25;
  wire [10:0]o31;
  wire [10:0]o32;
  wire [10:0]o33;
  wire [10:0]o34;
  wire [10:0]o35;
  wire [10:0]o41;
  wire [10:0]o42;
  wire [10:0]o43;
  wire [10:0]o44;
  wire [10:0]o45;
  wire [10:0]o51;
  wire [10:0]o52;
  wire [10:0]o53;
  wire [10:0]o54;
  wire [10:0]o55;
  wire [10:0]\outp_reg[10] ;
  wire [10:0]\outp_reg[10]_0 ;
  wire [10:0]\outp_reg[10]_1 ;
  wire [10:0]\outp_reg[10]_10 ;
  wire [10:0]\outp_reg[10]_11 ;
  wire [10:0]\outp_reg[10]_12 ;
  wire [10:0]\outp_reg[10]_13 ;
  wire [10:0]\outp_reg[10]_14 ;
  wire [10:0]\outp_reg[10]_15 ;
  wire [10:0]\outp_reg[10]_16 ;
  wire [10:0]\outp_reg[10]_17 ;
  wire [10:0]\outp_reg[10]_18 ;
  wire [10:0]\outp_reg[10]_19 ;
  wire [10:0]\outp_reg[10]_2 ;
  wire [10:0]\outp_reg[10]_20 ;
  wire [10:0]\outp_reg[10]_21 ;
  wire [10:0]\outp_reg[10]_22 ;
  wire [10:0]\outp_reg[10]_23 ;
  wire [10:0]\outp_reg[10]_3 ;
  wire [10:0]\outp_reg[10]_4 ;
  wire [10:0]\outp_reg[10]_5 ;
  wire [10:0]\outp_reg[10]_6 ;
  wire [10:0]\outp_reg[10]_7 ;
  wire [10:0]\outp_reg[10]_8 ;
  wire [10:0]\outp_reg[10]_9 ;
  wire p_2_in;
  wire p_2_in_0;
  wire p_2_in_1;
  wire p_2_in_10;
  wire p_2_in_11;
  wire p_2_in_12;
  wire p_2_in_13;
  wire p_2_in_14;
  wire p_2_in_15;
  wire p_2_in_16;
  wire p_2_in_17;
  wire p_2_in_18;
  wire p_2_in_19;
  wire p_2_in_2;
  wire p_2_in_3;
  wire p_2_in_4;
  wire p_2_in_5;
  wire p_2_in_6;
  wire p_2_in_7;
  wire p_2_in_8;
  wire p_2_in_9;
  wire [0:0]\p_reg[0] ;
  wire [6:0]\p_reg[0]_0 ;
  wire [6:0]\p_reg[0]_1 ;
  wire [0:0]\p_reg[1] ;
  wire [6:0]\p_reg[1]_0 ;
  wire [0:0]\p_reg[2] ;
  wire [0:0]\p_reg[4] ;
  wire [6:0]\p_reg[5] ;
  wire pe11_n_0;
  wire pe12_n_0;
  wire pe13_n_0;
  wire pe14_n_0;
  wire sys_clk;
  wire [6:0]\x_in_reg[0][7] ;
  wire [6:0]\x_in_reg[1][7] ;
  wire [6:0]\x_in_reg[2][7] ;
  wire [6:0]\x_in_reg[3][7] ;
  wire [6:0]\x_in_reg[4][7] ;

  lenet5_clk_wiz_lenet5_0_0_accum5 acc5
       (.Q(o51),
        .acc_out(acc_out),
        .outp(o55),
        .\outp_reg[10] (o54),
        .\outp_reg[10]_0 (o52),
        .\outp_reg[10]_1 (o53),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE pe11
       (.D(D),
        .Q(Q),
        .SR(SR),
        .en(en),
        .en_din(en_din),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .outp2_0(fx11),
        .\outp_reg[10]_0 (pe11_n_0),
        .\outp_reg[10]_1 (o11),
        .\outp_reg[10]_2 (\outp_reg[10] ),
        .p_2_in(p_2_in),
        .sys_clk(sys_clk),
        .\x_in_reg[0][7] (\x_in_reg[0][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_25 pe12
       (.D(fx11),
        .Q(fx12),
        .en(en),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .load_w_reg_0(pe11_n_0),
        .o12(o12),
        .\outp_reg[10]_0 (pe12_n_0),
        .\outp_reg[10]_1 (\outp_reg[10]_4 ),
        .sys_clk(sys_clk),
        .\x_in_reg[0][7] (\x_in_reg[0][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_26 pe13
       (.D(fx12),
        .Q(fx13),
        .en(en),
        .\f_inp_reg[7]_0 (fx11),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .load_w_reg_0(pe12_n_0),
        .o13(o13),
        .\outp_reg[10]_0 (pe13_n_0),
        .\outp_reg[10]_1 (\outp_reg[10]_5 ),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_27 pe14
       (.D(fx13),
        .Q(fx12),
        .en(en),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .load_w_reg_0(pe13_n_0),
        .o14(o14),
        .\outp_reg[10]_0 (pe14_n_0),
        .\outp_reg[10]_1 (\outp_reg[10]_6 ),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_28 pe15
       (.Q(fx13),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .load_w_reg_0(pe14_n_0),
        .o15(o15),
        .\outp_reg[10]_0 (\outp_reg[10]_7 ),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_29 pe21
       (.Q(fx21),
        .en_din(en_din),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o21),
        .\outp_reg[10]_1 (\outp_reg[10]_0 ),
        .\outp_reg[10]_2 (o11),
        .p_2_in(p_2_in_4),
        .p_2_in_0(p_2_in_0),
        .\p_reg[1] (\p_reg[1] ),
        .\p_reg[5] (\p_reg[5] ),
        .sys_clk(sys_clk),
        .\x_in_reg[1][7] (\x_in_reg[1][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_30 pe22
       (.D(fx21),
        .Q(fx22),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .o12(o12),
        .\outp_reg[10]_0 (o22),
        .\outp_reg[10]_1 (\outp_reg[10]_8 ),
        .p_2_in(p_2_in_5),
        .p_2_in_0(p_2_in_4),
        .sys_clk(sys_clk),
        .\x_in_reg[1][7] (\x_in_reg[1][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_31 pe23
       (.D(fx22),
        .Q(fx21),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .o13(o13),
        .outp2_0(fx23),
        .\outp_reg[10]_0 (o23),
        .\outp_reg[10]_1 (\outp_reg[10]_9 ),
        .p_2_in(p_2_in_6),
        .p_2_in_0(p_2_in_5),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_32 pe24
       (.D(fx23),
        .Q(fx22),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .o14(o14),
        .\outp_reg[10]_0 (o24),
        .\outp_reg[10]_1 (\outp_reg[10]_10 ),
        .p_2_in(p_2_in_7),
        .p_2_in_0(p_2_in_6),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_33 pe25
       (.Q(o25),
        .\f_inp_reg[7] (fx23),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .o15(o15),
        .\outp_reg[10]_0 (\outp_reg[10]_11 ),
        .p_2_in(p_2_in_7),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_34 pe31
       (.Q(fx31),
        .en_din(en_din),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o31),
        .\outp_reg[10]_1 (\outp_reg[10]_1 ),
        .\outp_reg[10]_2 (o21),
        .p_2_in(p_2_in_8),
        .p_2_in_1(p_2_in_1),
        .\p_reg[0] (\p_reg[0] ),
        .\p_reg[0]_0 (\p_reg[0]_0 ),
        .sys_clk(sys_clk),
        .\x_in_reg[2][7] (\x_in_reg[2][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_35 pe32
       (.D(fx31),
        .Q(fx32),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o32),
        .\outp_reg[10]_1 (\outp_reg[10]_12 ),
        .\outp_reg[10]_2 (o22),
        .p_2_in(p_2_in_9),
        .p_2_in_0(p_2_in_8),
        .sys_clk(sys_clk),
        .\x_in_reg[2][7] (\x_in_reg[2][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_36 pe33
       (.D(fx32),
        .Q(fx31),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .outp2_0(fx33),
        .\outp_reg[10]_0 (o33),
        .\outp_reg[10]_1 (\outp_reg[10]_13 ),
        .\outp_reg[10]_2 (o23),
        .p_2_in(p_2_in_10),
        .p_2_in_0(p_2_in_9),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_37 pe34
       (.D(fx33),
        .Q(fx32),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o34),
        .\outp_reg[10]_1 (\outp_reg[10]_14 ),
        .\outp_reg[10]_2 (o24),
        .p_2_in(p_2_in_11),
        .p_2_in_0(p_2_in_10),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_38 pe35
       (.Q(o25),
        .\f_inp_reg[7] (fx33),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o35),
        .\outp_reg[10]_1 (\outp_reg[10]_15 ),
        .p_2_in(p_2_in_11),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_39 pe41
       (.Q(fx41),
        .en_din(en_din),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o41),
        .\outp_reg[10]_1 (\outp_reg[10]_2 ),
        .\outp_reg[10]_2 (o31),
        .p_2_in(p_2_in_12),
        .p_2_in_2(p_2_in_2),
        .\p_reg[0] (\p_reg[0]_1 ),
        .\p_reg[4] (\p_reg[4] ),
        .sys_clk(sys_clk),
        .\x_in_reg[3][7] (\x_in_reg[3][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_40 pe42
       (.D(fx41),
        .Q(fx42),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o42),
        .\outp_reg[10]_1 (\outp_reg[10]_16 ),
        .\outp_reg[10]_2 (o32),
        .p_2_in(p_2_in_13),
        .p_2_in_0(p_2_in_12),
        .sys_clk(sys_clk),
        .\x_in_reg[3][7] (\x_in_reg[3][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_41 pe43
       (.D(fx42),
        .Q(fx41),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .outp2_0(fx43),
        .\outp_reg[10]_0 (o43),
        .\outp_reg[10]_1 (\outp_reg[10]_17 ),
        .\outp_reg[10]_2 (o33),
        .p_2_in(p_2_in_14),
        .p_2_in_0(p_2_in_13),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_42 pe44
       (.D(fx43),
        .Q(fx42),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (o44),
        .\outp_reg[10]_1 (\outp_reg[10]_18 ),
        .\outp_reg[10]_2 (o34),
        .p_2_in(p_2_in_15),
        .p_2_in_0(p_2_in_14),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_43 pe45
       (.Q(o45),
        .\f_inp_reg[7] (fx43),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (\outp_reg[10]_19 ),
        .\outp_reg[10]_1 (o35),
        .p_2_in(p_2_in_15),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_44 pe51
       (.Q(fx51),
        .\Q_reg[10] (o51),
        .en_din(en_din),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (\outp_reg[10]_3 ),
        .\outp_reg[10]_1 (o41),
        .p_2_in(p_2_in_16),
        .p_2_in_3(p_2_in_3),
        .\p_reg[1] (\p_reg[1]_0 ),
        .\p_reg[2] (\p_reg[2] ),
        .sys_clk(sys_clk),
        .\x_in_reg[4][7] (\x_in_reg[4][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_45 pe52
       (.D(fx51),
        .Q(fx52),
        .\Q_reg[10] (o52),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (\outp_reg[10]_20 ),
        .\outp_reg[10]_1 (o42),
        .p_2_in(p_2_in_17),
        .p_2_in_0(p_2_in_16),
        .sys_clk(sys_clk),
        .\x_in_reg[4][7] (\x_in_reg[4][7] ));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_46 pe53
       (.D(fx52),
        .Q(fx51),
        .\Q_reg[10] (o53),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .outp2_0(fx53),
        .\outp_reg[10]_0 (\outp_reg[10]_21 ),
        .\outp_reg[10]_1 (o43),
        .p_2_in(p_2_in_18),
        .p_2_in_0(p_2_in_17),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_47 pe54
       (.D(fx53),
        .Q(fx52),
        .\Q_reg[10] (o54),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (\outp_reg[10]_22 ),
        .\outp_reg[10]_1 (o44),
        .p_2_in(p_2_in_19),
        .p_2_in_0(p_2_in_18),
        .sys_clk(sys_clk));
  lenet5_clk_wiz_lenet5_0_0_WS_PE_48 pe55
       (.Q(o45),
        .\Q_reg[10] (o55),
        .\f_inp_reg[7] (fx53),
        .load_w(load_w),
        .load_w_reg(load_w_reg),
        .\outp_reg[10]_0 (\outp_reg[10]_23 ),
        .p_2_in(p_2_in_19),
        .sys_clk(sys_clk));
endmodule

(* MAX_WGT = "26" *) (* ORIG_REF_NAME = "wgt_ram5" *) 
module lenet5_clk_wiz_lenet5_0_0_wgt_ram5
   (clk,
    en,
    w11,
    w12,
    w13,
    w14,
    w15,
    w21,
    w22,
    w23,
    w24,
    w25,
    w31,
    w32,
    w33,
    w34,
    w35,
    w41,
    w42,
    w43,
    w44,
    w45,
    w51,
    w52,
    w53,
    w54,
    w55,
    bias);
  input clk;
  input en;
  output [10:0]w11;
  output [10:0]w12;
  output [10:0]w13;
  output [10:0]w14;
  output [10:0]w15;
  output [10:0]w21;
  output [10:0]w22;
  output [10:0]w23;
  output [10:0]w24;
  output [10:0]w25;
  output [10:0]w31;
  output [10:0]w32;
  output [10:0]w33;
  output [10:0]w34;
  output [10:0]w35;
  output [10:0]w41;
  output [10:0]w42;
  output [10:0]w43;
  output [10:0]w44;
  output [10:0]w45;
  output [10:0]w51;
  output [10:0]w52;
  output [10:0]w53;
  output [10:0]w54;
  output [10:0]w55;
  output [10:0]bias;

  wire \<const0> ;
  wire \<const1> ;

  assign bias[10] = \<const0> ;
  assign bias[9] = \<const0> ;
  assign bias[8] = \<const0> ;
  assign bias[7] = \<const0> ;
  assign bias[6] = \<const0> ;
  assign bias[5] = \<const0> ;
  assign bias[4] = \<const1> ;
  assign bias[3] = \<const0> ;
  assign bias[2] = \<const0> ;
  assign bias[1] = \<const0> ;
  assign bias[0] = \<const1> ;
  assign w11[10] = \<const1> ;
  assign w11[9] = \<const1> ;
  assign w11[8] = \<const1> ;
  assign w11[7] = \<const1> ;
  assign w11[6] = \<const1> ;
  assign w11[5] = \<const1> ;
  assign w11[4] = \<const0> ;
  assign w11[3] = \<const1> ;
  assign w11[2] = \<const1> ;
  assign w11[1] = \<const1> ;
  assign w11[0] = \<const1> ;
  assign w12[10] = \<const0> ;
  assign w12[9] = \<const0> ;
  assign w12[8] = \<const0> ;
  assign w12[7] = \<const0> ;
  assign w12[6] = \<const0> ;
  assign w12[5] = \<const1> ;
  assign w12[4] = \<const1> ;
  assign w12[3] = \<const0> ;
  assign w12[2] = \<const0> ;
  assign w12[1] = \<const0> ;
  assign w12[0] = \<const1> ;
  assign w13[10] = \<const0> ;
  assign w13[9] = \<const0> ;
  assign w13[8] = \<const0> ;
  assign w13[7] = \<const0> ;
  assign w13[6] = \<const0> ;
  assign w13[5] = \<const1> ;
  assign w13[4] = \<const0> ;
  assign w13[3] = \<const0> ;
  assign w13[2] = \<const1> ;
  assign w13[1] = \<const1> ;
  assign w13[0] = \<const0> ;
  assign w14[10] = \<const0> ;
  assign w14[9] = \<const0> ;
  assign w14[8] = \<const0> ;
  assign w14[7] = \<const0> ;
  assign w14[6] = \<const0> ;
  assign w14[5] = \<const1> ;
  assign w14[4] = \<const0> ;
  assign w14[3] = \<const0> ;
  assign w14[2] = \<const1> ;
  assign w14[1] = \<const0> ;
  assign w14[0] = \<const1> ;
  assign w15[10] = \<const0> ;
  assign w15[9] = \<const0> ;
  assign w15[8] = \<const0> ;
  assign w15[7] = \<const0> ;
  assign w15[6] = \<const0> ;
  assign w15[5] = \<const0> ;
  assign w15[4] = \<const1> ;
  assign w15[3] = \<const1> ;
  assign w15[2] = \<const1> ;
  assign w15[1] = \<const1> ;
  assign w15[0] = \<const0> ;
  assign w21[10] = \<const1> ;
  assign w21[9] = \<const1> ;
  assign w21[8] = \<const1> ;
  assign w21[7] = \<const1> ;
  assign w21[6] = \<const1> ;
  assign w21[5] = \<const1> ;
  assign w21[4] = \<const0> ;
  assign w21[3] = \<const1> ;
  assign w21[2] = \<const1> ;
  assign w21[1] = \<const1> ;
  assign w21[0] = \<const0> ;
  assign w22[10] = \<const0> ;
  assign w22[9] = \<const0> ;
  assign w22[8] = \<const0> ;
  assign w22[7] = \<const0> ;
  assign w22[6] = \<const0> ;
  assign w22[5] = \<const1> ;
  assign w22[4] = \<const1> ;
  assign w22[3] = \<const0> ;
  assign w22[2] = \<const0> ;
  assign w22[1] = \<const0> ;
  assign w22[0] = \<const0> ;
  assign w23[10] = \<const0> ;
  assign w23[9] = \<const0> ;
  assign w23[8] = \<const0> ;
  assign w23[7] = \<const0> ;
  assign w23[6] = \<const1> ;
  assign w23[5] = \<const1> ;
  assign w23[4] = \<const0> ;
  assign w23[3] = \<const0> ;
  assign w23[2] = \<const1> ;
  assign w23[1] = \<const0> ;
  assign w23[0] = \<const0> ;
  assign w24[10] = \<const0> ;
  assign w24[9] = \<const0> ;
  assign w24[8] = \<const0> ;
  assign w24[7] = \<const0> ;
  assign w24[6] = \<const1> ;
  assign w24[5] = \<const0> ;
  assign w24[4] = \<const1> ;
  assign w24[3] = \<const1> ;
  assign w24[2] = \<const1> ;
  assign w24[1] = \<const0> ;
  assign w24[0] = \<const0> ;
  assign w25[10] = \<const0> ;
  assign w25[9] = \<const0> ;
  assign w25[8] = \<const0> ;
  assign w25[7] = \<const0> ;
  assign w25[6] = \<const1> ;
  assign w25[5] = \<const0> ;
  assign w25[4] = \<const0> ;
  assign w25[3] = \<const0> ;
  assign w25[2] = \<const0> ;
  assign w25[1] = \<const1> ;
  assign w25[0] = \<const0> ;
  assign w31[10] = \<const0> ;
  assign w31[9] = \<const0> ;
  assign w31[8] = \<const0> ;
  assign w31[7] = \<const0> ;
  assign w31[6] = \<const0> ;
  assign w31[5] = \<const0> ;
  assign w31[4] = \<const1> ;
  assign w31[3] = \<const1> ;
  assign w31[2] = \<const0> ;
  assign w31[1] = \<const0> ;
  assign w31[0] = \<const1> ;
  assign w32[10] = \<const0> ;
  assign w32[9] = \<const0> ;
  assign w32[8] = \<const0> ;
  assign w32[7] = \<const0> ;
  assign w32[6] = \<const0> ;
  assign w32[5] = \<const1> ;
  assign w32[4] = \<const0> ;
  assign w32[3] = \<const1> ;
  assign w32[2] = \<const0> ;
  assign w32[1] = \<const0> ;
  assign w32[0] = \<const0> ;
  assign w33[10] = \<const0> ;
  assign w33[9] = \<const0> ;
  assign w33[8] = \<const0> ;
  assign w33[7] = \<const0> ;
  assign w33[6] = \<const1> ;
  assign w33[5] = \<const1> ;
  assign w33[4] = \<const0> ;
  assign w33[3] = \<const1> ;
  assign w33[2] = \<const1> ;
  assign w33[1] = \<const1> ;
  assign w33[0] = \<const0> ;
  assign w34[10] = \<const0> ;
  assign w34[9] = \<const0> ;
  assign w34[8] = \<const0> ;
  assign w34[7] = \<const0> ;
  assign w34[6] = \<const1> ;
  assign w34[5] = \<const1> ;
  assign w34[4] = \<const1> ;
  assign w34[3] = \<const0> ;
  assign w34[2] = \<const0> ;
  assign w34[1] = \<const0> ;
  assign w34[0] = \<const1> ;
  assign w35[10] = \<const0> ;
  assign w35[9] = \<const0> ;
  assign w35[8] = \<const0> ;
  assign w35[7] = \<const0> ;
  assign w35[6] = \<const0> ;
  assign w35[5] = \<const1> ;
  assign w35[4] = \<const0> ;
  assign w35[3] = \<const1> ;
  assign w35[2] = \<const1> ;
  assign w35[1] = \<const0> ;
  assign w35[0] = \<const1> ;
  assign w41[10] = \<const0> ;
  assign w41[9] = \<const0> ;
  assign w41[8] = \<const0> ;
  assign w41[7] = \<const0> ;
  assign w41[6] = \<const1> ;
  assign w41[5] = \<const0> ;
  assign w41[4] = \<const0> ;
  assign w41[3] = \<const1> ;
  assign w41[2] = \<const0> ;
  assign w41[1] = \<const0> ;
  assign w41[0] = \<const1> ;
  assign w42[10] = \<const0> ;
  assign w42[9] = \<const0> ;
  assign w42[8] = \<const0> ;
  assign w42[7] = \<const0> ;
  assign w42[6] = \<const1> ;
  assign w42[5] = \<const0> ;
  assign w42[4] = \<const0> ;
  assign w42[3] = \<const1> ;
  assign w42[2] = \<const0> ;
  assign w42[1] = \<const1> ;
  assign w42[0] = \<const0> ;
  assign w43[10] = \<const0> ;
  assign w43[9] = \<const0> ;
  assign w43[8] = \<const0> ;
  assign w43[7] = \<const0> ;
  assign w43[6] = \<const0> ;
  assign w43[5] = \<const1> ;
  assign w43[4] = \<const0> ;
  assign w43[3] = \<const1> ;
  assign w43[2] = \<const0> ;
  assign w43[1] = \<const0> ;
  assign w43[0] = \<const0> ;
  assign w44[10] = \<const0> ;
  assign w44[9] = \<const0> ;
  assign w44[8] = \<const0> ;
  assign w44[7] = \<const0> ;
  assign w44[6] = \<const0> ;
  assign w44[5] = \<const1> ;
  assign w44[4] = \<const1> ;
  assign w44[3] = \<const0> ;
  assign w44[2] = \<const0> ;
  assign w44[1] = \<const1> ;
  assign w44[0] = \<const0> ;
  assign w45[10] = \<const0> ;
  assign w45[9] = \<const0> ;
  assign w45[8] = \<const0> ;
  assign w45[7] = \<const0> ;
  assign w45[6] = \<const0> ;
  assign w45[5] = \<const0> ;
  assign w45[4] = \<const0> ;
  assign w45[3] = \<const0> ;
  assign w45[2] = \<const0> ;
  assign w45[1] = \<const0> ;
  assign w45[0] = \<const0> ;
  assign w51[10] = \<const1> ;
  assign w51[9] = \<const1> ;
  assign w51[8] = \<const1> ;
  assign w51[7] = \<const1> ;
  assign w51[6] = \<const1> ;
  assign w51[5] = \<const1> ;
  assign w51[4] = \<const1> ;
  assign w51[3] = \<const0> ;
  assign w51[2] = \<const0> ;
  assign w51[1] = \<const0> ;
  assign w51[0] = \<const0> ;
  assign w52[10] = \<const1> ;
  assign w52[9] = \<const1> ;
  assign w52[8] = \<const1> ;
  assign w52[7] = \<const1> ;
  assign w52[6] = \<const1> ;
  assign w52[5] = \<const1> ;
  assign w52[4] = \<const1> ;
  assign w52[3] = \<const0> ;
  assign w52[2] = \<const0> ;
  assign w52[1] = \<const1> ;
  assign w52[0] = \<const1> ;
  assign w53[10] = \<const0> ;
  assign w53[9] = \<const0> ;
  assign w53[8] = \<const0> ;
  assign w53[7] = \<const0> ;
  assign w53[6] = \<const0> ;
  assign w53[5] = \<const0> ;
  assign w53[4] = \<const1> ;
  assign w53[3] = \<const0> ;
  assign w53[2] = \<const0> ;
  assign w53[1] = \<const1> ;
  assign w53[0] = \<const0> ;
  assign w54[10] = \<const0> ;
  assign w54[9] = \<const0> ;
  assign w54[8] = \<const0> ;
  assign w54[7] = \<const0> ;
  assign w54[6] = \<const0> ;
  assign w54[5] = \<const0> ;
  assign w54[4] = \<const0> ;
  assign w54[3] = \<const1> ;
  assign w54[2] = \<const0> ;
  assign w54[1] = \<const0> ;
  assign w54[0] = \<const1> ;
  assign w55[10] = \<const1> ;
  assign w55[9] = \<const1> ;
  assign w55[8] = \<const1> ;
  assign w55[7] = \<const1> ;
  assign w55[6] = \<const1> ;
  assign w55[5] = \<const1> ;
  assign w55[4] = \<const0> ;
  assign w55[3] = \<const1> ;
  assign w55[2] = \<const1> ;
  assign w55[1] = \<const0> ;
  assign w55[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
